<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/mengcheng/Documents/build/sipeed_tang_primer_20k/gateware/sipeed_tang_primer_20k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov  8 20:26:05 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>20794</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10541</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>178</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>132</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>61</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk27 </td>
</tr>
<tr>
<td>dat_valid_status</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>DES_top/mux_inst/dat_valid_status_s/F </td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUT </td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.417</td>
<td>96.000
<td>0.000</td>
<td>5.208</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTP </td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD </td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>clk27_ibuf/I</td>
<td>clk27</td>
<td>rPLL/CLKOUTD3 </td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.833</td>
<td>48.000
<td>0.000</td>
<td>10.417</td>
<td>rPLL/CLKOUT</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>CLKDIV/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27</td>
<td>27.000(MHz)</td>
<td>289.188(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>96.000(MHz)</td>
<td>2016.132(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>48.000(MHz)</td>
<td>329.340(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of dat_valid_status!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of rPLL/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dat_valid_status</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dat_valid_status</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rPLL/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.281</td>
<td>DES_top/dout_62_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>3.717</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.217</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>0.210</td>
<td>3.064</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.946</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS/HOLD</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>0.210</td>
<td>2.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.568</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS_1/HOLD</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>3.064</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.534</td>
<td>DES_top/dout_53_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.970</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.365</td>
<td>DES_top/dout_12_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.349</td>
<td>DES_top/dout_52_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.785</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.316</td>
<td>DES_top/dout_18_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.752</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.297</td>
<td>gw2ddrphy_pause1_s0/Q</td>
<td>DQS/HOLD</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>2.793</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.283</td>
<td>DES_top/dout_2_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.277</td>
<td>DES_top/dout_11_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.714</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.249</td>
<td>DES_top/dout_59_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.685</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.219</td>
<td>DES_top/dout_55_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.655</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.203</td>
<td>DES_top/dout_61_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.639</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.193</td>
<td>DES_top/dout_58_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.629</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.139</td>
<td>DES_top/dout_32_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.575</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.089</td>
<td>DES_top/dout_24_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.525</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.076</td>
<td>DES_top/dout_45_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.512</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.005</td>
<td>DES_top/dout_42_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.441</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.974</td>
<td>gw2ddrphy_stop1_s0/Q</td>
<td>DHCEN/CE</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>0.579</td>
<td>0.527</td>
<td>1.804</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.914</td>
<td>DES_top/dout_37_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.885</td>
<td>DES_top/dout_8_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.321</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.821</td>
<td>DES_top/dout_7_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.257</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.779</td>
<td>DES_top/dout_60_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.727</td>
<td>DES_top/dout_6_s0/Q</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0/D</td>
<td>dat_valid_status:[F]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.833</td>
<td>0.327</td>
<td>2.163</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.305</td>
<td>DES_top/mux_inst/L_dat_5_s1/Q</td>
<td>DES_top/dout_17_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.112</td>
<td>0.464</td>
</tr>
<tr>
<td>2</td>
<td>0.305</td>
<td>DES_top/mux_inst/L_dat_19_s1/Q</td>
<td>DES_top/dout_37_s0/D</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.000</td>
<td>-0.112</td>
<td>0.464</td>
</tr>
<tr>
<td>3</td>
<td>0.319</td>
<td>basesoc_uart_rx_fifo_produce_3_s0/Q</td>
<td>storage_1_storage_1_0_0_s/WAD[3]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>4</td>
<td>0.325</td>
<td>basesoc_uart_rx_fifo_produce_2_s0/Q</td>
<td>storage_1_storage_1_0_0_s/WAD[2]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.335</td>
</tr>
<tr>
<td>5</td>
<td>0.326</td>
<td>basesoc_uart_rx_fifo_produce_1_s0/Q</td>
<td>storage_1_storage_1_0_0_s/WAD[1]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>6</td>
<td>0.330</td>
<td>rs232phytx_state_s2/Q</td>
<td>basesoc_tx_phase_28_s0/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.341</td>
</tr>
<tr>
<td>7</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_15/RADDR[2]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>8</td>
<td>0.334</td>
<td>DQS_1/RPOINT[1]</td>
<td>IDES4_MEM_15/RADDR[1]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>9</td>
<td>0.334</td>
<td>DQS_1/RPOINT[0]</td>
<td>IDES4_MEM_15/RADDR[0]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>10</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_14/RADDR[2]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>11</td>
<td>0.334</td>
<td>DQS_1/RPOINT[1]</td>
<td>IDES4_MEM_14/RADDR[1]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>12</td>
<td>0.334</td>
<td>DQS_1/RPOINT[0]</td>
<td>IDES4_MEM_14/RADDR[0]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>13</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_13/RADDR[2]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>14</td>
<td>0.334</td>
<td>DQS_1/RPOINT[1]</td>
<td>IDES4_MEM_13/RADDR[1]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>15</td>
<td>0.334</td>
<td>DQS_1/RPOINT[0]</td>
<td>IDES4_MEM_13/RADDR[0]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>16</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_12/RADDR[2]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>17</td>
<td>0.334</td>
<td>DQS_1/RPOINT[1]</td>
<td>IDES4_MEM_12/RADDR[1]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>18</td>
<td>0.334</td>
<td>DQS_1/RPOINT[0]</td>
<td>IDES4_MEM_12/RADDR[0]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>19</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_11/RADDR[2]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>20</td>
<td>0.334</td>
<td>DQS_1/RPOINT[1]</td>
<td>IDES4_MEM_11/RADDR[1]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>21</td>
<td>0.334</td>
<td>DQS_1/RPOINT[0]</td>
<td>IDES4_MEM_11/RADDR[0]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>22</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_10/RADDR[2]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>23</td>
<td>0.334</td>
<td>DQS_1/RPOINT[1]</td>
<td>IDES4_MEM_10/RADDR[1]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>24</td>
<td>0.334</td>
<td>DQS_1/RPOINT[0]</td>
<td>IDES4_MEM_10/RADDR[0]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>25</td>
<td>0.334</td>
<td>DQS_1/RPOINT[2]</td>
<td>IDES4_MEM_9/RADDR[2]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.340</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_3/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>1.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.340</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>DFFP_2/PRESET</td>
<td>clk27:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>2.315</td>
<td>1.749</td>
<td>1.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.920</td>
<td>gw2ddrphy_reset1_s0/Q</td>
<td>CLKDIV/RESETN</td>
<td>clk27:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>1.157</td>
<td>-0.041</td>
<td>2.054</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_0_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_1_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_2_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_3_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_4_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_5_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_6_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_7_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_8_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_9_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_10_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_11_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_12_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_13_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_14_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_15_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_16_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_17_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_18_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_19_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_20_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.497</td>
<td>rst_n_storage_s0/Q</td>
<td>DES_top/dout_21_s0/CLEAR</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>dat_valid_status:[F]</td>
<td>0.833</td>
<td>-0.327</td>
<td>1.588</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.576</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_13/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.599</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.208</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.231</td>
<td>1.211</td>
</tr>
<tr>
<td>14</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>15</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>16</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>17</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>18</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>19</td>
<td>1.058</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>20</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_19/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>21</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_18/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>22</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_17/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>23</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_16/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>24</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_15/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
<tr>
<td>25</td>
<td>3.602</td>
<td>DFFP_3/Q</td>
<td>OSER4_MEM_14/RESET</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
<td>-5.208</td>
<td>-2.631</td>
<td>1.211</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>DFFP_2</td>
</tr>
<tr>
<td>2</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>count_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>count_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_bus_errors_29_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_bus_errors_27_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_bus_errors_26_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>basesoc_rx_phase_27_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>gw2ddrphy_bitslip9_r_4_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.654</td>
<td>9.654</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
<td>new_master_rdata_valid4_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_62_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>DES_top/dout_62_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_62_s0/Q</td>
</tr>
<tr>
<td>149.079</td>
<td>0.909</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>n16270_s9/I0</td>
</tr>
<tr>
<td>149.450</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">n16270_s9/F</td>
</tr>
<tr>
<td>151.085</td>
<td>1.635</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C29[1][A]</td>
<td>n16270_s8/I0</td>
</tr>
<tr>
<td>151.655</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C29[1][A]</td>
<td style=" background: #97FFFF;">n16270_s8/F</td>
</tr>
<tr>
<td>151.655</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 25.316%; route: 2.544, 68.443%; tC2Q: 0.232, 6.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>303.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>300.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>298.384</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>300.655</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>300.887</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>301.498</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>n21575_s0/I1</td>
</tr>
<tr>
<td>301.951</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" background: #97FFFF;">n21575_s0/F</td>
</tr>
<tr>
<td>303.719</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>300.707</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>300.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>300.893</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>301.024</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>300.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>300.502</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.786%; route: 2.379, 77.642%; tC2Q: 0.232, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.946</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>303.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>300.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>298.384</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>300.655</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>300.887</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>301.498</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td>n21480_s0/I1</td>
</tr>
<tr>
<td>301.951</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td style=" background: #97FFFF;">n21480_s0/F</td>
</tr>
<tr>
<td>303.448</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>300.707</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>300.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>300.893</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>301.024</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/FCLK</td>
</tr>
<tr>
<td>300.989</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>300.502</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.210</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 16.220%; route: 2.108, 75.473%; tC2Q: 0.232, 8.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.608</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>190.387</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td>n21575_s0/I1</td>
</tr>
<tr>
<td>190.840</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C24[0][A]</td>
<td style=" background: #97FFFF;">n21575_s0/F</td>
</tr>
<tr>
<td>192.608</td>
<td>1.768</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/PCLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS_1</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 14.786%; route: 2.379, 77.642%; tC2Q: 0.232, 7.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_53_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>DES_top/dout_53_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_53_s0/Q</td>
</tr>
<tr>
<td>148.853</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td>n16288_s9/I0</td>
</tr>
<tr>
<td>149.306</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[1][B]</td>
<td style=" background: #97FFFF;">n16288_s9/F</td>
</tr>
<tr>
<td>150.337</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>n16288_s8/I0</td>
</tr>
<tr>
<td>150.907</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" background: #97FFFF;">n16288_s8/F</td>
</tr>
<tr>
<td>150.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 34.449%; route: 1.715, 57.738%; tC2Q: 0.232, 7.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>DES_top/dout_12_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_12_s0/Q</td>
</tr>
<tr>
<td>148.687</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>n16306_s10/I0</td>
</tr>
<tr>
<td>149.242</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">n16306_s10/F</td>
</tr>
<tr>
<td>150.169</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>n16306_s8/I1</td>
</tr>
<tr>
<td>150.739</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">n16306_s8/F</td>
</tr>
<tr>
<td>150.739</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 40.169%; route: 1.444, 51.547%; tC2Q: 0.232, 8.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.723</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_52_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C23[0][A]</td>
<td>DES_top/dout_52_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R5C23[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_52_s0/Q</td>
</tr>
<tr>
<td>148.853</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td>n16290_s9/I0</td>
</tr>
<tr>
<td>149.306</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C24[3][A]</td>
<td style=" background: #97FFFF;">n16290_s9/F</td>
</tr>
<tr>
<td>150.261</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>n16290_s8/I0</td>
</tr>
<tr>
<td>150.723</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">n16290_s8/F</td>
</tr>
<tr>
<td>150.723</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 32.856%; route: 1.638, 58.813%; tC2Q: 0.232, 8.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>DES_top/dout_18_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_18_s0/Q</td>
</tr>
<tr>
<td>148.687</td>
<td>0.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>n16294_s11/I2</td>
</tr>
<tr>
<td>149.242</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">n16294_s11/F</td>
</tr>
<tr>
<td>150.120</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>n16294_s8/I2</td>
</tr>
<tr>
<td>150.690</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">n16294_s8/F</td>
</tr>
<tr>
<td>150.690</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.125, 40.877%; route: 1.395, 50.693%; tC2Q: 0.232, 8.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.297</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.337</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_pause1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DQS</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>gw2ddrphy_pause1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_pause1_s0/Q</td>
</tr>
<tr>
<td>190.387</td>
<td>0.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td>n21480_s0/I1</td>
</tr>
<tr>
<td>190.840</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R41C24[3][A]</td>
<td style=" background: #97FFFF;">n21480_s0/F</td>
</tr>
<tr>
<td>192.337</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td style=" font-weight:bold;">DQS/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C12</td>
<td>DQS/PCLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DQS</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>DQS</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 16.220%; route: 2.108, 75.473%; tC2Q: 0.232, 8.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.657</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>DES_top/dout_2_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_2_s0/Q</td>
</tr>
<tr>
<td>148.659</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td>n16326_s11/I2</td>
</tr>
<tr>
<td>149.112</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td style=" background: #97FFFF;">n16326_s11/F</td>
</tr>
<tr>
<td>150.087</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>n16326_s8/I2</td>
</tr>
<tr>
<td>150.657</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n16326_s8/F</td>
</tr>
<tr>
<td>150.657</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 37.624%; route: 1.464, 53.844%; tC2Q: 0.232, 8.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>DES_top/dout_11_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_11_s0/Q</td>
</tr>
<tr>
<td>148.825</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td>n16308_s11/I2</td>
</tr>
<tr>
<td>149.342</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C21[3][B]</td>
<td style=" background: #97FFFF;">n16308_s11/F</td>
</tr>
<tr>
<td>150.102</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>n16308_s8/I2</td>
</tr>
<tr>
<td>150.651</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" background: #97FFFF;">n16308_s8/F</td>
</tr>
<tr>
<td>150.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C33[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 39.285%; route: 1.416, 52.165%; tC2Q: 0.232, 8.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_59_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td>DES_top/dout_59_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C51[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_59_s0/Q</td>
</tr>
<tr>
<td>149.290</td>
<td>1.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td>n16276_s9/I0</td>
</tr>
<tr>
<td>149.661</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[1][B]</td>
<td style=" background: #97FFFF;">n16276_s9/F</td>
</tr>
<tr>
<td>150.074</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>n16276_s8/I0</td>
</tr>
<tr>
<td>150.623</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" background: #97FFFF;">n16276_s8/F</td>
</tr>
<tr>
<td>150.623</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C35[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.920, 34.264%; route: 1.533, 57.096%; tC2Q: 0.232, 8.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td>DES_top/dout_55_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C36[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_55_s0/Q</td>
</tr>
<tr>
<td>148.853</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td>n16284_s9/I0</td>
</tr>
<tr>
<td>149.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[2][A]</td>
<td style=" background: #97FFFF;">n16284_s9/F</td>
</tr>
<tr>
<td>150.131</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>n16284_s8/I0</td>
</tr>
<tr>
<td>150.593</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" background: #97FFFF;">n16284_s8/F</td>
</tr>
<tr>
<td>150.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.979, 36.878%; route: 1.444, 54.382%; tC2Q: 0.232, 8.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_61_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>DES_top/dout_61_s0/G</td>
</tr>
<tr>
<td>148.169</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_61_s0/Q</td>
</tr>
<tr>
<td>148.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td>n16272_s9/I0</td>
</tr>
<tr>
<td>148.858</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[3][B]</td>
<td style=" background: #97FFFF;">n16272_s9/F</td>
</tr>
<tr>
<td>150.028</td>
<td>1.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>n16272_s8/I0</td>
</tr>
<tr>
<td>150.577</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" background: #97FFFF;">n16272_s8/F</td>
</tr>
<tr>
<td>150.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.066, 40.395%; route: 1.342, 50.851%; tC2Q: 0.231, 8.754%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_58_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>DES_top/dout_58_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_58_s0/Q</td>
</tr>
<tr>
<td>148.582</td>
<td>0.412</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>n16278_s9/I0</td>
</tr>
<tr>
<td>149.035</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">n16278_s9/F</td>
</tr>
<tr>
<td>150.018</td>
<td>0.983</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>n16278_s8/I0</td>
</tr>
<tr>
<td>150.567</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" background: #97FFFF;">n16278_s8/F</td>
</tr>
<tr>
<td>150.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C28[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.002, 38.111%; route: 1.395, 53.065%; tC2Q: 0.232, 8.824%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_32_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>DES_top/dout_32_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_32_s0/Q</td>
</tr>
<tr>
<td>148.929</td>
<td>0.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>n16329_s19/I2</td>
</tr>
<tr>
<td>149.499</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">n16329_s19/F</td>
</tr>
<tr>
<td>149.501</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>n16329_s15/I2</td>
</tr>
<tr>
<td>150.050</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">n16329_s15/F</td>
</tr>
<tr>
<td>150.051</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>n16329_s12/I3</td>
</tr>
<tr>
<td>150.513</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">n16329_s12/F</td>
</tr>
<tr>
<td>150.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 61.391%; route: 0.762, 29.600%; tC2Q: 0.232, 9.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.089</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td>DES_top/dout_24_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R11C30[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_24_s0/Q</td>
</tr>
<tr>
<td>148.853</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td>n16282_s10/I2</td>
</tr>
<tr>
<td>149.408</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C36[3][A]</td>
<td style=" background: #97FFFF;">n16282_s10/F</td>
</tr>
<tr>
<td>150.092</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>n16282_s8/I1</td>
</tr>
<tr>
<td>150.463</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" background: #97FFFF;">n16282_s8/F</td>
</tr>
<tr>
<td>150.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C37[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.926, 36.673%; route: 1.367, 54.139%; tC2Q: 0.232, 9.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_45_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td>DES_top/dout_45_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_45_s0/Q</td>
</tr>
<tr>
<td>148.853</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td>n16304_s9/I0</td>
</tr>
<tr>
<td>149.224</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">n16304_s9/F</td>
</tr>
<tr>
<td>149.880</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>n16304_s8/I0</td>
</tr>
<tr>
<td>150.450</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" background: #97FFFF;">n16304_s8/F</td>
</tr>
<tr>
<td>150.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.941, 37.463%; route: 1.339, 53.301%; tC2Q: 0.232, 9.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td>DES_top/dout_42_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C36[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_42_s0/Q</td>
</tr>
<tr>
<td>148.808</td>
<td>0.639</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>n16310_s9/I0</td>
</tr>
<tr>
<td>149.261</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">n16310_s9/F</td>
</tr>
<tr>
<td>149.917</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>n16310_s8/I0</td>
</tr>
<tr>
<td>150.379</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">n16310_s8/F</td>
</tr>
<tr>
<td>150.379</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 37.477%; route: 1.294, 53.020%; tC2Q: 0.232, 9.502%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>302.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>300.486</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_stop1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DHCEN</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>298.384</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>300.655</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C26[0][A]</td>
<td>gw2ddrphy_stop1_s0/CLK</td>
</tr>
<tr>
<td>300.887</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R33C26[0][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_stop1_s0/Q</td>
</tr>
<tr>
<td>302.460</td>
<td>1.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">DHCEN/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.875</td>
<td>296.875</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.875</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>300.707</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>300.707</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>300.672</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DHCEN</td>
</tr>
<tr>
<td>300.486</td>
<td>-0.186</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>DHCEN</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.527</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.579</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.572, 87.142%; tC2Q: 0.232, 12.858%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>DES_top/dout_37_s0/G</td>
</tr>
<tr>
<td>148.169</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_37_s0/Q</td>
</tr>
<tr>
<td>148.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>n16320_s9/I0</td>
</tr>
<tr>
<td>148.794</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td style=" background: #97FFFF;">n16320_s9/F</td>
</tr>
<tr>
<td>149.826</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>n16320_s8/I0</td>
</tr>
<tr>
<td>150.288</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" background: #97FFFF;">n16320_s8/F</td>
</tr>
<tr>
<td>150.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[2][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.915, 38.936%; route: 1.204, 51.235%; tC2Q: 0.231, 9.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>DES_top/dout_8_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_8_s0/Q</td>
</tr>
<tr>
<td>148.853</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td>n16314_s10/I2</td>
</tr>
<tr>
<td>149.370</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C38[0][A]</td>
<td style=" background: #97FFFF;">n16314_s10/F</td>
</tr>
<tr>
<td>149.888</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>n16314_s8/I1</td>
</tr>
<tr>
<td>150.259</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" background: #97FFFF;">n16314_s8/F</td>
</tr>
<tr>
<td>150.259</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C38[0][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.888, 38.260%; route: 1.201, 51.744%; tC2Q: 0.232, 9.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>DES_top/dout_7_s0/G</td>
</tr>
<tr>
<td>148.170</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_7_s0/Q</td>
</tr>
<tr>
<td>149.096</td>
<td>0.926</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td>n16316_s10/I2</td>
</tr>
<tr>
<td>149.645</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[2][B]</td>
<td style=" background: #97FFFF;">n16316_s10/F</td>
</tr>
<tr>
<td>149.646</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>n16316_s8/I1</td>
</tr>
<tr>
<td>150.195</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" background: #97FFFF;">n16316_s8/F</td>
</tr>
<tr>
<td>150.195</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.098, 48.649%; route: 0.927, 41.072%; tC2Q: 0.232, 10.279%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_60_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td>DES_top/dout_60_s0/G</td>
</tr>
<tr>
<td>148.169</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C26[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_60_s0/Q</td>
</tr>
<tr>
<td>148.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td>n16274_s9/I0</td>
</tr>
<tr>
<td>148.794</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C26[0][B]</td>
<td style=" background: #97FFFF;">n16274_s9/F</td>
</tr>
<tr>
<td>149.583</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>n16274_s8/I0</td>
</tr>
<tr>
<td>150.153</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" background: #97FFFF;">n16274_s8/F</td>
</tr>
<tr>
<td>150.153</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[1][A]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.023, 46.179%; route: 0.961, 43.394%; tC2Q: 0.231, 10.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>150.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.374</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.000</td>
<td>145.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>145.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>147.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>DES_top/dout_6_s0/G</td>
</tr>
<tr>
<td>148.169</td>
<td>0.231</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_6_s0/Q</td>
</tr>
<tr>
<td>148.341</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td>n16318_s11/I2</td>
</tr>
<tr>
<td>148.896</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C25[0][B]</td>
<td style=" background: #97FFFF;">n16318_s11/F</td>
</tr>
<tr>
<td>149.552</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>n16318_s8/I2</td>
</tr>
<tr>
<td>150.101</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">n16318_s8/F</td>
</tr>
<tr>
<td>150.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" font-weight:bold;">csr_bankarray_interface3_bank_bus_dat_r_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>145.833</td>
<td>145.833</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>145.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>146.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>148.444</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0/CLK</td>
</tr>
<tr>
<td>148.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0</td>
</tr>
<tr>
<td>148.374</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>csr_bankarray_interface3_bank_bus_dat_r_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.104, 51.033%; route: 0.828, 38.289%; tC2Q: 0.231, 10.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>DES_top/mux_inst/L_dat_5_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_5_s1/Q</td>
</tr>
<tr>
<td>127.314</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>126.963</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>DES_top/dout_17_s0/G</td>
</tr>
<tr>
<td>126.998</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td>127.009</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>DES_top/dout_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>127.314</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>127.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>DES_top/mux_inst/L_dat_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>125.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>126.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][B]</td>
<td>DES_top/mux_inst/L_dat_19_s1/CLK</td>
</tr>
<tr>
<td>127.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C22[0][B]</td>
<td style=" font-weight:bold;">DES_top/mux_inst/L_dat_19_s1/Q</td>
</tr>
<tr>
<td>127.314</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>125.000</td>
<td>125.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>125.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>126.963</td>
<td>1.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>DES_top/dout_37_s0/G</td>
</tr>
<tr>
<td>126.998</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_37_s0</td>
</tr>
<tr>
<td>127.009</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>DES_top/dout_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.112</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.963, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.180</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_uart_rx_fifo_produce_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>basesoc_uart_rx_fifo_produce_3_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C24[1][B]</td>
<td style=" font-weight:bold;">basesoc_uart_rx_fifo_produce_3_s0/Q</td>
</tr>
<tr>
<td>2.180</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_uart_rx_fifo_produce_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>basesoc_uart_rx_fifo_produce_2_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">basesoc_uart_rx_fifo_produce_2_s0/Q</td>
</tr>
<tr>
<td>2.186</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 40.013%; tC2Q: 0.201, 59.987%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.187</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>basesoc_uart_rx_fifo_produce_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>basesoc_uart_rx_fifo_produce_1_s0/CLK</td>
</tr>
<tr>
<td>2.052</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">basesoc_uart_rx_fifo_produce_1_s0/Q</td>
</tr>
<tr>
<td>2.187</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C24</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.180%; tC2Q: 0.201, 59.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>rs232phytx_state_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>basesoc_tx_phase_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[1][B]</td>
<td>rs232phytx_state_s2/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R47C21[1][B]</td>
<td style=" font-weight:bold;">rs232phytx_state_s2/Q</td>
</tr>
<tr>
<td>2.192</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[0][A]</td>
<td style=" font-weight:bold;">basesoc_tx_phase_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C21[0][A]</td>
<td>basesoc_tx_phase_28_s0/CLK</td>
</tr>
<tr>
<td>1.862</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C21[0][A]</td>
<td>basesoc_tx_phase_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.139, 40.834%; tC2Q: 0.202, 59.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_15/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[1]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_15/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[0]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_15/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>IDES4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_14/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>IDES4_MEM_14/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>IDES4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[1]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_14/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>IDES4_MEM_14/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>IDES4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[0]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_14/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>IDES4_MEM_14/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>IDES4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_13/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>IDES4_MEM_13/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>IDES4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[1]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_13/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>IDES4_MEM_13/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>IDES4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[0]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_13/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>IDES4_MEM_13/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>IDES4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_12/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>IDES4_MEM_12/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>IDES4_MEM_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[1]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_12/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>IDES4_MEM_12/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>IDES4_MEM_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[0]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_12/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>IDES4_MEM_12/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>IDES4_MEM_12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_11/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>IDES4_MEM_11/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>IDES4_MEM_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[1]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_11/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>IDES4_MEM_11/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>IDES4_MEM_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_11</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[0]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_11/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>IDES4_MEM_11/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>IDES4_MEM_11</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_10/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>IDES4_MEM_10/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>IDES4_MEM_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[1]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_10/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>IDES4_MEM_10/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>IDES4_MEM_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[0]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_10/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>IDES4_MEM_10/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>IDES4_MEM_10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>DQS_1</td>
</tr>
<tr>
<td class="label">To</td>
<td>IDES4_MEM_9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.415</td>
<td>0.334</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R56C45</td>
<td style=" font-weight:bold;">DQS_1/RPOINT[2]</td>
</tr>
<tr>
<td>4.415</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td style=" font-weight:bold;">IDES4_MEM_9/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td>IDES4_MEM_9/FCLK</td>
</tr>
<tr>
<td>4.081</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB39[A]</td>
<td>IDES4_MEM_9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.334, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C24[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>190.855</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>n22950_s0/I2</td>
</tr>
<tr>
<td>191.226</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">n22950_s0/F</td>
</tr>
<tr>
<td>191.380</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_3</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 20.207%; route: 1.233, 67.157%; tC2Q: 0.232, 12.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.340</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.380</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>190.041</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DFFP_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>189.544</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>189.776</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C24[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>190.855</td>
<td>1.079</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[3][B]</td>
<td>n22950_s0/I2</td>
</tr>
<tr>
<td>191.226</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C22[3][B]</td>
<td style=" background: #97FFFF;">n22950_s0/F</td>
</tr>
<tr>
<td>191.380</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td style=" font-weight:bold;">DFFP_2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>187.500</td>
<td>187.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>187.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>187.839</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>190.111</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>DFFP_2/CLK</td>
</tr>
<tr>
<td>190.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DFFP_2</td>
</tr>
<tr>
<td>190.040</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C22[2][B]</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.749</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.315</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.371, 20.207%; route: 1.233, 67.157%; tC2Q: 0.232, 12.636%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>265.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>264.752</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw2ddrphy_reset1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CLKDIV</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>259.259</td>
<td>259.259</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27</td>
</tr>
<tr>
<td>259.259</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/I</td>
</tr>
<tr>
<td>261.347</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>IOT27[A]</td>
<td>clk27_ibuf/O</td>
</tr>
<tr>
<td>263.618</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>gw2ddrphy_reset1_s0/CLK</td>
</tr>
<tr>
<td>263.849</td>
<td>0.231</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R33C24[2][A]</td>
<td style=" font-weight:bold;">gw2ddrphy_reset1_s0/Q</td>
</tr>
<tr>
<td>264.023</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>n20989_s2/I0</td>
</tr>
<tr>
<td>264.485</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">n20989_s2/F</td>
</tr>
<tr>
<td>265.672</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td style=" font-weight:bold;">CLKDIV/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>260.416</td>
<td>260.416</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>260.416</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>264.248</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>264.248</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>264.430</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>264.817</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/HCLKIN</td>
</tr>
<tr>
<td>264.782</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV</td>
</tr>
<tr>
<td>264.752</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.041</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 47.897%; route: 2.271, 52.103%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.462, 22.496%; route: 1.361, 66.256%; tC2Q: 0.231, 11.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.182, 32.023%; route: 0.386, 67.977%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td>DES_top/dout_0_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_0_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[2][A]</td>
<td>DES_top/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>DES_top/dout_1_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_1_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>DES_top/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>DES_top/dout_2_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_2_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>DES_top/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>DES_top/dout_3_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_3_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[2][A]</td>
<td>DES_top/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>DES_top/dout_4_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_4_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C33[1][A]</td>
<td>DES_top/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>DES_top/dout_5_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_5_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[0][B]</td>
<td>DES_top/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>DES_top/dout_6_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_6_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>DES_top/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>DES_top/dout_7_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_7_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C26[2][B]</td>
<td>DES_top/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td style=" font-weight:bold;">DES_top/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>DES_top/dout_8_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_8_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C34[2][A]</td>
<td>DES_top/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>DES_top/dout_9_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_9_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C32[0][B]</td>
<td>DES_top/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>DES_top/dout_10_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_10_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>DES_top/dout_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>DES_top/dout_11_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_11_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>DES_top/dout_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>DES_top/dout_12_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_12_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C23[0][A]</td>
<td>DES_top/dout_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>DES_top/dout_13_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_13_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>DES_top/dout_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" font-weight:bold;">DES_top/dout_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>DES_top/dout_14_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_14_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[2][B]</td>
<td>DES_top/dout_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>DES_top/dout_15_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_15_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[0][A]</td>
<td>DES_top/dout_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>DES_top/dout_16_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_16_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>DES_top/dout_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>DES_top/dout_17_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_17_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>DES_top/dout_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">DES_top/dout_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>DES_top/dout_18_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_18_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>DES_top/dout_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td style=" font-weight:bold;">DES_top/dout_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>DES_top/dout_19_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_19_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C37[1][B]</td>
<td>DES_top/dout_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">DES_top/dout_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>DES_top/dout_20_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_20_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>DES_top/dout_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.365</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>107.868</td>
</tr>
<tr>
<td class="label">From</td>
<td>rst_n_storage_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DES_top/dout_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dat_valid_status:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>104.167</td>
<td>104.167</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>104.167</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>104.506</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>106.777</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C20[2][A]</td>
<td>rst_n_storage_s0/CLK</td>
</tr>
<tr>
<td>107.009</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>138</td>
<td>R38C20[2][A]</td>
<td style=" font-weight:bold;">rst_n_storage_s0/Q</td>
</tr>
<tr>
<td>108.365</td>
<td>1.356</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td style=" font-weight:bold;">DES_top/dout_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>105.000</td>
<td>105.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dat_valid_status</td>
</tr>
<tr>
<td>105.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>65</td>
<td>R7C28[1][B]</td>
<td>DES_top/mux_inst/dat_valid_status_s/F</td>
</tr>
<tr>
<td>107.938</td>
<td>2.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>DES_top/dout_21_s0/G</td>
</tr>
<tr>
<td>107.903</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DES_top/dout_21_s0</td>
</tr>
<tr>
<td>107.868</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C36[0][B]</td>
<td>DES_top/dout_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.327</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.356, 85.387%; tC2Q: 0.232, 14.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.938, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.637</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB39[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_13/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>4.449</td>
<td>0.368</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>4.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13/TCLK</td>
</tr>
<tr>
<td>4.484</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_13</td>
</tr>
<tr>
<td>4.637</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB39[A]</td>
<td>OSER4_MEM_13</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.524, 84.890%; route: 0.093, 15.110%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.832</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>3.832</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>3.988</td>
<td>0.156</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>4.081</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/FCLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>4.269</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.231</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.156, 62.583%; route: 0.093, 37.417%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.004</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/PCLK</td>
</tr>
<tr>
<td>2.004</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB43[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_19/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_19</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB43[A]</td>
<td>OSER4_MEM_19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB44[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_18/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_18</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB44[A]</td>
<td>OSER4_MEM_18</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB32[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_17/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_17</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB32[A]</td>
<td>OSER4_MEM_17</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB45[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_16/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_16</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB45[A]</td>
<td>OSER4_MEM_16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB38[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_15/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_15</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB38[A]</td>
<td>OSER4_MEM_15</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-0.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>DFFP_3</td>
</tr>
<tr>
<td class="label">To</td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rPLL/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3601</td>
<td>BOTTOMSIDE[0]</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>1.851</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C22[2][A]</td>
<td>DFFP_3/CLK</td>
</tr>
<tr>
<td>2.053</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1383</td>
<td>R26C22[2][A]</td>
<td style=" font-weight:bold;">DFFP_3/Q</td>
</tr>
<tr>
<td>3.062</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>IOB41[A]</td>
<td style=" font-weight:bold;">OSER4_MEM_14/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.208</td>
<td>-5.208</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.208</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rPLL/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.376</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>rPLL/CLKOUT</td>
</tr>
<tr>
<td>-1.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>DHCEN/CLKIN</td>
</tr>
<tr>
<td>-1.214</td>
<td>0.162</td>
<td>tINS</td>
<td>FF</td>
<td>65</td>
<td>-</td>
<td>DHCEN/CLKOUT</td>
</tr>
<tr>
<td>-1.116</td>
<td>0.099</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>DQS_1/FCLK</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.389</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R56C45</td>
<td>DQS_1/DQSW270</td>
</tr>
<tr>
<td>-0.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14/TCLK</td>
</tr>
<tr>
<td>-0.692</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>OSER4_MEM_14</td>
</tr>
<tr>
<td>-0.541</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB41[A]</td>
<td>OSER4_MEM_14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.208</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.551, 84.834%; route: 0.099, 15.166%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>DFFP_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>DFFP_2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>count_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>count_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_bus_errors_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_bus_errors_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_bus_errors_29_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_bus_errors_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_bus_errors_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_bus_errors_27_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_bus_errors_26_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_bus_errors_26_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_bus_errors_26_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>basesoc_rx_phase_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>basesoc_rx_phase_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>basesoc_rx_phase_27_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_dq_o_data_d1_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw2ddrphy_bitslip9_r_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>gw2ddrphy_bitslip9_r_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>gw2ddrphy_bitslip9_r_4_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.654</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>new_master_rdata_valid4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.417</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.756</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>13.030</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>new_master_rdata_valid4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>21.173</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>22.684</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>new_master_rdata_valid4_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3601</td>
<td>sys_clk</td>
<td>-0.744</td>
<td>2.274</td>
</tr>
<tr>
<td>1383</td>
<td>sys_rst</td>
<td>2.377</td>
<td>3.616</td>
</tr>
<tr>
<td>305</td>
<td>basesoc_sdram_storage[0]</td>
<td>14.362</td>
<td>4.295</td>
</tr>
<tr>
<td>293</td>
<td>n19216_6</td>
<td>5.115</td>
<td>1.801</td>
</tr>
<tr>
<td>175</td>
<td>decode_to_execute_PC_31_6</td>
<td>5.115</td>
<td>3.632</td>
</tr>
<tr>
<td>172</td>
<td>cnt[4]</td>
<td>7.874</td>
<td>6.253</td>
</tr>
<tr>
<td>162</td>
<td>memory_to_writeBack_INSTRUCTION_29_10</td>
<td>5.115</td>
<td>3.335</td>
</tr>
<tr>
<td>159</td>
<td>xor_out_7_14</td>
<td>9.306</td>
<td>3.565</td>
</tr>
<tr>
<td>152</td>
<td>xor_out_1_9</td>
<td>9.860</td>
<td>3.419</td>
</tr>
<tr>
<td>146</td>
<td>toplevel_dataCache_1_io_mem_cmd_rValidN</td>
<td>5.115</td>
<td>1.787</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R35C23</td>
<td>93.06%</td>
</tr>
<tr>
<td>R12C48</td>
<td>90.28%</td>
</tr>
<tr>
<td>R38C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R38C29</td>
<td>88.89%</td>
</tr>
<tr>
<td>R38C34</td>
<td>88.89%</td>
</tr>
<tr>
<td>R33C47</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C47</td>
<td>88.89%</td>
</tr>
<tr>
<td>R13C15</td>
<td>88.89%</td>
</tr>
<tr>
<td>R24C18</td>
<td>88.89%</td>
</tr>
<tr>
<td>R41C40</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk27 -period 37.037 [get_ports {clk27}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
