#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May  2 15:33:01 2023
# Process ID: 11828
# Current directory: C:/Users/lifei/Desktop/FPGA/Sigal
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6956 C:\Users\lifei\Desktop\FPGA\Sigal\Sigal.xpr
# Log file: C:/Users/lifei/Desktop/FPGA/Sigal/vivado.log
# Journal file: C:/Users/lifei/Desktop/FPGA/Sigal\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BYSYS/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/BYSYS/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_rom_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim/rom_ip.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim/a.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sim_1/new/vtf_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtf_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
"xelab -wto db26a5cb69a14f1fb4198bf693c43af2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vtf_rom_tb_behav xil_defaultlib.vtf_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/BYSYS/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto db26a5cb69a14f1fb4198bf693c43af2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vtf_rom_tb_behav xil_defaultlib.vtf_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_ip
Compiling module xil_defaultlib.rom_test
Compiling module xil_defaultlib.vtf_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_rom_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim/xsim.dir/vtf_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim/xsim.dir/vtf_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  2 15:35:58 2023. For additional details about this file, please refer to the WebTalk help file at D:/BYSYS/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  2 15:35:58 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 869.516 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vtf_rom_tb_behav -key {Behavioral:sim_1:Functional:vtf_rom_tb} -tclbatch {vtf_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vtf_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vtf_rom_tb.uut.rom_ip_inst.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vtf_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 883.867 ; gain = 31.352
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 899.879 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/BYSYS/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_rom_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim/rom_ip.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim/a.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sources_1/ip/rom_ip/sim/rom_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sources_1/new/rom_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sim_1/new/vtf_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtf_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
"xelab -wto db26a5cb69a14f1fb4198bf693c43af2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vtf_rom_tb_behav xil_defaultlib.vtf_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/BYSYS/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto db26a5cb69a14f1fb4198bf693c43af2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vtf_rom_tb_behav xil_defaultlib.vtf_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_ip
Compiling module xil_defaultlib.rom_test
Compiling module xil_defaultlib.vtf_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vtf_rom_tb_behav -key {Behavioral:sim_1:Functional:vtf_rom_tb} -tclbatch {vtf_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vtf_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vtf_rom_tb.uut.rom_ip_inst.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vtf_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue May  2 15:39:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/BYSYS/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vtf_rom_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim/rom_ip.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim/a.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vtf_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sources_1/ip/rom_ip/sim/rom_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sources_1/new/rom_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.srcs/sim_1/new/vtf_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vtf_rom_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
"xelab -wto db26a5cb69a14f1fb4198bf693c43af2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vtf_rom_tb_behav xil_defaultlib.vtf_rom_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/BYSYS/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto db26a5cb69a14f1fb4198bf693c43af2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vtf_rom_tb_behav xil_defaultlib.vtf_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.rom_ip
Compiling module xil_defaultlib.rom_test
Compiling module xil_defaultlib.vtf_rom_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vtf_rom_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lifei/Desktop/FPGA/Sigal/Sigal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vtf_rom_tb_behav -key {Behavioral:sim_1:Functional:vtf_rom_tb} -tclbatch {vtf_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source vtf_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module vtf_rom_tb.uut.rom_ip_inst.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vtf_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  2 15:40:49 2023...
