
STM32MIDI_MBOX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001dd0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000b1b4  08001edc  08001edc  00002edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d090  0800d090  0000f018  2**0
                  CONTENTS
  4 .ARM          00000000  0800d090  0800d090  0000f018  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d090  0800d090  0000f018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d090  0800d090  0000e090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d094  0800d094  0000e094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  0800d098  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  20000018  0800d0b0  0000f018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000023c  0800d0b0  0000f23c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005b47  00000000  00000000  0000f041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fd1  00000000  00000000  00014b88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000770  00000000  00000000  00015b60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b3  00000000  00000000  000162d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162a8  00000000  00000000  00016883  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007a25  00000000  00000000  0002cb2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083c15  00000000  00000000  00034550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b8165  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e74  00000000  00000000  000b81a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  000ba01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08001ec4 	.word	0x08001ec4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08001ec4 	.word	0x08001ec4

0800014c <TIM2_IRQHandler>:
#include "music.h"

uint16_t sBuff[256];
volatile uint8_t sbPtr = 0;

void TIM2_IRQHandler(void) {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF) { // If update interrupt occurred
 8000150:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000154:	691b      	ldr	r3, [r3, #16]
 8000156:	f003 0301 	and.w	r3, r3, #1
 800015a:	2b00      	cmp	r3, #0
 800015c:	d012      	beq.n	8000184 <TIM2_IRQHandler+0x38>
        TIM2->SR = ~TIM_SR_UIF; // Clear interrupt flag
 800015e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000162:	f06f 0201 	mvn.w	r2, #1
 8000166:	611a      	str	r2, [r3, #16]
        TIM2->CCR1 = sBuff[sbPtr++];
 8000168:	4b08      	ldr	r3, [pc, #32]	@ (800018c <TIM2_IRQHandler+0x40>)
 800016a:	781b      	ldrb	r3, [r3, #0]
 800016c:	b2db      	uxtb	r3, r3
 800016e:	1c5a      	adds	r2, r3, #1
 8000170:	b2d1      	uxtb	r1, r2
 8000172:	4a06      	ldr	r2, [pc, #24]	@ (800018c <TIM2_IRQHandler+0x40>)
 8000174:	7011      	strb	r1, [r2, #0]
 8000176:	461a      	mov	r2, r3
 8000178:	4b05      	ldr	r3, [pc, #20]	@ (8000190 <TIM2_IRQHandler+0x44>)
 800017a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800017e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000182:	635a      	str	r2, [r3, #52]	@ 0x34
    }
}
 8000184:	bf00      	nop
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	20000234 	.word	0x20000234
 8000190:	20000034 	.word	0x20000034

08000194 <main>:
// Dynamically define the array of music arrays and their sizes
const uint16_t *musicArray[] = {music, music2, music3}; // Add or remove arrays as needed
const size_t musicSizes[] = {sizeof(music)/2, sizeof(music2)/2, sizeof(music3)/2};
const size_t musicCount = sizeof(musicArray) / sizeof(musicArray[0]); // Automatically calculate the number of music arrays

int main(void) {
 8000194:	b590      	push	{r4, r7, lr}
 8000196:	b0cd      	sub	sp, #308	@ 0x134
 8000198:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800019a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800019e:	2228      	movs	r2, #40	@ 0x28
 80001a0:	2100      	movs	r1, #0
 80001a2:	4618      	mov	r0, r3
 80001a4:	f001 fe62 	bl	8001e6c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001a8:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 80001ac:	2200      	movs	r2, #0
 80001ae:	601a      	str	r2, [r3, #0]
 80001b0:	605a      	str	r2, [r3, #4]
 80001b2:	609a      	str	r2, [r3, #8]
 80001b4:	60da      	str	r2, [r3, #12]
 80001b6:	611a      	str	r2, [r3, #16]

    // Initialize external high-speed oscillator
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001b8:	2301      	movs	r3, #1
 80001ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001be:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001c6:	2302      	movs	r3, #2
 80001c8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001cc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80001d4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80001d8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80001dc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80001e0:	4618      	mov	r0, r3
 80001e2:	f000 fdf1 	bl	8000dc8 <HAL_RCC_OscConfig>
 80001e6:	4603      	mov	r3, r0
 80001e8:	2b00      	cmp	r3, #0
 80001ea:	d001      	beq.n	80001f0 <main+0x5c>
        // Initialization failed
        while (1);
 80001ec:	bf00      	nop
 80001ee:	e7fd      	b.n	80001ec <main+0x58>
    }

    // Initialize clock signals
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80001f0:	230f      	movs	r3, #15
 80001f2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001f6:	2302      	movs	r3, #2
 80001f8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001fc:	2300      	movs	r3, #0
 80001fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000202:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000206:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800020a:	2300      	movs	r3, #0
 800020c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000210:	f107 03d0 	add.w	r3, r7, #208	@ 0xd0
 8000214:	2102      	movs	r1, #2
 8000216:	4618      	mov	r0, r3
 8000218:	f001 f858 	bl	80012cc <HAL_RCC_ClockConfig>
 800021c:	4603      	mov	r3, r0
 800021e:	2b00      	cmp	r3, #0
 8000220:	d001      	beq.n	8000226 <main+0x92>
        // Initialization failed
        while (1);
 8000222:	bf00      	nop
 8000224:	e7fd      	b.n	8000222 <main+0x8e>
    }

    // Enable clock signals for GPIO and alternative functions
    __HAL_RCC_AFIO_CLK_ENABLE();
 8000226:	4bbf      	ldr	r3, [pc, #764]	@ (8000524 <main+0x390>)
 8000228:	699b      	ldr	r3, [r3, #24]
 800022a:	4abe      	ldr	r2, [pc, #760]	@ (8000524 <main+0x390>)
 800022c:	f043 0301 	orr.w	r3, r3, #1
 8000230:	6193      	str	r3, [r2, #24]
 8000232:	4bbc      	ldr	r3, [pc, #752]	@ (8000524 <main+0x390>)
 8000234:	699b      	ldr	r3, [r3, #24]
 8000236:	f003 0201 	and.w	r2, r3, #1
 800023a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800023e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8000242:	601a      	str	r2, [r3, #0]
 8000244:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000248:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800024c:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800024e:	4bb5      	ldr	r3, [pc, #724]	@ (8000524 <main+0x390>)
 8000250:	699b      	ldr	r3, [r3, #24]
 8000252:	4ab4      	ldr	r2, [pc, #720]	@ (8000524 <main+0x390>)
 8000254:	f043 0304 	orr.w	r3, r3, #4
 8000258:	6193      	str	r3, [r2, #24]
 800025a:	4bb2      	ldr	r3, [pc, #712]	@ (8000524 <main+0x390>)
 800025c:	699b      	ldr	r3, [r3, #24]
 800025e:	f003 0204 	and.w	r2, r3, #4
 8000262:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000266:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000270:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8000274:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000276:	4bab      	ldr	r3, [pc, #684]	@ (8000524 <main+0x390>)
 8000278:	699b      	ldr	r3, [r3, #24]
 800027a:	4aaa      	ldr	r2, [pc, #680]	@ (8000524 <main+0x390>)
 800027c:	f043 0308 	orr.w	r3, r3, #8
 8000280:	6193      	str	r3, [r2, #24]
 8000282:	4ba8      	ldr	r3, [pc, #672]	@ (8000524 <main+0x390>)
 8000284:	699b      	ldr	r3, [r3, #24]
 8000286:	f003 0208 	and.w	r2, r3, #8
 800028a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800028e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000292:	601a      	str	r2, [r3, #0]
 8000294:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000298:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800029c:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800029e:	4ba1      	ldr	r3, [pc, #644]	@ (8000524 <main+0x390>)
 80002a0:	699b      	ldr	r3, [r3, #24]
 80002a2:	4aa0      	ldr	r2, [pc, #640]	@ (8000524 <main+0x390>)
 80002a4:	f043 0310 	orr.w	r3, r3, #16
 80002a8:	6193      	str	r3, [r2, #24]
 80002aa:	4b9e      	ldr	r3, [pc, #632]	@ (8000524 <main+0x390>)
 80002ac:	699b      	ldr	r3, [r3, #24]
 80002ae:	f003 0210 	and.w	r2, r3, #16
 80002b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80002b6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80002ba:	601a      	str	r2, [r3, #0]
 80002bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80002c0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80002c4:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80002c6:	4b97      	ldr	r3, [pc, #604]	@ (8000524 <main+0x390>)
 80002c8:	699b      	ldr	r3, [r3, #24]
 80002ca:	4a96      	ldr	r2, [pc, #600]	@ (8000524 <main+0x390>)
 80002cc:	f043 0320 	orr.w	r3, r3, #32
 80002d0:	6193      	str	r3, [r2, #24]
 80002d2:	4b94      	ldr	r3, [pc, #592]	@ (8000524 <main+0x390>)
 80002d4:	699b      	ldr	r3, [r3, #24]
 80002d6:	f003 0220 	and.w	r2, r3, #32
 80002da:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80002de:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80002e2:	601a      	str	r2, [r3, #0]
 80002e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80002e8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80002ec:	681b      	ldr	r3, [r3, #0]

    // Disable JTAG and enable SWD
    __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002ee:	4b8e      	ldr	r3, [pc, #568]	@ (8000528 <main+0x394>)
 80002f0:	685b      	ldr	r3, [r3, #4]
 80002f2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80002f6:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80002fa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80002fe:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000302:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000306:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800030a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 800030e:	4a86      	ldr	r2, [pc, #536]	@ (8000528 <main+0x394>)
 8000310:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000314:	6053      	str	r3, [r2, #4]

    // Configure pins
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000316:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
 800031e:	605a      	str	r2, [r3, #4]
 8000320:	609a      	str	r2, [r3, #8]
 8000322:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000324:	2301      	movs	r3, #1
 8000326:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800032a:	2302      	movs	r3, #2
 800032c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000330:	2302      	movs	r3, #2
 8000332:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000336:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800033a:	4619      	mov	r1, r3
 800033c:	487b      	ldr	r0, [pc, #492]	@ (800052c <main+0x398>)
 800033e:	f000 fbbf 	bl	8000ac0 <HAL_GPIO_Init>

    //================

    __HAL_RCC_TIM2_CLK_ENABLE();  // enable TIM2 clock
 8000342:	4b78      	ldr	r3, [pc, #480]	@ (8000524 <main+0x390>)
 8000344:	69db      	ldr	r3, [r3, #28]
 8000346:	4a77      	ldr	r2, [pc, #476]	@ (8000524 <main+0x390>)
 8000348:	f043 0301 	orr.w	r3, r3, #1
 800034c:	61d3      	str	r3, [r2, #28]
 800034e:	4b75      	ldr	r3, [pc, #468]	@ (8000524 <main+0x390>)
 8000350:	69db      	ldr	r3, [r3, #28]
 8000352:	f003 0201 	and.w	r2, r3, #1
 8000356:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800035a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800035e:	601a      	str	r2, [r3, #0]
 8000360:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000364:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000368:	681b      	ldr	r3, [r3, #0]
    TIM_HandleTypeDef htim2;
    TIM_OC_InitTypeDef sConfigOC = {0};
 800036a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800036e:	2200      	movs	r2, #0
 8000370:	601a      	str	r2, [r3, #0]
 8000372:	605a      	str	r2, [r3, #4]
 8000374:	609a      	str	r2, [r3, #8]
 8000376:	60da      	str	r2, [r3, #12]
 8000378:	611a      	str	r2, [r3, #16]
 800037a:	615a      	str	r2, [r3, #20]
 800037c:	619a      	str	r2, [r3, #24]

    htim2.Instance = TIM2;
 800037e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000382:	67bb      	str	r3, [r7, #120]	@ 0x78
    htim2.Init.Prescaler = 0;
 8000384:	2300      	movs	r3, #0
 8000386:	67fb      	str	r3, [r7, #124]	@ 0x7c
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000388:	2300      	movs	r3, #0
 800038a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    htim2.Init.Period = 1151;
 800038e:	f240 437f 	movw	r3, #1151	@ 0x47f
 8000392:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000396:	2300      	movs	r3, #0
 8000398:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800039c:	2300      	movs	r3, #0
 800039e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 80003a2:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80003a6:	4618      	mov	r0, r3
 80003a8:	f001 f8ec 	bl	8001584 <HAL_TIM_Base_Init>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <main+0x222>
        // Initialization Error
        while (1);
 80003b2:	bf00      	nop
 80003b4:	e7fd      	b.n	80003b2 <main+0x21e>
    }

    if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 80003b6:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80003ba:	4618      	mov	r0, r3
 80003bc:	f001 f98c 	bl	80016d8 <HAL_TIM_PWM_Init>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <main+0x236>
        // Initialization Error
        while (1);
 80003c6:	bf00      	nop
 80003c8:	e7fd      	b.n	80003c6 <main+0x232>
    }

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003ca:	2360      	movs	r3, #96	@ 0x60
 80003cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sConfigOC.Pulse = 128;
 80003ce:	2380      	movs	r3, #128	@ 0x80
 80003d0:	663b      	str	r3, [r7, #96]	@ 0x60
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003d2:	2300      	movs	r3, #0
 80003d4:	667b      	str	r3, [r7, #100]	@ 0x64
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003d6:	2300      	movs	r3, #0
 80003d8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 80003da:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 80003de:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80003e2:	2200      	movs	r2, #0
 80003e4:	4618      	mov	r0, r3
 80003e6:	f001 fa71 	bl	80018cc <HAL_TIM_PWM_ConfigChannel>
 80003ea:	4603      	mov	r3, r0
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d001      	beq.n	80003f4 <main+0x260>
        // Initialization Error
        while (1);
 80003f0:	bf00      	nop
 80003f2:	e7fd      	b.n	80003f0 <main+0x25c>
    }

    if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK) {
 80003f4:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80003f8:	2100      	movs	r1, #0
 80003fa:	4618      	mov	r0, r3
 80003fc:	f001 f9c4 	bl	8001788 <HAL_TIM_PWM_Start>
 8000400:	4603      	mov	r3, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d001      	beq.n	800040a <main+0x276>
        // PWM Generation Error
        while (1);
 8000406:	bf00      	nop
 8000408:	e7fd      	b.n	8000406 <main+0x272>
    }

    HAL_TIM_Base_Start_IT(&htim2);
 800040a:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 800040e:	4618      	mov	r0, r3
 8000410:	f001 f910 	bl	8001634 <HAL_TIM_Base_Start_IT>
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000414:	2200      	movs	r2, #0
 8000416:	2100      	movs	r1, #0
 8000418:	201c      	movs	r0, #28
 800041a:	f000 fb1b 	bl	8000a54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800041e:	201c      	movs	r0, #28
 8000420:	f000 fb34 	bl	8000a8c <HAL_NVIC_EnableIRQ>

    uint16_t cnt1 = 0;
 8000424:	2300      	movs	r3, #0
 8000426:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
    uint16_t data;
    uint32_t time = 0;
 800042a:	2300      	movs	r3, #0
 800042c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    uint16_t tone[8] = {0,0,0,0,0,0,0,0};
 8000430:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000434:	2200      	movs	r2, #0
 8000436:	601a      	str	r2, [r3, #0]
 8000438:	605a      	str	r2, [r3, #4]
 800043a:	609a      	str	r2, [r3, #8]
 800043c:	60da      	str	r2, [r3, #12]
    uint16_t tCnt[8] = {0,0,0,0,0,0,0,0};
 800043e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000442:	2200      	movs	r2, #0
 8000444:	601a      	str	r2, [r3, #0]
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	609a      	str	r2, [r3, #8]
 800044a:	60da      	str	r2, [r3, #12]
    uint8_t ltCnt[8] = {0,0,0,0,0,0,0,0};
 800044c:	4a38      	ldr	r2, [pc, #224]	@ (8000530 <main+0x39c>)
 800044e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000452:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000456:	e883 0003 	stmia.w	r3, {r0, r1}
    int8_t sData[8] = {0,0,0,0,0,0,0,0};
 800045a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800045e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000462:	4a33      	ldr	r2, [pc, #204]	@ (8000530 <main+0x39c>)
 8000464:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000468:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t sPtr[8] = {0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff,0xffff};
 800046c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000470:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000474:	4a2f      	ldr	r2, [pc, #188]	@ (8000534 <main+0x3a0>)
 8000476:	461c      	mov	r4, r3
 8000478:	4613      	mov	r3, r2
 800047a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800047c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    uint8_t i, j;
    uint16_t max;
    uint8_t wbPtr = 0;
 8000480:	2300      	movs	r3, #0
 8000482:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
    size_t musicIndex = 0;
 8000486:	2300      	movs	r3, #0
 8000488:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

    while (1) {
        const uint16_t *currentMusic = musicArray[musicIndex];
 800048c:	4a2a      	ldr	r2, [pc, #168]	@ (8000538 <main+0x3a4>)
 800048e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000496:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        size_t currentMusicSize = musicSizes[musicIndex];
 800049a:	4a28      	ldr	r2, [pc, #160]	@ (800053c <main+0x3a8>)
 800049c:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80004a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004a4:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110

        while (1) {
            data = currentMusic[cnt1];
 80004a8:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 80004ac:	005b      	lsls	r3, r3, #1
 80004ae:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80004b2:	4413      	add	r3, r2
 80004b4:	881b      	ldrh	r3, [r3, #0]
 80004b6:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e
            if (++cnt1 >= currentMusicSize) {
 80004ba:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 80004be:	3301      	adds	r3, #1
 80004c0:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
 80004c4:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 80004c8:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80004cc:	429a      	cmp	r2, r3
 80004ce:	d80e      	bhi.n	80004ee <main+0x35a>
                cnt1 = 0;
 80004d0:	2300      	movs	r3, #0
 80004d2:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
                musicIndex = (musicIndex + 1) % musicCount;
 80004d6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80004da:	3301      	adds	r3, #1
 80004dc:	2203      	movs	r2, #3
 80004de:	fbb3 f1f2 	udiv	r1, r3, r2
 80004e2:	fb01 f202 	mul.w	r2, r1, r2
 80004e6:	1a9b      	subs	r3, r3, r2
 80004e8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
                break;
 80004ec:	e070      	b.n	80005d0 <main+0x43c>
            }

            if (data >= 0x8000) {
 80004ee:	f9b7 310e 	ldrsh.w	r3, [r7, #270]	@ 0x10e
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	da0b      	bge.n	800050e <main+0x37a>
                time = data - 0x8000;
 80004f6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 80004fa:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 80004fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
                time *= 16;
 8000502:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8000506:	011b      	lsls	r3, r3, #4
 8000508:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
                break;
 800050c:	e060      	b.n	80005d0 <main+0x43c>
            } else {
                j = 0;
 800050e:	2300      	movs	r3, #0
 8000510:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
                max = 0;
 8000514:	2300      	movs	r3, #0
 8000516:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
                for (i = 0; i < 8; i++) {
 800051a:	2300      	movs	r3, #0
 800051c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 8000520:	e02d      	b.n	800057e <main+0x3ea>
 8000522:	bf00      	nop
 8000524:	40021000 	.word	0x40021000
 8000528:	40010000 	.word	0x40010000
 800052c:	40010800 	.word	0x40010800
 8000530:	08001edc 	.word	0x08001edc
 8000534:	08001ee4 	.word	0x08001ee4
 8000538:	20000000 	.word	0x20000000
 800053c:	0800d060 	.word	0x0800d060
                    if (max < sPtr[i]) {
 8000540:	f897 2127 	ldrb.w	r2, [r7, #295]	@ 0x127
 8000544:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000548:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800054c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000550:	f8b7 2124 	ldrh.w	r2, [r7, #292]	@ 0x124
 8000554:	429a      	cmp	r2, r3
 8000556:	d20d      	bcs.n	8000574 <main+0x3e0>
                        max = sPtr[i];
 8000558:	f897 2127 	ldrb.w	r2, [r7, #295]	@ 0x127
 800055c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000560:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000564:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000568:	f8a7 3124 	strh.w	r3, [r7, #292]	@ 0x124
                        j = i;
 800056c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8000570:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
                for (i = 0; i < 8; i++) {
 8000574:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8000578:	3301      	adds	r3, #1
 800057a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 800057e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8000582:	2b07      	cmp	r3, #7
 8000584:	d9dc      	bls.n	8000540 <main+0x3ac>
                    }
                }

                tone[j] = data;
 8000586:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800058a:	005b      	lsls	r3, r3, #1
 800058c:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8000590:	443b      	add	r3, r7
 8000592:	f8b7 210e 	ldrh.w	r2, [r7, #270]	@ 0x10e
 8000596:	f823 2ce4 	strh.w	r2, [r3, #-228]
                tCnt[j] = 0;
 800059a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800059e:	005b      	lsls	r3, r3, #1
 80005a0:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80005a4:	443b      	add	r3, r7
 80005a6:	2200      	movs	r2, #0
 80005a8:	f823 2cf4 	strh.w	r2, [r3, #-244]
                ltCnt[j] = 0xff;
 80005ac:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80005b0:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80005b4:	443b      	add	r3, r7
 80005b6:	22ff      	movs	r2, #255	@ 0xff
 80005b8:	f803 2cfc 	strb.w	r2, [r3, #-252]
                sPtr[j] = 0;
 80005bc:	f897 2126 	ldrb.w	r2, [r7, #294]	@ 0x126
 80005c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80005c4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80005c8:	2100      	movs	r1, #0
 80005ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            data = currentMusic[cnt1];
 80005ce:	e76b      	b.n	80004a8 <main+0x314>
            }
        }

        while (time) {
 80005d0:	e0e8      	b.n	80007a4 <main+0x610>
            while (wbPtr == sbPtr) {}
 80005d2:	bf00      	nop
 80005d4:	4b76      	ldr	r3, [pc, #472]	@ (80007b0 <main+0x61c>)
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	b2db      	uxtb	r3, r3
 80005da:	f897 2123 	ldrb.w	r2, [r7, #291]	@ 0x123
 80005de:	429a      	cmp	r2, r3
 80005e0:	d0f8      	beq.n	80005d4 <main+0x440>

            for (i = 0; i < 8; i++) {
 80005e2:	2300      	movs	r3, #0
 80005e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 80005e8:	e080      	b.n	80006ec <main+0x558>
                if (sPtr[i] < sizeof(sample)) {
 80005ea:	f897 2127 	ldrb.w	r2, [r7, #295]	@ 0x127
 80005ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80005f2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80005f6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80005fa:	f24a 3268 	movw	r2, #41832	@ 0xa368
 80005fe:	4293      	cmp	r3, r2
 8000600:	d86f      	bhi.n	80006e2 <main+0x54e>
                    if (ltCnt[i] != (tCnt[i] + tone[i]) >> 12) {
 8000602:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8000606:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 800060a:	443b      	add	r3, r7
 800060c:	f813 3cfc 	ldrb.w	r3, [r3, #-252]
 8000610:	461a      	mov	r2, r3
 8000612:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8000616:	005b      	lsls	r3, r3, #1
 8000618:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 800061c:	443b      	add	r3, r7
 800061e:	f833 3cf4 	ldrh.w	r3, [r3, #-244]
 8000622:	4619      	mov	r1, r3
 8000624:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8000628:	005b      	lsls	r3, r3, #1
 800062a:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 800062e:	443b      	add	r3, r7
 8000630:	f833 3ce4 	ldrh.w	r3, [r3, #-228]
 8000634:	440b      	add	r3, r1
 8000636:	131b      	asrs	r3, r3, #12
 8000638:	429a      	cmp	r2, r3
 800063a:	d026      	beq.n	800068a <main+0x4f6>
                        sData[i] = (int8_t)sample[sPtr[i]] / 2;
 800063c:	f897 2127 	ldrb.w	r2, [r7, #295]	@ 0x127
 8000640:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000644:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8000648:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800064c:	461a      	mov	r2, r3
 800064e:	4b59      	ldr	r3, [pc, #356]	@ (80007b4 <main+0x620>)
 8000650:	5c9b      	ldrb	r3, [r3, r2]
 8000652:	b25b      	sxtb	r3, r3
 8000654:	f897 2127 	ldrb.w	r2, [r7, #295]	@ 0x127
 8000658:	0fd9      	lsrs	r1, r3, #31
 800065a:	440b      	add	r3, r1
 800065c:	105b      	asrs	r3, r3, #1
 800065e:	b259      	sxtb	r1, r3
 8000660:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000664:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000668:	5499      	strb	r1, [r3, r2]
                        sPtr[i]++;
 800066a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800066e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8000672:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8000676:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800067a:	3201      	adds	r2, #1
 800067c:	b291      	uxth	r1, r2
 800067e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8000682:	f5a2 728a 	sub.w	r2, r2, #276	@ 0x114
 8000686:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
                    }
                    tCnt[i] += tone[i];
 800068a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 8000694:	443b      	add	r3, r7
 8000696:	f833 1cf4 	ldrh.w	r1, [r3, #-244]
 800069a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800069e:	005b      	lsls	r3, r3, #1
 80006a0:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80006a4:	443b      	add	r3, r7
 80006a6:	f833 2ce4 	ldrh.w	r2, [r3, #-228]
 80006aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80006ae:	440a      	add	r2, r1
 80006b0:	b292      	uxth	r2, r2
 80006b2:	005b      	lsls	r3, r3, #1
 80006b4:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80006b8:	443b      	add	r3, r7
 80006ba:	f823 2cf4 	strh.w	r2, [r3, #-244]
                    ltCnt[i] = tCnt[i] >> 12;
 80006be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80006c2:	005b      	lsls	r3, r3, #1
 80006c4:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80006c8:	443b      	add	r3, r7
 80006ca:	f833 3cf4 	ldrh.w	r3, [r3, #-244]
 80006ce:	0b1b      	lsrs	r3, r3, #12
 80006d0:	b29a      	uxth	r2, r3
 80006d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80006d6:	b2d2      	uxtb	r2, r2
 80006d8:	f503 7398 	add.w	r3, r3, #304	@ 0x130
 80006dc:	443b      	add	r3, r7
 80006de:	f803 2cfc 	strb.w	r2, [r3, #-252]
            for (i = 0; i < 8; i++) {
 80006e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80006e6:	3301      	adds	r3, #1
 80006e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
 80006ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80006f0:	2b07      	cmp	r3, #7
 80006f2:	f67f af7a 	bls.w	80005ea <main+0x456>
                }
            }

            sBuff[wbPtr++] = 512 + sData[0] + sData[1] + sData[2] + sData[3] + sData[4] + sData[5] + sData[6] + sData[7];
 80006f6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80006fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80006fe:	f993 3000 	ldrsb.w	r3, [r3]
 8000702:	b29a      	uxth	r2, r3
 8000704:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000708:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800070c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000710:	b29b      	uxth	r3, r3
 8000712:	4413      	add	r3, r2
 8000714:	b29a      	uxth	r2, r3
 8000716:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800071a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800071e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000722:	b29b      	uxth	r3, r3
 8000724:	4413      	add	r3, r2
 8000726:	b29a      	uxth	r2, r3
 8000728:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800072c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000730:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8000734:	b29b      	uxth	r3, r3
 8000736:	4413      	add	r3, r2
 8000738:	b29a      	uxth	r2, r3
 800073a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800073e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000742:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8000746:	b29b      	uxth	r3, r3
 8000748:	4413      	add	r3, r2
 800074a:	b29a      	uxth	r2, r3
 800074c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000750:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000754:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8000758:	b29b      	uxth	r3, r3
 800075a:	4413      	add	r3, r2
 800075c:	b29a      	uxth	r2, r3
 800075e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000762:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000766:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800076a:	b29b      	uxth	r3, r3
 800076c:	4413      	add	r3, r2
 800076e:	b29a      	uxth	r2, r3
 8000770:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000774:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000778:	f993 3007 	ldrsb.w	r3, [r3, #7]
 800077c:	b29b      	uxth	r3, r3
 800077e:	4413      	add	r3, r2
 8000780:	b29a      	uxth	r2, r3
 8000782:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 8000786:	1c59      	adds	r1, r3, #1
 8000788:	f887 1123 	strb.w	r1, [r7, #291]	@ 0x123
 800078c:	4619      	mov	r1, r3
 800078e:	f502 7300 	add.w	r3, r2, #512	@ 0x200
 8000792:	b29a      	uxth	r2, r3
 8000794:	4b08      	ldr	r3, [pc, #32]	@ (80007b8 <main+0x624>)
 8000796:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
            time--;
 800079a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800079e:	3b01      	subs	r3, #1
 80007a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
        while (time) {
 80007a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	f47f af12 	bne.w	80005d2 <main+0x43e>
    while (1) {
 80007ae:	e66d      	b.n	800048c <main+0x2f8>
 80007b0:	20000234 	.word	0x20000234
 80007b4:	08001ef4 	.word	0x08001ef4
 80007b8:	20000034 	.word	0x20000034

080007bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007c0:	bf00      	nop
 80007c2:	e7fd      	b.n	80007c0 <NMI_Handler+0x4>

080007c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007c8:	bf00      	nop
 80007ca:	e7fd      	b.n	80007c8 <HardFault_Handler+0x4>

080007cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007d0:	bf00      	nop
 80007d2:	e7fd      	b.n	80007d0 <MemManage_Handler+0x4>

080007d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007d8:	bf00      	nop
 80007da:	e7fd      	b.n	80007d8 <BusFault_Handler+0x4>

080007dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e0:	bf00      	nop
 80007e2:	e7fd      	b.n	80007e0 <UsageFault_Handler+0x4>

080007e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007e8:	bf00      	nop
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bc80      	pop	{r7}
 80007ee:	4770      	bx	lr

080007f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr

080007fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007fc:	b480      	push	{r7}
 80007fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000800:	bf00      	nop
 8000802:	46bd      	mov	sp, r7
 8000804:	bc80      	pop	{r7}
 8000806:	4770      	bx	lr

08000808 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800080c:	f000 f85e 	bl	80008cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}

08000814 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000818:	bf00      	nop
 800081a:	46bd      	mov	sp, r7
 800081c:	bc80      	pop	{r7}
 800081e:	4770      	bx	lr

08000820 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000820:	f7ff fff8 	bl	8000814 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000824:	480b      	ldr	r0, [pc, #44]	@ (8000854 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000826:	490c      	ldr	r1, [pc, #48]	@ (8000858 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000828:	4a0c      	ldr	r2, [pc, #48]	@ (800085c <LoopFillZerobss+0x16>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800082c:	e002      	b.n	8000834 <LoopCopyDataInit>

0800082e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800082e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000830:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000832:	3304      	adds	r3, #4

08000834 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000834:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000836:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000838:	d3f9      	bcc.n	800082e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800083a:	4a09      	ldr	r2, [pc, #36]	@ (8000860 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800083c:	4c09      	ldr	r4, [pc, #36]	@ (8000864 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800083e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000840:	e001      	b.n	8000846 <LoopFillZerobss>

08000842 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000842:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000844:	3204      	adds	r2, #4

08000846 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000846:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000848:	d3fb      	bcc.n	8000842 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800084a:	f001 fb17 	bl	8001e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800084e:	f7ff fca1 	bl	8000194 <main>
  bx lr
 8000852:	4770      	bx	lr
  ldr r0, =_sdata
 8000854:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000858:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 800085c:	0800d098 	.word	0x0800d098
  ldr r2, =_sbss
 8000860:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000864:	2000023c 	.word	0x2000023c

08000868 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000868:	e7fe      	b.n	8000868 <ADC1_2_IRQHandler>
	...

0800086c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000874:	4b12      	ldr	r3, [pc, #72]	@ (80008c0 <HAL_InitTick+0x54>)
 8000876:	681a      	ldr	r2, [r3, #0]
 8000878:	4b12      	ldr	r3, [pc, #72]	@ (80008c4 <HAL_InitTick+0x58>)
 800087a:	781b      	ldrb	r3, [r3, #0]
 800087c:	4619      	mov	r1, r3
 800087e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000882:	fbb3 f3f1 	udiv	r3, r3, r1
 8000886:	fbb2 f3f3 	udiv	r3, r2, r3
 800088a:	4618      	mov	r0, r3
 800088c:	f000 f90c 	bl	8000aa8 <HAL_SYSTICK_Config>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e00e      	b.n	80008b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	2b0f      	cmp	r3, #15
 800089e:	d80a      	bhi.n	80008b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008a0:	2200      	movs	r2, #0
 80008a2:	6879      	ldr	r1, [r7, #4]
 80008a4:	f04f 30ff 	mov.w	r0, #4294967295
 80008a8:	f000 f8d4 	bl	8000a54 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008ac:	4a06      	ldr	r2, [pc, #24]	@ (80008c8 <HAL_InitTick+0x5c>)
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008b2:	2300      	movs	r3, #0
 80008b4:	e000      	b.n	80008b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008b6:	2301      	movs	r3, #1
}
 80008b8:	4618      	mov	r0, r3
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	2000000c 	.word	0x2000000c
 80008c4:	20000014 	.word	0x20000014
 80008c8:	20000010 	.word	0x20000010

080008cc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008d0:	4b05      	ldr	r3, [pc, #20]	@ (80008e8 <HAL_IncTick+0x1c>)
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	461a      	mov	r2, r3
 80008d6:	4b05      	ldr	r3, [pc, #20]	@ (80008ec <HAL_IncTick+0x20>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	4413      	add	r3, r2
 80008dc:	4a03      	ldr	r2, [pc, #12]	@ (80008ec <HAL_IncTick+0x20>)
 80008de:	6013      	str	r3, [r2, #0]
}
 80008e0:	bf00      	nop
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bc80      	pop	{r7}
 80008e6:	4770      	bx	lr
 80008e8:	20000014 	.word	0x20000014
 80008ec:	20000238 	.word	0x20000238

080008f0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0
  return uwTick;
 80008f4:	4b02      	ldr	r3, [pc, #8]	@ (8000900 <HAL_GetTick+0x10>)
 80008f6:	681b      	ldr	r3, [r3, #0]
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bc80      	pop	{r7}
 80008fe:	4770      	bx	lr
 8000900:	20000238 	.word	0x20000238

08000904 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000908:	4b04      	ldr	r3, [pc, #16]	@ (800091c <__NVIC_GetPriorityGrouping+0x18>)
 800090a:	68db      	ldr	r3, [r3, #12]
 800090c:	0a1b      	lsrs	r3, r3, #8
 800090e:	f003 0307 	and.w	r3, r3, #7
}
 8000912:	4618      	mov	r0, r3
 8000914:	46bd      	mov	sp, r7
 8000916:	bc80      	pop	{r7}
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	e000ed00 	.word	0xe000ed00

08000920 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000920:	b480      	push	{r7}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	4603      	mov	r3, r0
 8000928:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800092a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800092e:	2b00      	cmp	r3, #0
 8000930:	db0b      	blt.n	800094a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000932:	79fb      	ldrb	r3, [r7, #7]
 8000934:	f003 021f 	and.w	r2, r3, #31
 8000938:	4906      	ldr	r1, [pc, #24]	@ (8000954 <__NVIC_EnableIRQ+0x34>)
 800093a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800093e:	095b      	lsrs	r3, r3, #5
 8000940:	2001      	movs	r0, #1
 8000942:	fa00 f202 	lsl.w	r2, r0, r2
 8000946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr
 8000954:	e000e100 	.word	0xe000e100

08000958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	6039      	str	r1, [r7, #0]
 8000962:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000964:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000968:	2b00      	cmp	r3, #0
 800096a:	db0a      	blt.n	8000982 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	b2da      	uxtb	r2, r3
 8000970:	490c      	ldr	r1, [pc, #48]	@ (80009a4 <__NVIC_SetPriority+0x4c>)
 8000972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000976:	0112      	lsls	r2, r2, #4
 8000978:	b2d2      	uxtb	r2, r2
 800097a:	440b      	add	r3, r1
 800097c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000980:	e00a      	b.n	8000998 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	b2da      	uxtb	r2, r3
 8000986:	4908      	ldr	r1, [pc, #32]	@ (80009a8 <__NVIC_SetPriority+0x50>)
 8000988:	79fb      	ldrb	r3, [r7, #7]
 800098a:	f003 030f 	and.w	r3, r3, #15
 800098e:	3b04      	subs	r3, #4
 8000990:	0112      	lsls	r2, r2, #4
 8000992:	b2d2      	uxtb	r2, r2
 8000994:	440b      	add	r3, r1
 8000996:	761a      	strb	r2, [r3, #24]
}
 8000998:	bf00      	nop
 800099a:	370c      	adds	r7, #12
 800099c:	46bd      	mov	sp, r7
 800099e:	bc80      	pop	{r7}
 80009a0:	4770      	bx	lr
 80009a2:	bf00      	nop
 80009a4:	e000e100 	.word	0xe000e100
 80009a8:	e000ed00 	.word	0xe000ed00

080009ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b089      	sub	sp, #36	@ 0x24
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	60f8      	str	r0, [r7, #12]
 80009b4:	60b9      	str	r1, [r7, #8]
 80009b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	f003 0307 	and.w	r3, r3, #7
 80009be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009c0:	69fb      	ldr	r3, [r7, #28]
 80009c2:	f1c3 0307 	rsb	r3, r3, #7
 80009c6:	2b04      	cmp	r3, #4
 80009c8:	bf28      	it	cs
 80009ca:	2304      	movcs	r3, #4
 80009cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	3304      	adds	r3, #4
 80009d2:	2b06      	cmp	r3, #6
 80009d4:	d902      	bls.n	80009dc <NVIC_EncodePriority+0x30>
 80009d6:	69fb      	ldr	r3, [r7, #28]
 80009d8:	3b03      	subs	r3, #3
 80009da:	e000      	b.n	80009de <NVIC_EncodePriority+0x32>
 80009dc:	2300      	movs	r3, #0
 80009de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e0:	f04f 32ff 	mov.w	r2, #4294967295
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ea:	43da      	mvns	r2, r3
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	401a      	ands	r2, r3
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009f4:	f04f 31ff 	mov.w	r1, #4294967295
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	fa01 f303 	lsl.w	r3, r1, r3
 80009fe:	43d9      	mvns	r1, r3
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a04:	4313      	orrs	r3, r2
         );
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3724      	adds	r7, #36	@ 0x24
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b082      	sub	sp, #8
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	3b01      	subs	r3, #1
 8000a1c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000a20:	d301      	bcc.n	8000a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a22:	2301      	movs	r3, #1
 8000a24:	e00f      	b.n	8000a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a26:	4a0a      	ldr	r2, [pc, #40]	@ (8000a50 <SysTick_Config+0x40>)
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a2e:	210f      	movs	r1, #15
 8000a30:	f04f 30ff 	mov.w	r0, #4294967295
 8000a34:	f7ff ff90 	bl	8000958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a38:	4b05      	ldr	r3, [pc, #20]	@ (8000a50 <SysTick_Config+0x40>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a3e:	4b04      	ldr	r3, [pc, #16]	@ (8000a50 <SysTick_Config+0x40>)
 8000a40:	2207      	movs	r2, #7
 8000a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a44:	2300      	movs	r3, #0
}
 8000a46:	4618      	mov	r0, r3
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	e000e010 	.word	0xe000e010

08000a54 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b086      	sub	sp, #24
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	60b9      	str	r1, [r7, #8]
 8000a5e:	607a      	str	r2, [r7, #4]
 8000a60:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a62:	2300      	movs	r3, #0
 8000a64:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a66:	f7ff ff4d 	bl	8000904 <__NVIC_GetPriorityGrouping>
 8000a6a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a6c:	687a      	ldr	r2, [r7, #4]
 8000a6e:	68b9      	ldr	r1, [r7, #8]
 8000a70:	6978      	ldr	r0, [r7, #20]
 8000a72:	f7ff ff9b 	bl	80009ac <NVIC_EncodePriority>
 8000a76:	4602      	mov	r2, r0
 8000a78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a7c:	4611      	mov	r1, r2
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff ff6a 	bl	8000958 <__NVIC_SetPriority>
}
 8000a84:	bf00      	nop
 8000a86:	3718      	adds	r7, #24
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}

08000a8c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f7ff ff40 	bl	8000920 <__NVIC_EnableIRQ>
}
 8000aa0:	bf00      	nop
 8000aa2:	3708      	adds	r7, #8
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ab0:	6878      	ldr	r0, [r7, #4]
 8000ab2:	f7ff ffad 	bl	8000a10 <SysTick_Config>
 8000ab6:	4603      	mov	r3, r0
}
 8000ab8:	4618      	mov	r0, r3
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b08b      	sub	sp, #44	@ 0x2c
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000aca:	2300      	movs	r3, #0
 8000acc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ad2:	e169      	b.n	8000da8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	69fa      	ldr	r2, [r7, #28]
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000ae8:	69ba      	ldr	r2, [r7, #24]
 8000aea:	69fb      	ldr	r3, [r7, #28]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	f040 8158 	bne.w	8000da2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	4a9a      	ldr	r2, [pc, #616]	@ (8000d60 <HAL_GPIO_Init+0x2a0>)
 8000af8:	4293      	cmp	r3, r2
 8000afa:	d05e      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000afc:	4a98      	ldr	r2, [pc, #608]	@ (8000d60 <HAL_GPIO_Init+0x2a0>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d875      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b02:	4a98      	ldr	r2, [pc, #608]	@ (8000d64 <HAL_GPIO_Init+0x2a4>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d058      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000b08:	4a96      	ldr	r2, [pc, #600]	@ (8000d64 <HAL_GPIO_Init+0x2a4>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d86f      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b0e:	4a96      	ldr	r2, [pc, #600]	@ (8000d68 <HAL_GPIO_Init+0x2a8>)
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d052      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000b14:	4a94      	ldr	r2, [pc, #592]	@ (8000d68 <HAL_GPIO_Init+0x2a8>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d869      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b1a:	4a94      	ldr	r2, [pc, #592]	@ (8000d6c <HAL_GPIO_Init+0x2ac>)
 8000b1c:	4293      	cmp	r3, r2
 8000b1e:	d04c      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000b20:	4a92      	ldr	r2, [pc, #584]	@ (8000d6c <HAL_GPIO_Init+0x2ac>)
 8000b22:	4293      	cmp	r3, r2
 8000b24:	d863      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b26:	4a92      	ldr	r2, [pc, #584]	@ (8000d70 <HAL_GPIO_Init+0x2b0>)
 8000b28:	4293      	cmp	r3, r2
 8000b2a:	d046      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
 8000b2c:	4a90      	ldr	r2, [pc, #576]	@ (8000d70 <HAL_GPIO_Init+0x2b0>)
 8000b2e:	4293      	cmp	r3, r2
 8000b30:	d85d      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b32:	2b12      	cmp	r3, #18
 8000b34:	d82a      	bhi.n	8000b8c <HAL_GPIO_Init+0xcc>
 8000b36:	2b12      	cmp	r3, #18
 8000b38:	d859      	bhi.n	8000bee <HAL_GPIO_Init+0x12e>
 8000b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000b40 <HAL_GPIO_Init+0x80>)
 8000b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b40:	08000bbb 	.word	0x08000bbb
 8000b44:	08000b95 	.word	0x08000b95
 8000b48:	08000ba7 	.word	0x08000ba7
 8000b4c:	08000be9 	.word	0x08000be9
 8000b50:	08000bef 	.word	0x08000bef
 8000b54:	08000bef 	.word	0x08000bef
 8000b58:	08000bef 	.word	0x08000bef
 8000b5c:	08000bef 	.word	0x08000bef
 8000b60:	08000bef 	.word	0x08000bef
 8000b64:	08000bef 	.word	0x08000bef
 8000b68:	08000bef 	.word	0x08000bef
 8000b6c:	08000bef 	.word	0x08000bef
 8000b70:	08000bef 	.word	0x08000bef
 8000b74:	08000bef 	.word	0x08000bef
 8000b78:	08000bef 	.word	0x08000bef
 8000b7c:	08000bef 	.word	0x08000bef
 8000b80:	08000bef 	.word	0x08000bef
 8000b84:	08000b9d 	.word	0x08000b9d
 8000b88:	08000bb1 	.word	0x08000bb1
 8000b8c:	4a79      	ldr	r2, [pc, #484]	@ (8000d74 <HAL_GPIO_Init+0x2b4>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d013      	beq.n	8000bba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000b92:	e02c      	b.n	8000bee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	623b      	str	r3, [r7, #32]
          break;
 8000b9a:	e029      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	68db      	ldr	r3, [r3, #12]
 8000ba0:	3304      	adds	r3, #4
 8000ba2:	623b      	str	r3, [r7, #32]
          break;
 8000ba4:	e024      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	68db      	ldr	r3, [r3, #12]
 8000baa:	3308      	adds	r3, #8
 8000bac:	623b      	str	r3, [r7, #32]
          break;
 8000bae:	e01f      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	330c      	adds	r3, #12
 8000bb6:	623b      	str	r3, [r7, #32]
          break;
 8000bb8:	e01a      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d102      	bne.n	8000bc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000bc2:	2304      	movs	r3, #4
 8000bc4:	623b      	str	r3, [r7, #32]
          break;
 8000bc6:	e013      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d105      	bne.n	8000bdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bd0:	2308      	movs	r3, #8
 8000bd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	69fa      	ldr	r2, [r7, #28]
 8000bd8:	611a      	str	r2, [r3, #16]
          break;
 8000bda:	e009      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000bdc:	2308      	movs	r3, #8
 8000bde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	69fa      	ldr	r2, [r7, #28]
 8000be4:	615a      	str	r2, [r3, #20]
          break;
 8000be6:	e003      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000be8:	2300      	movs	r3, #0
 8000bea:	623b      	str	r3, [r7, #32]
          break;
 8000bec:	e000      	b.n	8000bf0 <HAL_GPIO_Init+0x130>
          break;
 8000bee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000bf0:	69bb      	ldr	r3, [r7, #24]
 8000bf2:	2bff      	cmp	r3, #255	@ 0xff
 8000bf4:	d801      	bhi.n	8000bfa <HAL_GPIO_Init+0x13a>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	e001      	b.n	8000bfe <HAL_GPIO_Init+0x13e>
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	3304      	adds	r3, #4
 8000bfe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000c00:	69bb      	ldr	r3, [r7, #24]
 8000c02:	2bff      	cmp	r3, #255	@ 0xff
 8000c04:	d802      	bhi.n	8000c0c <HAL_GPIO_Init+0x14c>
 8000c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c08:	009b      	lsls	r3, r3, #2
 8000c0a:	e002      	b.n	8000c12 <HAL_GPIO_Init+0x152>
 8000c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c0e:	3b08      	subs	r3, #8
 8000c10:	009b      	lsls	r3, r3, #2
 8000c12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	210f      	movs	r1, #15
 8000c1a:	693b      	ldr	r3, [r7, #16]
 8000c1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000c20:	43db      	mvns	r3, r3
 8000c22:	401a      	ands	r2, r3
 8000c24:	6a39      	ldr	r1, [r7, #32]
 8000c26:	693b      	ldr	r3, [r7, #16]
 8000c28:	fa01 f303 	lsl.w	r3, r1, r3
 8000c2c:	431a      	orrs	r2, r3
 8000c2e:	697b      	ldr	r3, [r7, #20]
 8000c30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f000 80b1 	beq.w	8000da2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000c40:	4b4d      	ldr	r3, [pc, #308]	@ (8000d78 <HAL_GPIO_Init+0x2b8>)
 8000c42:	699b      	ldr	r3, [r3, #24]
 8000c44:	4a4c      	ldr	r2, [pc, #304]	@ (8000d78 <HAL_GPIO_Init+0x2b8>)
 8000c46:	f043 0301 	orr.w	r3, r3, #1
 8000c4a:	6193      	str	r3, [r2, #24]
 8000c4c:	4b4a      	ldr	r3, [pc, #296]	@ (8000d78 <HAL_GPIO_Init+0x2b8>)
 8000c4e:	699b      	ldr	r3, [r3, #24]
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	60bb      	str	r3, [r7, #8]
 8000c56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000c58:	4a48      	ldr	r2, [pc, #288]	@ (8000d7c <HAL_GPIO_Init+0x2bc>)
 8000c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c5c:	089b      	lsrs	r3, r3, #2
 8000c5e:	3302      	adds	r3, #2
 8000c60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c68:	f003 0303 	and.w	r3, r3, #3
 8000c6c:	009b      	lsls	r3, r3, #2
 8000c6e:	220f      	movs	r2, #15
 8000c70:	fa02 f303 	lsl.w	r3, r2, r3
 8000c74:	43db      	mvns	r3, r3
 8000c76:	68fa      	ldr	r2, [r7, #12]
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	4a40      	ldr	r2, [pc, #256]	@ (8000d80 <HAL_GPIO_Init+0x2c0>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d013      	beq.n	8000cac <HAL_GPIO_Init+0x1ec>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a3f      	ldr	r2, [pc, #252]	@ (8000d84 <HAL_GPIO_Init+0x2c4>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d00d      	beq.n	8000ca8 <HAL_GPIO_Init+0x1e8>
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	4a3e      	ldr	r2, [pc, #248]	@ (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d007      	beq.n	8000ca4 <HAL_GPIO_Init+0x1e4>
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4a3d      	ldr	r2, [pc, #244]	@ (8000d8c <HAL_GPIO_Init+0x2cc>)
 8000c98:	4293      	cmp	r3, r2
 8000c9a:	d101      	bne.n	8000ca0 <HAL_GPIO_Init+0x1e0>
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	e006      	b.n	8000cae <HAL_GPIO_Init+0x1ee>
 8000ca0:	2304      	movs	r3, #4
 8000ca2:	e004      	b.n	8000cae <HAL_GPIO_Init+0x1ee>
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	e002      	b.n	8000cae <HAL_GPIO_Init+0x1ee>
 8000ca8:	2301      	movs	r3, #1
 8000caa:	e000      	b.n	8000cae <HAL_GPIO_Init+0x1ee>
 8000cac:	2300      	movs	r3, #0
 8000cae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000cb0:	f002 0203 	and.w	r2, r2, #3
 8000cb4:	0092      	lsls	r2, r2, #2
 8000cb6:	4093      	lsls	r3, r2
 8000cb8:	68fa      	ldr	r2, [r7, #12]
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000cbe:	492f      	ldr	r1, [pc, #188]	@ (8000d7c <HAL_GPIO_Init+0x2bc>)
 8000cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc2:	089b      	lsrs	r3, r3, #2
 8000cc4:	3302      	adds	r3, #2
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d006      	beq.n	8000ce6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000cd8:	4b2d      	ldr	r3, [pc, #180]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000cda:	689a      	ldr	r2, [r3, #8]
 8000cdc:	492c      	ldr	r1, [pc, #176]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000cde:	69bb      	ldr	r3, [r7, #24]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	608b      	str	r3, [r1, #8]
 8000ce4:	e006      	b.n	8000cf4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000ce6:	4b2a      	ldr	r3, [pc, #168]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000ce8:	689a      	ldr	r2, [r3, #8]
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	43db      	mvns	r3, r3
 8000cee:	4928      	ldr	r1, [pc, #160]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d006      	beq.n	8000d0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000d00:	4b23      	ldr	r3, [pc, #140]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d02:	68da      	ldr	r2, [r3, #12]
 8000d04:	4922      	ldr	r1, [pc, #136]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	60cb      	str	r3, [r1, #12]
 8000d0c:	e006      	b.n	8000d1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000d0e:	4b20      	ldr	r3, [pc, #128]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d10:	68da      	ldr	r2, [r3, #12]
 8000d12:	69bb      	ldr	r3, [r7, #24]
 8000d14:	43db      	mvns	r3, r3
 8000d16:	491e      	ldr	r1, [pc, #120]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d18:	4013      	ands	r3, r2
 8000d1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d006      	beq.n	8000d36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000d28:	4b19      	ldr	r3, [pc, #100]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d2a:	685a      	ldr	r2, [r3, #4]
 8000d2c:	4918      	ldr	r1, [pc, #96]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d2e:	69bb      	ldr	r3, [r7, #24]
 8000d30:	4313      	orrs	r3, r2
 8000d32:	604b      	str	r3, [r1, #4]
 8000d34:	e006      	b.n	8000d44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000d36:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d38:	685a      	ldr	r2, [r3, #4]
 8000d3a:	69bb      	ldr	r3, [r7, #24]
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	4914      	ldr	r1, [pc, #80]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d40:	4013      	ands	r3, r2
 8000d42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d021      	beq.n	8000d94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000d50:	4b0f      	ldr	r3, [pc, #60]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	490e      	ldr	r1, [pc, #56]	@ (8000d90 <HAL_GPIO_Init+0x2d0>)
 8000d56:	69bb      	ldr	r3, [r7, #24]
 8000d58:	4313      	orrs	r3, r2
 8000d5a:	600b      	str	r3, [r1, #0]
 8000d5c:	e021      	b.n	8000da2 <HAL_GPIO_Init+0x2e2>
 8000d5e:	bf00      	nop
 8000d60:	10320000 	.word	0x10320000
 8000d64:	10310000 	.word	0x10310000
 8000d68:	10220000 	.word	0x10220000
 8000d6c:	10210000 	.word	0x10210000
 8000d70:	10120000 	.word	0x10120000
 8000d74:	10110000 	.word	0x10110000
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010000 	.word	0x40010000
 8000d80:	40010800 	.word	0x40010800
 8000d84:	40010c00 	.word	0x40010c00
 8000d88:	40011000 	.word	0x40011000
 8000d8c:	40011400 	.word	0x40011400
 8000d90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000d94:	4b0b      	ldr	r3, [pc, #44]	@ (8000dc4 <HAL_GPIO_Init+0x304>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	69bb      	ldr	r3, [r7, #24]
 8000d9a:	43db      	mvns	r3, r3
 8000d9c:	4909      	ldr	r1, [pc, #36]	@ (8000dc4 <HAL_GPIO_Init+0x304>)
 8000d9e:	4013      	ands	r3, r2
 8000da0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da4:	3301      	adds	r3, #1
 8000da6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dae:	fa22 f303 	lsr.w	r3, r2, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	f47f ae8e 	bne.w	8000ad4 <HAL_GPIO_Init+0x14>
  }
}
 8000db8:	bf00      	nop
 8000dba:	bf00      	nop
 8000dbc:	372c      	adds	r7, #44	@ 0x2c
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bc80      	pop	{r7}
 8000dc2:	4770      	bx	lr
 8000dc4:	40010400 	.word	0x40010400

08000dc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b086      	sub	sp, #24
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d101      	bne.n	8000dda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	e272      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f003 0301 	and.w	r3, r3, #1
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f000 8087 	beq.w	8000ef6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000de8:	4b92      	ldr	r3, [pc, #584]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000dea:	685b      	ldr	r3, [r3, #4]
 8000dec:	f003 030c 	and.w	r3, r3, #12
 8000df0:	2b04      	cmp	r3, #4
 8000df2:	d00c      	beq.n	8000e0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000df4:	4b8f      	ldr	r3, [pc, #572]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	f003 030c 	and.w	r3, r3, #12
 8000dfc:	2b08      	cmp	r3, #8
 8000dfe:	d112      	bne.n	8000e26 <HAL_RCC_OscConfig+0x5e>
 8000e00:	4b8c      	ldr	r3, [pc, #560]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e0c:	d10b      	bne.n	8000e26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e0e:	4b89      	ldr	r3, [pc, #548]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d06c      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x12c>
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	685b      	ldr	r3, [r3, #4]
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d168      	bne.n	8000ef4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
 8000e24:	e24c      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e2e:	d106      	bne.n	8000e3e <HAL_RCC_OscConfig+0x76>
 8000e30:	4b80      	ldr	r3, [pc, #512]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a7f      	ldr	r2, [pc, #508]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e3a:	6013      	str	r3, [r2, #0]
 8000e3c:	e02e      	b.n	8000e9c <HAL_RCC_OscConfig+0xd4>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d10c      	bne.n	8000e60 <HAL_RCC_OscConfig+0x98>
 8000e46:	4b7b      	ldr	r3, [pc, #492]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4a7a      	ldr	r2, [pc, #488]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e50:	6013      	str	r3, [r2, #0]
 8000e52:	4b78      	ldr	r3, [pc, #480]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a77      	ldr	r2, [pc, #476]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e58:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e5c:	6013      	str	r3, [r2, #0]
 8000e5e:	e01d      	b.n	8000e9c <HAL_RCC_OscConfig+0xd4>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	685b      	ldr	r3, [r3, #4]
 8000e64:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000e68:	d10c      	bne.n	8000e84 <HAL_RCC_OscConfig+0xbc>
 8000e6a:	4b72      	ldr	r3, [pc, #456]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a71      	ldr	r2, [pc, #452]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e70:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e74:	6013      	str	r3, [r2, #0]
 8000e76:	4b6f      	ldr	r3, [pc, #444]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	4a6e      	ldr	r2, [pc, #440]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e80:	6013      	str	r3, [r2, #0]
 8000e82:	e00b      	b.n	8000e9c <HAL_RCC_OscConfig+0xd4>
 8000e84:	4b6b      	ldr	r3, [pc, #428]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a6a      	ldr	r2, [pc, #424]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e8e:	6013      	str	r3, [r2, #0]
 8000e90:	4b68      	ldr	r3, [pc, #416]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a67      	ldr	r2, [pc, #412]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000e96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000e9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d013      	beq.n	8000ecc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea4:	f7ff fd24 	bl	80008f0 <HAL_GetTick>
 8000ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eaa:	e008      	b.n	8000ebe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000eac:	f7ff fd20 	bl	80008f0 <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b64      	cmp	r3, #100	@ 0x64
 8000eb8:	d901      	bls.n	8000ebe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e200      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ebe:	4b5d      	ldr	r3, [pc, #372]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0f0      	beq.n	8000eac <HAL_RCC_OscConfig+0xe4>
 8000eca:	e014      	b.n	8000ef6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ecc:	f7ff fd10 	bl	80008f0 <HAL_GetTick>
 8000ed0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ed2:	e008      	b.n	8000ee6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ed4:	f7ff fd0c 	bl	80008f0 <HAL_GetTick>
 8000ed8:	4602      	mov	r2, r0
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	2b64      	cmp	r3, #100	@ 0x64
 8000ee0:	d901      	bls.n	8000ee6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000ee2:	2303      	movs	r3, #3
 8000ee4:	e1ec      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ee6:	4b53      	ldr	r3, [pc, #332]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d1f0      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x10c>
 8000ef2:	e000      	b.n	8000ef6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ef4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 0302 	and.w	r3, r3, #2
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d063      	beq.n	8000fca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000f02:	4b4c      	ldr	r3, [pc, #304]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	f003 030c 	and.w	r3, r3, #12
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d00b      	beq.n	8000f26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000f0e:	4b49      	ldr	r3, [pc, #292]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	f003 030c 	and.w	r3, r3, #12
 8000f16:	2b08      	cmp	r3, #8
 8000f18:	d11c      	bne.n	8000f54 <HAL_RCC_OscConfig+0x18c>
 8000f1a:	4b46      	ldr	r3, [pc, #280]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d116      	bne.n	8000f54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f26:	4b43      	ldr	r3, [pc, #268]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d005      	beq.n	8000f3e <HAL_RCC_OscConfig+0x176>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	691b      	ldr	r3, [r3, #16]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d001      	beq.n	8000f3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e1c0      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f3e:	4b3d      	ldr	r3, [pc, #244]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	695b      	ldr	r3, [r3, #20]
 8000f4a:	00db      	lsls	r3, r3, #3
 8000f4c:	4939      	ldr	r1, [pc, #228]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f52:	e03a      	b.n	8000fca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	691b      	ldr	r3, [r3, #16]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d020      	beq.n	8000f9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f5c:	4b36      	ldr	r3, [pc, #216]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000f5e:	2201      	movs	r2, #1
 8000f60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f62:	f7ff fcc5 	bl	80008f0 <HAL_GetTick>
 8000f66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f68:	e008      	b.n	8000f7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000f6a:	f7ff fcc1 	bl	80008f0 <HAL_GetTick>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	2b02      	cmp	r3, #2
 8000f76:	d901      	bls.n	8000f7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000f78:	2303      	movs	r3, #3
 8000f7a:	e1a1      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f7c:	4b2d      	ldr	r3, [pc, #180]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f003 0302 	and.w	r3, r3, #2
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d0f0      	beq.n	8000f6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f88:	4b2a      	ldr	r3, [pc, #168]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	695b      	ldr	r3, [r3, #20]
 8000f94:	00db      	lsls	r3, r3, #3
 8000f96:	4927      	ldr	r1, [pc, #156]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000f98:	4313      	orrs	r3, r2
 8000f9a:	600b      	str	r3, [r1, #0]
 8000f9c:	e015      	b.n	8000fca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f9e:	4b26      	ldr	r3, [pc, #152]	@ (8001038 <HAL_RCC_OscConfig+0x270>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fa4:	f7ff fca4 	bl	80008f0 <HAL_GetTick>
 8000fa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000faa:	e008      	b.n	8000fbe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fac:	f7ff fca0 	bl	80008f0 <HAL_GetTick>
 8000fb0:	4602      	mov	r2, r0
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d901      	bls.n	8000fbe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	e180      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f003 0302 	and.w	r3, r3, #2
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1f0      	bne.n	8000fac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0308 	and.w	r3, r3, #8
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d03a      	beq.n	800104c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	699b      	ldr	r3, [r3, #24]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d019      	beq.n	8001012 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fde:	4b17      	ldr	r3, [pc, #92]	@ (800103c <HAL_RCC_OscConfig+0x274>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fe4:	f7ff fc84 	bl	80008f0 <HAL_GetTick>
 8000fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fea:	e008      	b.n	8000ffe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fec:	f7ff fc80 	bl	80008f0 <HAL_GetTick>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	693b      	ldr	r3, [r7, #16]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	2b02      	cmp	r3, #2
 8000ff8:	d901      	bls.n	8000ffe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	e160      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ffe:	4b0d      	ldr	r3, [pc, #52]	@ (8001034 <HAL_RCC_OscConfig+0x26c>)
 8001000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001002:	f003 0302 	and.w	r3, r3, #2
 8001006:	2b00      	cmp	r3, #0
 8001008:	d0f0      	beq.n	8000fec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800100a:	2001      	movs	r0, #1
 800100c:	f000 fa9c 	bl	8001548 <RCC_Delay>
 8001010:	e01c      	b.n	800104c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001012:	4b0a      	ldr	r3, [pc, #40]	@ (800103c <HAL_RCC_OscConfig+0x274>)
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001018:	f7ff fc6a 	bl	80008f0 <HAL_GetTick>
 800101c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800101e:	e00f      	b.n	8001040 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001020:	f7ff fc66 	bl	80008f0 <HAL_GetTick>
 8001024:	4602      	mov	r2, r0
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	1ad3      	subs	r3, r2, r3
 800102a:	2b02      	cmp	r3, #2
 800102c:	d908      	bls.n	8001040 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800102e:	2303      	movs	r3, #3
 8001030:	e146      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
 8001032:	bf00      	nop
 8001034:	40021000 	.word	0x40021000
 8001038:	42420000 	.word	0x42420000
 800103c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001040:	4b92      	ldr	r3, [pc, #584]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001044:	f003 0302 	and.w	r3, r3, #2
 8001048:	2b00      	cmp	r3, #0
 800104a:	d1e9      	bne.n	8001020 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f003 0304 	and.w	r3, r3, #4
 8001054:	2b00      	cmp	r3, #0
 8001056:	f000 80a6 	beq.w	80011a6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800105a:	2300      	movs	r3, #0
 800105c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800105e:	4b8b      	ldr	r3, [pc, #556]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001066:	2b00      	cmp	r3, #0
 8001068:	d10d      	bne.n	8001086 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800106a:	4b88      	ldr	r3, [pc, #544]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 800106c:	69db      	ldr	r3, [r3, #28]
 800106e:	4a87      	ldr	r2, [pc, #540]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001074:	61d3      	str	r3, [r2, #28]
 8001076:	4b85      	ldr	r3, [pc, #532]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001078:	69db      	ldr	r3, [r3, #28]
 800107a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800107e:	60bb      	str	r3, [r7, #8]
 8001080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001082:	2301      	movs	r3, #1
 8001084:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001086:	4b82      	ldr	r3, [pc, #520]	@ (8001290 <HAL_RCC_OscConfig+0x4c8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800108e:	2b00      	cmp	r3, #0
 8001090:	d118      	bne.n	80010c4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001092:	4b7f      	ldr	r3, [pc, #508]	@ (8001290 <HAL_RCC_OscConfig+0x4c8>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	4a7e      	ldr	r2, [pc, #504]	@ (8001290 <HAL_RCC_OscConfig+0x4c8>)
 8001098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800109c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800109e:	f7ff fc27 	bl	80008f0 <HAL_GetTick>
 80010a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010a4:	e008      	b.n	80010b8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010a6:	f7ff fc23 	bl	80008f0 <HAL_GetTick>
 80010aa:	4602      	mov	r2, r0
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	2b64      	cmp	r3, #100	@ 0x64
 80010b2:	d901      	bls.n	80010b8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80010b4:	2303      	movs	r3, #3
 80010b6:	e103      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b8:	4b75      	ldr	r3, [pc, #468]	@ (8001290 <HAL_RCC_OscConfig+0x4c8>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d0f0      	beq.n	80010a6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d106      	bne.n	80010da <HAL_RCC_OscConfig+0x312>
 80010cc:	4b6f      	ldr	r3, [pc, #444]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010ce:	6a1b      	ldr	r3, [r3, #32]
 80010d0:	4a6e      	ldr	r2, [pc, #440]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010d2:	f043 0301 	orr.w	r3, r3, #1
 80010d6:	6213      	str	r3, [r2, #32]
 80010d8:	e02d      	b.n	8001136 <HAL_RCC_OscConfig+0x36e>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d10c      	bne.n	80010fc <HAL_RCC_OscConfig+0x334>
 80010e2:	4b6a      	ldr	r3, [pc, #424]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010e4:	6a1b      	ldr	r3, [r3, #32]
 80010e6:	4a69      	ldr	r2, [pc, #420]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010e8:	f023 0301 	bic.w	r3, r3, #1
 80010ec:	6213      	str	r3, [r2, #32]
 80010ee:	4b67      	ldr	r3, [pc, #412]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	4a66      	ldr	r2, [pc, #408]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80010f4:	f023 0304 	bic.w	r3, r3, #4
 80010f8:	6213      	str	r3, [r2, #32]
 80010fa:	e01c      	b.n	8001136 <HAL_RCC_OscConfig+0x36e>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	2b05      	cmp	r3, #5
 8001102:	d10c      	bne.n	800111e <HAL_RCC_OscConfig+0x356>
 8001104:	4b61      	ldr	r3, [pc, #388]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001106:	6a1b      	ldr	r3, [r3, #32]
 8001108:	4a60      	ldr	r2, [pc, #384]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 800110a:	f043 0304 	orr.w	r3, r3, #4
 800110e:	6213      	str	r3, [r2, #32]
 8001110:	4b5e      	ldr	r3, [pc, #376]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001112:	6a1b      	ldr	r3, [r3, #32]
 8001114:	4a5d      	ldr	r2, [pc, #372]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001116:	f043 0301 	orr.w	r3, r3, #1
 800111a:	6213      	str	r3, [r2, #32]
 800111c:	e00b      	b.n	8001136 <HAL_RCC_OscConfig+0x36e>
 800111e:	4b5b      	ldr	r3, [pc, #364]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001120:	6a1b      	ldr	r3, [r3, #32]
 8001122:	4a5a      	ldr	r2, [pc, #360]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001124:	f023 0301 	bic.w	r3, r3, #1
 8001128:	6213      	str	r3, [r2, #32]
 800112a:	4b58      	ldr	r3, [pc, #352]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 800112c:	6a1b      	ldr	r3, [r3, #32]
 800112e:	4a57      	ldr	r2, [pc, #348]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001130:	f023 0304 	bic.w	r3, r3, #4
 8001134:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	68db      	ldr	r3, [r3, #12]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d015      	beq.n	800116a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800113e:	f7ff fbd7 	bl	80008f0 <HAL_GetTick>
 8001142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001144:	e00a      	b.n	800115c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001146:	f7ff fbd3 	bl	80008f0 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001154:	4293      	cmp	r3, r2
 8001156:	d901      	bls.n	800115c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e0b1      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800115c:	4b4b      	ldr	r3, [pc, #300]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 800115e:	6a1b      	ldr	r3, [r3, #32]
 8001160:	f003 0302 	and.w	r3, r3, #2
 8001164:	2b00      	cmp	r3, #0
 8001166:	d0ee      	beq.n	8001146 <HAL_RCC_OscConfig+0x37e>
 8001168:	e014      	b.n	8001194 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800116a:	f7ff fbc1 	bl	80008f0 <HAL_GetTick>
 800116e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001170:	e00a      	b.n	8001188 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001172:	f7ff fbbd 	bl	80008f0 <HAL_GetTick>
 8001176:	4602      	mov	r2, r0
 8001178:	693b      	ldr	r3, [r7, #16]
 800117a:	1ad3      	subs	r3, r2, r3
 800117c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001180:	4293      	cmp	r3, r2
 8001182:	d901      	bls.n	8001188 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001184:	2303      	movs	r3, #3
 8001186:	e09b      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001188:	4b40      	ldr	r3, [pc, #256]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 800118a:	6a1b      	ldr	r3, [r3, #32]
 800118c:	f003 0302 	and.w	r3, r3, #2
 8001190:	2b00      	cmp	r3, #0
 8001192:	d1ee      	bne.n	8001172 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001194:	7dfb      	ldrb	r3, [r7, #23]
 8001196:	2b01      	cmp	r3, #1
 8001198:	d105      	bne.n	80011a6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800119a:	4b3c      	ldr	r3, [pc, #240]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 800119c:	69db      	ldr	r3, [r3, #28]
 800119e:	4a3b      	ldr	r2, [pc, #236]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80011a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80011a4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	69db      	ldr	r3, [r3, #28]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	f000 8087 	beq.w	80012be <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011b0:	4b36      	ldr	r3, [pc, #216]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f003 030c 	and.w	r3, r3, #12
 80011b8:	2b08      	cmp	r3, #8
 80011ba:	d061      	beq.n	8001280 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	69db      	ldr	r3, [r3, #28]
 80011c0:	2b02      	cmp	r3, #2
 80011c2:	d146      	bne.n	8001252 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011c4:	4b33      	ldr	r3, [pc, #204]	@ (8001294 <HAL_RCC_OscConfig+0x4cc>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ca:	f7ff fb91 	bl	80008f0 <HAL_GetTick>
 80011ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011d0:	e008      	b.n	80011e4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011d2:	f7ff fb8d 	bl	80008f0 <HAL_GetTick>
 80011d6:	4602      	mov	r2, r0
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d901      	bls.n	80011e4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	e06d      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011e4:	4b29      	ldr	r3, [pc, #164]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d1f0      	bne.n	80011d2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6a1b      	ldr	r3, [r3, #32]
 80011f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011f8:	d108      	bne.n	800120c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80011fa:	4b24      	ldr	r3, [pc, #144]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	4921      	ldr	r1, [pc, #132]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001208:	4313      	orrs	r3, r2
 800120a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800120c:	4b1f      	ldr	r3, [pc, #124]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6a19      	ldr	r1, [r3, #32]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800121c:	430b      	orrs	r3, r1
 800121e:	491b      	ldr	r1, [pc, #108]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001220:	4313      	orrs	r3, r2
 8001222:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001224:	4b1b      	ldr	r3, [pc, #108]	@ (8001294 <HAL_RCC_OscConfig+0x4cc>)
 8001226:	2201      	movs	r2, #1
 8001228:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122a:	f7ff fb61 	bl	80008f0 <HAL_GetTick>
 800122e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001230:	e008      	b.n	8001244 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001232:	f7ff fb5d 	bl	80008f0 <HAL_GetTick>
 8001236:	4602      	mov	r2, r0
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	1ad3      	subs	r3, r2, r3
 800123c:	2b02      	cmp	r3, #2
 800123e:	d901      	bls.n	8001244 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001240:	2303      	movs	r3, #3
 8001242:	e03d      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001244:	4b11      	ldr	r3, [pc, #68]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d0f0      	beq.n	8001232 <HAL_RCC_OscConfig+0x46a>
 8001250:	e035      	b.n	80012be <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001252:	4b10      	ldr	r3, [pc, #64]	@ (8001294 <HAL_RCC_OscConfig+0x4cc>)
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001258:	f7ff fb4a 	bl	80008f0 <HAL_GetTick>
 800125c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800125e:	e008      	b.n	8001272 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001260:	f7ff fb46 	bl	80008f0 <HAL_GetTick>
 8001264:	4602      	mov	r2, r0
 8001266:	693b      	ldr	r3, [r7, #16]
 8001268:	1ad3      	subs	r3, r2, r3
 800126a:	2b02      	cmp	r3, #2
 800126c:	d901      	bls.n	8001272 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800126e:	2303      	movs	r3, #3
 8001270:	e026      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001272:	4b06      	ldr	r3, [pc, #24]	@ (800128c <HAL_RCC_OscConfig+0x4c4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1f0      	bne.n	8001260 <HAL_RCC_OscConfig+0x498>
 800127e:	e01e      	b.n	80012be <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	69db      	ldr	r3, [r3, #28]
 8001284:	2b01      	cmp	r3, #1
 8001286:	d107      	bne.n	8001298 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e019      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
 800128c:	40021000 	.word	0x40021000
 8001290:	40007000 	.word	0x40007000
 8001294:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <HAL_RCC_OscConfig+0x500>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6a1b      	ldr	r3, [r3, #32]
 80012a8:	429a      	cmp	r2, r3
 80012aa:	d106      	bne.n	80012ba <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d001      	beq.n	80012be <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e000      	b.n	80012c0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80012be:	2300      	movs	r3, #0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	40021000 	.word	0x40021000

080012cc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b084      	sub	sp, #16
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d101      	bne.n	80012e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e0d0      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80012e0:	4b6a      	ldr	r3, [pc, #424]	@ (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f003 0307 	and.w	r3, r3, #7
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d910      	bls.n	8001310 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012ee:	4b67      	ldr	r3, [pc, #412]	@ (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f023 0207 	bic.w	r2, r3, #7
 80012f6:	4965      	ldr	r1, [pc, #404]	@ (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012fe:	4b63      	ldr	r3, [pc, #396]	@ (800148c <HAL_RCC_ClockConfig+0x1c0>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	683a      	ldr	r2, [r7, #0]
 8001308:	429a      	cmp	r2, r3
 800130a:	d001      	beq.n	8001310 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e0b8      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0302 	and.w	r3, r3, #2
 8001318:	2b00      	cmp	r3, #0
 800131a:	d020      	beq.n	800135e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0304 	and.w	r3, r3, #4
 8001324:	2b00      	cmp	r3, #0
 8001326:	d005      	beq.n	8001334 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001328:	4b59      	ldr	r3, [pc, #356]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	4a58      	ldr	r2, [pc, #352]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800132e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001332:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 0308 	and.w	r3, r3, #8
 800133c:	2b00      	cmp	r3, #0
 800133e:	d005      	beq.n	800134c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001340:	4b53      	ldr	r3, [pc, #332]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	4a52      	ldr	r2, [pc, #328]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001346:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800134a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800134c:	4b50      	ldr	r3, [pc, #320]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	494d      	ldr	r1, [pc, #308]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800135a:	4313      	orrs	r3, r2
 800135c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	2b00      	cmp	r3, #0
 8001368:	d040      	beq.n	80013ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	685b      	ldr	r3, [r3, #4]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d107      	bne.n	8001382 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001372:	4b47      	ldr	r3, [pc, #284]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d115      	bne.n	80013aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e07f      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	2b02      	cmp	r3, #2
 8001388:	d107      	bne.n	800139a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800138a:	4b41      	ldr	r3, [pc, #260]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001392:	2b00      	cmp	r3, #0
 8001394:	d109      	bne.n	80013aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001396:	2301      	movs	r3, #1
 8001398:	e073      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800139a:	4b3d      	ldr	r3, [pc, #244]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e06b      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013aa:	4b39      	ldr	r3, [pc, #228]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f023 0203 	bic.w	r2, r3, #3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	4936      	ldr	r1, [pc, #216]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 80013b8:	4313      	orrs	r3, r2
 80013ba:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013bc:	f7ff fa98 	bl	80008f0 <HAL_GetTick>
 80013c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013c2:	e00a      	b.n	80013da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013c4:	f7ff fa94 	bl	80008f0 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013d2:	4293      	cmp	r3, r2
 80013d4:	d901      	bls.n	80013da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013d6:	2303      	movs	r3, #3
 80013d8:	e053      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013da:	4b2d      	ldr	r3, [pc, #180]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	f003 020c 	and.w	r2, r3, #12
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	429a      	cmp	r2, r3
 80013ea:	d1eb      	bne.n	80013c4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013ec:	4b27      	ldr	r3, [pc, #156]	@ (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 0307 	and.w	r3, r3, #7
 80013f4:	683a      	ldr	r2, [r7, #0]
 80013f6:	429a      	cmp	r2, r3
 80013f8:	d210      	bcs.n	800141c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013fa:	4b24      	ldr	r3, [pc, #144]	@ (800148c <HAL_RCC_ClockConfig+0x1c0>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	f023 0207 	bic.w	r2, r3, #7
 8001402:	4922      	ldr	r1, [pc, #136]	@ (800148c <HAL_RCC_ClockConfig+0x1c0>)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	4313      	orrs	r3, r2
 8001408:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800140a:	4b20      	ldr	r3, [pc, #128]	@ (800148c <HAL_RCC_ClockConfig+0x1c0>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f003 0307 	and.w	r3, r3, #7
 8001412:	683a      	ldr	r2, [r7, #0]
 8001414:	429a      	cmp	r2, r3
 8001416:	d001      	beq.n	800141c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e032      	b.n	8001482 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	2b00      	cmp	r3, #0
 8001426:	d008      	beq.n	800143a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001428:	4b19      	ldr	r3, [pc, #100]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	4916      	ldr	r1, [pc, #88]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001436:	4313      	orrs	r3, r2
 8001438:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f003 0308 	and.w	r3, r3, #8
 8001442:	2b00      	cmp	r3, #0
 8001444:	d009      	beq.n	800145a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001446:	4b12      	ldr	r3, [pc, #72]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001448:	685b      	ldr	r3, [r3, #4]
 800144a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	691b      	ldr	r3, [r3, #16]
 8001452:	00db      	lsls	r3, r3, #3
 8001454:	490e      	ldr	r1, [pc, #56]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001456:	4313      	orrs	r3, r2
 8001458:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800145a:	f000 f821 	bl	80014a0 <HAL_RCC_GetSysClockFreq>
 800145e:	4602      	mov	r2, r0
 8001460:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <HAL_RCC_ClockConfig+0x1c4>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	091b      	lsrs	r3, r3, #4
 8001466:	f003 030f 	and.w	r3, r3, #15
 800146a:	490a      	ldr	r1, [pc, #40]	@ (8001494 <HAL_RCC_ClockConfig+0x1c8>)
 800146c:	5ccb      	ldrb	r3, [r1, r3]
 800146e:	fa22 f303 	lsr.w	r3, r2, r3
 8001472:	4a09      	ldr	r2, [pc, #36]	@ (8001498 <HAL_RCC_ClockConfig+0x1cc>)
 8001474:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001476:	4b09      	ldr	r3, [pc, #36]	@ (800149c <HAL_RCC_ClockConfig+0x1d0>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff f9f6 	bl	800086c <HAL_InitTick>

  return HAL_OK;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	40022000 	.word	0x40022000
 8001490:	40021000 	.word	0x40021000
 8001494:	0800d06c 	.word	0x0800d06c
 8001498:	2000000c 	.word	0x2000000c
 800149c:	20000010 	.word	0x20000010

080014a0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b087      	sub	sp, #28
 80014a4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80014a6:	2300      	movs	r3, #0
 80014a8:	60fb      	str	r3, [r7, #12]
 80014aa:	2300      	movs	r3, #0
 80014ac:	60bb      	str	r3, [r7, #8]
 80014ae:	2300      	movs	r3, #0
 80014b0:	617b      	str	r3, [r7, #20]
 80014b2:	2300      	movs	r3, #0
 80014b4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80014b6:	2300      	movs	r3, #0
 80014b8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80014ba:	4b1e      	ldr	r3, [pc, #120]	@ (8001534 <HAL_RCC_GetSysClockFreq+0x94>)
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	f003 030c 	and.w	r3, r3, #12
 80014c6:	2b04      	cmp	r3, #4
 80014c8:	d002      	beq.n	80014d0 <HAL_RCC_GetSysClockFreq+0x30>
 80014ca:	2b08      	cmp	r3, #8
 80014cc:	d003      	beq.n	80014d6 <HAL_RCC_GetSysClockFreq+0x36>
 80014ce:	e027      	b.n	8001520 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80014d0:	4b19      	ldr	r3, [pc, #100]	@ (8001538 <HAL_RCC_GetSysClockFreq+0x98>)
 80014d2:	613b      	str	r3, [r7, #16]
      break;
 80014d4:	e027      	b.n	8001526 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	0c9b      	lsrs	r3, r3, #18
 80014da:	f003 030f 	and.w	r3, r3, #15
 80014de:	4a17      	ldr	r2, [pc, #92]	@ (800153c <HAL_RCC_GetSysClockFreq+0x9c>)
 80014e0:	5cd3      	ldrb	r3, [r2, r3]
 80014e2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d010      	beq.n	8001510 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80014ee:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <HAL_RCC_GetSysClockFreq+0x94>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	0c5b      	lsrs	r3, r3, #17
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	4a11      	ldr	r2, [pc, #68]	@ (8001540 <HAL_RCC_GetSysClockFreq+0xa0>)
 80014fa:	5cd3      	ldrb	r3, [r2, r3]
 80014fc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	4a0d      	ldr	r2, [pc, #52]	@ (8001538 <HAL_RCC_GetSysClockFreq+0x98>)
 8001502:	fb03 f202 	mul.w	r2, r3, r2
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	fbb2 f3f3 	udiv	r3, r2, r3
 800150c:	617b      	str	r3, [r7, #20]
 800150e:	e004      	b.n	800151a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4a0c      	ldr	r2, [pc, #48]	@ (8001544 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001514:	fb02 f303 	mul.w	r3, r2, r3
 8001518:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	613b      	str	r3, [r7, #16]
      break;
 800151e:	e002      	b.n	8001526 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001520:	4b05      	ldr	r3, [pc, #20]	@ (8001538 <HAL_RCC_GetSysClockFreq+0x98>)
 8001522:	613b      	str	r3, [r7, #16]
      break;
 8001524:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001526:	693b      	ldr	r3, [r7, #16]
}
 8001528:	4618      	mov	r0, r3
 800152a:	371c      	adds	r7, #28
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40021000 	.word	0x40021000
 8001538:	007a1200 	.word	0x007a1200
 800153c:	0800d07c 	.word	0x0800d07c
 8001540:	0800d08c 	.word	0x0800d08c
 8001544:	003d0900 	.word	0x003d0900

08001548 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001548:	b480      	push	{r7}
 800154a:	b085      	sub	sp, #20
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001550:	4b0a      	ldr	r3, [pc, #40]	@ (800157c <RCC_Delay+0x34>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a0a      	ldr	r2, [pc, #40]	@ (8001580 <RCC_Delay+0x38>)
 8001556:	fba2 2303 	umull	r2, r3, r2, r3
 800155a:	0a5b      	lsrs	r3, r3, #9
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	fb02 f303 	mul.w	r3, r2, r3
 8001562:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001564:	bf00      	nop
  }
  while (Delay --);
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	1e5a      	subs	r2, r3, #1
 800156a:	60fa      	str	r2, [r7, #12]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d1f9      	bne.n	8001564 <RCC_Delay+0x1c>
}
 8001570:	bf00      	nop
 8001572:	bf00      	nop
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	2000000c 	.word	0x2000000c
 8001580:	10624dd3 	.word	0x10624dd3

08001584 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d101      	bne.n	8001596 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001592:	2301      	movs	r3, #1
 8001594:	e041      	b.n	800161a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800159c:	b2db      	uxtb	r3, r3
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d106      	bne.n	80015b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2200      	movs	r2, #0
 80015a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f000 f839 	bl	8001622 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2202      	movs	r2, #2
 80015b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	3304      	adds	r3, #4
 80015c0:	4619      	mov	r1, r3
 80015c2:	4610      	mov	r0, r2
 80015c4:	f000 fa44 	bl	8001a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2201      	movs	r2, #1
 80015cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2201      	movs	r2, #1
 80015d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2201      	movs	r2, #1
 80015dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2201      	movs	r2, #1
 80015e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2201      	movs	r2, #1
 80015ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2201      	movs	r2, #1
 80015f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2201      	movs	r2, #1
 80015fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2201      	movs	r2, #1
 8001604:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2201      	movs	r2, #1
 800160c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2201      	movs	r2, #1
 8001614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001618:	2300      	movs	r3, #0
}
 800161a:	4618      	mov	r0, r3
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001622:	b480      	push	{r7}
 8001624:	b083      	sub	sp, #12
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800162a:	bf00      	nop
 800162c:	370c      	adds	r7, #12
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr

08001634 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001634:	b480      	push	{r7}
 8001636:	b085      	sub	sp, #20
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001642:	b2db      	uxtb	r3, r3
 8001644:	2b01      	cmp	r3, #1
 8001646:	d001      	beq.n	800164c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001648:	2301      	movs	r3, #1
 800164a:	e03a      	b.n	80016c2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2202      	movs	r2, #2
 8001650:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	68da      	ldr	r2, [r3, #12]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f042 0201 	orr.w	r2, r2, #1
 8001662:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	4a18      	ldr	r2, [pc, #96]	@ (80016cc <HAL_TIM_Base_Start_IT+0x98>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d00e      	beq.n	800168c <HAL_TIM_Base_Start_IT+0x58>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001676:	d009      	beq.n	800168c <HAL_TIM_Base_Start_IT+0x58>
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a14      	ldr	r2, [pc, #80]	@ (80016d0 <HAL_TIM_Base_Start_IT+0x9c>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d004      	beq.n	800168c <HAL_TIM_Base_Start_IT+0x58>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a13      	ldr	r2, [pc, #76]	@ (80016d4 <HAL_TIM_Base_Start_IT+0xa0>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d111      	bne.n	80016b0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	689b      	ldr	r3, [r3, #8]
 8001692:	f003 0307 	and.w	r3, r3, #7
 8001696:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2b06      	cmp	r3, #6
 800169c:	d010      	beq.n	80016c0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f042 0201 	orr.w	r2, r2, #1
 80016ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80016ae:	e007      	b.n	80016c0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	681a      	ldr	r2, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f042 0201 	orr.w	r2, r2, #1
 80016be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80016c0:	2300      	movs	r3, #0
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3714      	adds	r7, #20
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bc80      	pop	{r7}
 80016ca:	4770      	bx	lr
 80016cc:	40012c00 	.word	0x40012c00
 80016d0:	40000400 	.word	0x40000400
 80016d4:	40000800 	.word	0x40000800

080016d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d101      	bne.n	80016ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e041      	b.n	800176e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d106      	bne.n	8001704 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f000 f839 	bl	8001776 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2202      	movs	r2, #2
 8001708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3304      	adds	r3, #4
 8001714:	4619      	mov	r1, r3
 8001716:	4610      	mov	r0, r2
 8001718:	f000 f99a 	bl	8001a50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2201      	movs	r2, #1
 8001720:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	2201      	movs	r2, #1
 8001728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	2201      	movs	r2, #1
 8001730:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2201      	movs	r2, #1
 8001738:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2201      	movs	r2, #1
 8001740:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2201      	movs	r2, #1
 8001748:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2201      	movs	r2, #1
 8001750:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2201      	movs	r2, #1
 8001758:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2201      	movs	r2, #1
 8001760:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2201      	movs	r2, #1
 8001768:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800176c:	2300      	movs	r3, #0
}
 800176e:	4618      	mov	r0, r3
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}

08001776 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001776:	b480      	push	{r7}
 8001778:	b083      	sub	sp, #12
 800177a:	af00      	add	r7, sp, #0
 800177c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800177e:	bf00      	nop
 8001780:	370c      	adds	r7, #12
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr

08001788 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d109      	bne.n	80017ac <HAL_TIM_PWM_Start+0x24>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	2b01      	cmp	r3, #1
 80017a2:	bf14      	ite	ne
 80017a4:	2301      	movne	r3, #1
 80017a6:	2300      	moveq	r3, #0
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	e022      	b.n	80017f2 <HAL_TIM_PWM_Start+0x6a>
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	2b04      	cmp	r3, #4
 80017b0:	d109      	bne.n	80017c6 <HAL_TIM_PWM_Start+0x3e>
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80017b8:	b2db      	uxtb	r3, r3
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	bf14      	ite	ne
 80017be:	2301      	movne	r3, #1
 80017c0:	2300      	moveq	r3, #0
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	e015      	b.n	80017f2 <HAL_TIM_PWM_Start+0x6a>
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	2b08      	cmp	r3, #8
 80017ca:	d109      	bne.n	80017e0 <HAL_TIM_PWM_Start+0x58>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	bf14      	ite	ne
 80017d8:	2301      	movne	r3, #1
 80017da:	2300      	moveq	r3, #0
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	e008      	b.n	80017f2 <HAL_TIM_PWM_Start+0x6a>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017e6:	b2db      	uxtb	r3, r3
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	bf14      	ite	ne
 80017ec:	2301      	movne	r3, #1
 80017ee:	2300      	moveq	r3, #0
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80017f6:	2301      	movs	r3, #1
 80017f8:	e05e      	b.n	80018b8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d104      	bne.n	800180a <HAL_TIM_PWM_Start+0x82>
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2202      	movs	r2, #2
 8001804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001808:	e013      	b.n	8001832 <HAL_TIM_PWM_Start+0xaa>
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	2b04      	cmp	r3, #4
 800180e:	d104      	bne.n	800181a <HAL_TIM_PWM_Start+0x92>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2202      	movs	r2, #2
 8001814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001818:	e00b      	b.n	8001832 <HAL_TIM_PWM_Start+0xaa>
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	2b08      	cmp	r3, #8
 800181e:	d104      	bne.n	800182a <HAL_TIM_PWM_Start+0xa2>
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2202      	movs	r2, #2
 8001824:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001828:	e003      	b.n	8001832 <HAL_TIM_PWM_Start+0xaa>
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2202      	movs	r2, #2
 800182e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	2201      	movs	r2, #1
 8001838:	6839      	ldr	r1, [r7, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f000 faf2 	bl	8001e24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a1e      	ldr	r2, [pc, #120]	@ (80018c0 <HAL_TIM_PWM_Start+0x138>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d107      	bne.n	800185a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001858:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a18      	ldr	r2, [pc, #96]	@ (80018c0 <HAL_TIM_PWM_Start+0x138>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d00e      	beq.n	8001882 <HAL_TIM_PWM_Start+0xfa>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800186c:	d009      	beq.n	8001882 <HAL_TIM_PWM_Start+0xfa>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a14      	ldr	r2, [pc, #80]	@ (80018c4 <HAL_TIM_PWM_Start+0x13c>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d004      	beq.n	8001882 <HAL_TIM_PWM_Start+0xfa>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a12      	ldr	r2, [pc, #72]	@ (80018c8 <HAL_TIM_PWM_Start+0x140>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d111      	bne.n	80018a6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	f003 0307 	and.w	r3, r3, #7
 800188c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2b06      	cmp	r3, #6
 8001892:	d010      	beq.n	80018b6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f042 0201 	orr.w	r2, r2, #1
 80018a2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80018a4:	e007      	b.n	80018b6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f042 0201 	orr.w	r2, r2, #1
 80018b4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40012c00 	.word	0x40012c00
 80018c4:	40000400 	.word	0x40000400
 80018c8:	40000800 	.word	0x40000800

080018cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018d8:	2300      	movs	r3, #0
 80018da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80018e2:	2b01      	cmp	r3, #1
 80018e4:	d101      	bne.n	80018ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80018e6:	2302      	movs	r3, #2
 80018e8:	e0ae      	b.n	8001a48 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2201      	movs	r2, #1
 80018ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2b0c      	cmp	r3, #12
 80018f6:	f200 809f 	bhi.w	8001a38 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80018fa:	a201      	add	r2, pc, #4	@ (adr r2, 8001900 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80018fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001900:	08001935 	.word	0x08001935
 8001904:	08001a39 	.word	0x08001a39
 8001908:	08001a39 	.word	0x08001a39
 800190c:	08001a39 	.word	0x08001a39
 8001910:	08001975 	.word	0x08001975
 8001914:	08001a39 	.word	0x08001a39
 8001918:	08001a39 	.word	0x08001a39
 800191c:	08001a39 	.word	0x08001a39
 8001920:	080019b7 	.word	0x080019b7
 8001924:	08001a39 	.word	0x08001a39
 8001928:	08001a39 	.word	0x08001a39
 800192c:	08001a39 	.word	0x08001a39
 8001930:	080019f7 	.word	0x080019f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	68b9      	ldr	r1, [r7, #8]
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f8ea 	bl	8001b14 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	699a      	ldr	r2, [r3, #24]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	f042 0208 	orr.w	r2, r2, #8
 800194e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	699a      	ldr	r2, [r3, #24]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f022 0204 	bic.w	r2, r2, #4
 800195e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	6999      	ldr	r1, [r3, #24]
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	691a      	ldr	r2, [r3, #16]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	430a      	orrs	r2, r1
 8001970:	619a      	str	r2, [r3, #24]
      break;
 8001972:	e064      	b.n	8001a3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68b9      	ldr	r1, [r7, #8]
 800197a:	4618      	mov	r0, r3
 800197c:	f000 f930 	bl	8001be0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	699a      	ldr	r2, [r3, #24]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800198e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	699a      	ldr	r2, [r3, #24]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800199e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6999      	ldr	r1, [r3, #24]
 80019a6:	68bb      	ldr	r3, [r7, #8]
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	021a      	lsls	r2, r3, #8
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	430a      	orrs	r2, r1
 80019b2:	619a      	str	r2, [r3, #24]
      break;
 80019b4:	e043      	b.n	8001a3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	68b9      	ldr	r1, [r7, #8]
 80019bc:	4618      	mov	r0, r3
 80019be:	f000 f979 	bl	8001cb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	69da      	ldr	r2, [r3, #28]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f042 0208 	orr.w	r2, r2, #8
 80019d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	69da      	ldr	r2, [r3, #28]
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f022 0204 	bic.w	r2, r2, #4
 80019e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	69d9      	ldr	r1, [r3, #28]
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	691a      	ldr	r2, [r3, #16]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	430a      	orrs	r2, r1
 80019f2:	61da      	str	r2, [r3, #28]
      break;
 80019f4:	e023      	b.n	8001a3e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	68b9      	ldr	r1, [r7, #8]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f000 f9c3 	bl	8001d88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	69da      	ldr	r2, [r3, #28]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	69da      	ldr	r2, [r3, #28]
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	69d9      	ldr	r1, [r3, #28]
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	691b      	ldr	r3, [r3, #16]
 8001a2c:	021a      	lsls	r2, r3, #8
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	430a      	orrs	r2, r1
 8001a34:	61da      	str	r2, [r3, #28]
      break;
 8001a36:	e002      	b.n	8001a3e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	75fb      	strb	r3, [r7, #23]
      break;
 8001a3c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	2200      	movs	r2, #0
 8001a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001a46:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3718      	adds	r7, #24
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}

08001a50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4a29      	ldr	r2, [pc, #164]	@ (8001b08 <TIM_Base_SetConfig+0xb8>)
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d00b      	beq.n	8001a80 <TIM_Base_SetConfig+0x30>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a6e:	d007      	beq.n	8001a80 <TIM_Base_SetConfig+0x30>
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	4a26      	ldr	r2, [pc, #152]	@ (8001b0c <TIM_Base_SetConfig+0xbc>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d003      	beq.n	8001a80 <TIM_Base_SetConfig+0x30>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	4a25      	ldr	r2, [pc, #148]	@ (8001b10 <TIM_Base_SetConfig+0xc0>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d108      	bne.n	8001a92 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a86:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	68fa      	ldr	r2, [r7, #12]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	4a1c      	ldr	r2, [pc, #112]	@ (8001b08 <TIM_Base_SetConfig+0xb8>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d00b      	beq.n	8001ab2 <TIM_Base_SetConfig+0x62>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001aa0:	d007      	beq.n	8001ab2 <TIM_Base_SetConfig+0x62>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	4a19      	ldr	r2, [pc, #100]	@ (8001b0c <TIM_Base_SetConfig+0xbc>)
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d003      	beq.n	8001ab2 <TIM_Base_SetConfig+0x62>
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4a18      	ldr	r2, [pc, #96]	@ (8001b10 <TIM_Base_SetConfig+0xc0>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d108      	bne.n	8001ac4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ab8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001aca:	683b      	ldr	r3, [r7, #0]
 8001acc:	695b      	ldr	r3, [r3, #20]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	68fa      	ldr	r2, [r7, #12]
 8001ad6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	689a      	ldr	r2, [r3, #8]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	4a07      	ldr	r2, [pc, #28]	@ (8001b08 <TIM_Base_SetConfig+0xb8>)
 8001aec:	4293      	cmp	r3, r2
 8001aee:	d103      	bne.n	8001af8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	691a      	ldr	r2, [r3, #16]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	2201      	movs	r2, #1
 8001afc:	615a      	str	r2, [r3, #20]
}
 8001afe:	bf00      	nop
 8001b00:	3714      	adds	r7, #20
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr
 8001b08:	40012c00 	.word	0x40012c00
 8001b0c:	40000400 	.word	0x40000400
 8001b10:	40000800 	.word	0x40000800

08001b14 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b087      	sub	sp, #28
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6a1b      	ldr	r3, [r3, #32]
 8001b22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a1b      	ldr	r3, [r3, #32]
 8001b28:	f023 0201 	bic.w	r2, r3, #1
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f023 0303 	bic.w	r3, r3, #3
 8001b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	68fa      	ldr	r2, [r7, #12]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	f023 0302 	bic.w	r3, r3, #2
 8001b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	697a      	ldr	r2, [r7, #20]
 8001b64:	4313      	orrs	r3, r2
 8001b66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bdc <TIM_OC1_SetConfig+0xc8>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d10c      	bne.n	8001b8a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	f023 0308 	bic.w	r3, r3, #8
 8001b76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	697a      	ldr	r2, [r7, #20]
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	f023 0304 	bic.w	r3, r3, #4
 8001b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a13      	ldr	r2, [pc, #76]	@ (8001bdc <TIM_OC1_SetConfig+0xc8>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d111      	bne.n	8001bb6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001b98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	695b      	ldr	r3, [r3, #20]
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	693a      	ldr	r2, [r7, #16]
 8001bba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	685a      	ldr	r2, [r3, #4]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	697a      	ldr	r2, [r7, #20]
 8001bce:	621a      	str	r2, [r3, #32]
}
 8001bd0:	bf00      	nop
 8001bd2:	371c      	adds	r7, #28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40012c00 	.word	0x40012c00

08001be0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b087      	sub	sp, #28
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
 8001be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	f023 0210 	bic.w	r2, r3, #16
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	699b      	ldr	r3, [r3, #24]
 8001c06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001c0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	021b      	lsls	r3, r3, #8
 8001c1e:	68fa      	ldr	r2, [r7, #12]
 8001c20:	4313      	orrs	r3, r2
 8001c22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	f023 0320 	bic.w	r3, r3, #32
 8001c2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	697a      	ldr	r2, [r7, #20]
 8001c34:	4313      	orrs	r3, r2
 8001c36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	4a1d      	ldr	r2, [pc, #116]	@ (8001cb0 <TIM_OC2_SetConfig+0xd0>)
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d10d      	bne.n	8001c5c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001c46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	68db      	ldr	r3, [r3, #12]
 8001c4c:	011b      	lsls	r3, r3, #4
 8001c4e:	697a      	ldr	r2, [r7, #20]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001c5a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a14      	ldr	r2, [pc, #80]	@ (8001cb0 <TIM_OC2_SetConfig+0xd0>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d113      	bne.n	8001c8c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001c6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001c72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	695b      	ldr	r3, [r3, #20]
 8001c78:	009b      	lsls	r3, r3, #2
 8001c7a:	693a      	ldr	r2, [r7, #16]
 8001c7c:	4313      	orrs	r3, r2
 8001c7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	68fa      	ldr	r2, [r7, #12]
 8001c96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	697a      	ldr	r2, [r7, #20]
 8001ca4:	621a      	str	r2, [r3, #32]
}
 8001ca6:	bf00      	nop
 8001ca8:	371c      	adds	r7, #28
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bc80      	pop	{r7}
 8001cae:	4770      	bx	lr
 8001cb0:	40012c00 	.word	0x40012c00

08001cb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b087      	sub	sp, #28
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
 8001cc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a1b      	ldr	r3, [r3, #32]
 8001cc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	69db      	ldr	r3, [r3, #28]
 8001cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f023 0303 	bic.w	r3, r3, #3
 8001cea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001cf6:	697b      	ldr	r3, [r7, #20]
 8001cf8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001cfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001cfe:	683b      	ldr	r3, [r7, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	021b      	lsls	r3, r3, #8
 8001d04:	697a      	ldr	r2, [r7, #20]
 8001d06:	4313      	orrs	r3, r2
 8001d08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a1d      	ldr	r2, [pc, #116]	@ (8001d84 <TIM_OC3_SetConfig+0xd0>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d10d      	bne.n	8001d2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001d18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	021b      	lsls	r3, r3, #8
 8001d20:	697a      	ldr	r2, [r7, #20]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001d2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a14      	ldr	r2, [pc, #80]	@ (8001d84 <TIM_OC3_SetConfig+0xd0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d113      	bne.n	8001d5e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001d36:	693b      	ldr	r3, [r7, #16]
 8001d38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001d3e:	693b      	ldr	r3, [r7, #16]
 8001d40:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001d44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	011b      	lsls	r3, r3, #4
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	699b      	ldr	r3, [r3, #24]
 8001d56:	011b      	lsls	r3, r3, #4
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	68fa      	ldr	r2, [r7, #12]
 8001d68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	621a      	str	r2, [r3, #32]
}
 8001d78:	bf00      	nop
 8001d7a:	371c      	adds	r7, #28
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bc80      	pop	{r7}
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	40012c00 	.word	0x40012c00

08001d88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b087      	sub	sp, #28
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a1b      	ldr	r3, [r3, #32]
 8001d96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a1b      	ldr	r3, [r3, #32]
 8001d9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001db6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001dbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	021b      	lsls	r3, r3, #8
 8001dc6:	68fa      	ldr	r2, [r7, #12]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001dd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	031b      	lsls	r3, r3, #12
 8001dda:	693a      	ldr	r2, [r7, #16]
 8001ddc:	4313      	orrs	r3, r2
 8001dde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4a0f      	ldr	r2, [pc, #60]	@ (8001e20 <TIM_OC4_SetConfig+0x98>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d109      	bne.n	8001dfc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001dee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	695b      	ldr	r3, [r3, #20]
 8001df4:	019b      	lsls	r3, r3, #6
 8001df6:	697a      	ldr	r2, [r7, #20]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	697a      	ldr	r2, [r7, #20]
 8001e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68fa      	ldr	r2, [r7, #12]
 8001e06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	621a      	str	r2, [r3, #32]
}
 8001e16:	bf00      	nop
 8001e18:	371c      	adds	r7, #28
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bc80      	pop	{r7}
 8001e1e:	4770      	bx	lr
 8001e20:	40012c00 	.word	0x40012c00

08001e24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b087      	sub	sp, #28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001e30:	68bb      	ldr	r3, [r7, #8]
 8001e32:	f003 031f 	and.w	r3, r3, #31
 8001e36:	2201      	movs	r2, #1
 8001e38:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6a1a      	ldr	r2, [r3, #32]
 8001e42:	697b      	ldr	r3, [r7, #20]
 8001e44:	43db      	mvns	r3, r3
 8001e46:	401a      	ands	r2, r3
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	6a1a      	ldr	r2, [r3, #32]
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f003 031f 	and.w	r3, r3, #31
 8001e56:	6879      	ldr	r1, [r7, #4]
 8001e58:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	621a      	str	r2, [r3, #32]
}
 8001e62:	bf00      	nop
 8001e64:	371c      	adds	r7, #28
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bc80      	pop	{r7}
 8001e6a:	4770      	bx	lr

08001e6c <memset>:
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	4402      	add	r2, r0
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d100      	bne.n	8001e76 <memset+0xa>
 8001e74:	4770      	bx	lr
 8001e76:	f803 1b01 	strb.w	r1, [r3], #1
 8001e7a:	e7f9      	b.n	8001e70 <memset+0x4>

08001e7c <__libc_init_array>:
 8001e7c:	b570      	push	{r4, r5, r6, lr}
 8001e7e:	2600      	movs	r6, #0
 8001e80:	4d0c      	ldr	r5, [pc, #48]	@ (8001eb4 <__libc_init_array+0x38>)
 8001e82:	4c0d      	ldr	r4, [pc, #52]	@ (8001eb8 <__libc_init_array+0x3c>)
 8001e84:	1b64      	subs	r4, r4, r5
 8001e86:	10a4      	asrs	r4, r4, #2
 8001e88:	42a6      	cmp	r6, r4
 8001e8a:	d109      	bne.n	8001ea0 <__libc_init_array+0x24>
 8001e8c:	f000 f81a 	bl	8001ec4 <_init>
 8001e90:	2600      	movs	r6, #0
 8001e92:	4d0a      	ldr	r5, [pc, #40]	@ (8001ebc <__libc_init_array+0x40>)
 8001e94:	4c0a      	ldr	r4, [pc, #40]	@ (8001ec0 <__libc_init_array+0x44>)
 8001e96:	1b64      	subs	r4, r4, r5
 8001e98:	10a4      	asrs	r4, r4, #2
 8001e9a:	42a6      	cmp	r6, r4
 8001e9c:	d105      	bne.n	8001eaa <__libc_init_array+0x2e>
 8001e9e:	bd70      	pop	{r4, r5, r6, pc}
 8001ea0:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ea4:	4798      	blx	r3
 8001ea6:	3601      	adds	r6, #1
 8001ea8:	e7ee      	b.n	8001e88 <__libc_init_array+0xc>
 8001eaa:	f855 3b04 	ldr.w	r3, [r5], #4
 8001eae:	4798      	blx	r3
 8001eb0:	3601      	adds	r6, #1
 8001eb2:	e7f2      	b.n	8001e9a <__libc_init_array+0x1e>
 8001eb4:	0800d090 	.word	0x0800d090
 8001eb8:	0800d090 	.word	0x0800d090
 8001ebc:	0800d090 	.word	0x0800d090
 8001ec0:	0800d094 	.word	0x0800d094

08001ec4 <_init>:
 8001ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ec6:	bf00      	nop
 8001ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eca:	bc08      	pop	{r3}
 8001ecc:	469e      	mov	lr, r3
 8001ece:	4770      	bx	lr

08001ed0 <_fini>:
 8001ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ed2:	bf00      	nop
 8001ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ed6:	bc08      	pop	{r3}
 8001ed8:	469e      	mov	lr, r3
 8001eda:	4770      	bx	lr
