Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Mar 28 22:52:04 2025
| Host         : DESKTOP-R9-7945HX running 64-bit major release  (build 9200)
| Command      : report_methodology -file MY_IP_methodology_drc_routed.rpt -pb MY_IP_methodology_drc_routed.pb -rpx MY_IP_methodology_drc_routed.rpx
| Design       : MY_IP
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 184
+-----------+----------+---------------------------------------------+------------+
| Rule      | Severity | Description                                 | Violations |
+-----------+----------+---------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                | 5          |
| TIMING-18 | Warning  | Missing input or output delay               | 177        |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects | 2          |
+-----------+----------+---------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[0] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[10] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[11] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[12] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[13] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[14] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[15] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[16] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[17] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[18] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[19] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[1] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[20] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[21] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[22] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[23] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[24] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[25] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[26] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[27] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[28] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[29] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[2] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[30] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[31] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[32] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[33] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[34] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[35] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[36] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[37] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[38] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[39] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[3] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[4] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[5] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[6] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[7] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[8] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARADDR[9] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARBURST[0] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARBURST[1] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARESETN relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARLEN[0] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARLEN[1] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARLEN[2] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARLEN[3] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARLEN[4] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARLEN[5] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARLEN[6] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARLEN[7] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on S_AXI_ARVALID relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[0] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[10] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[11] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[12] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[13] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[14] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[15] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[16] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[17] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[18] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[19] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[1] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[20] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[21] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[22] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[23] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[24] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[25] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[26] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[27] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[28] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[29] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[2] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[30] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[31] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[32] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[33] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[34] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[35] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[36] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[37] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[38] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[39] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[3] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[4] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[5] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[6] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[7] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[8] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWADDR[9] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWBURST[0] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWBURST[1] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWLEN[0] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWLEN[1] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWLEN[2] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWLEN[3] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWLEN[4] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWLEN[5] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWLEN[6] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWLEN[7] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on S_AXI_AWVALID relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on S_AXI_BREADY relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on S_AXI_RREADY relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[0] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[10] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[11] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[12] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[13] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[14] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[15] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[16] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[17] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[18] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[19] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[1] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[20] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[21] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[22] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[23] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[24] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[25] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[26] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[27] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[28] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[29] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[2] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[30] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[31] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[3] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[4] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[5] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[6] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[7] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#136 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[8] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#137 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WDATA[9] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#138 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WLAST relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#139 Warning
Missing input or output delay  
An input delay is missing on S_AXI_WVALID relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#140 Warning
Missing input or output delay  
An output delay is missing on S_AXI_ARREADY relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#141 Warning
Missing input or output delay  
An output delay is missing on S_AXI_AWREADY relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#142 Warning
Missing input or output delay  
An output delay is missing on S_AXI_BVALID relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#143 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[0] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#144 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[10] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#145 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[11] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#146 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[12] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#147 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[13] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#148 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[14] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#149 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[15] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#150 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[16] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#151 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[17] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#152 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[18] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#153 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[19] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#154 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[1] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#155 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[20] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#156 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[21] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#157 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[22] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#158 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[23] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#159 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[24] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#160 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[25] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#161 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[26] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#162 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[27] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#163 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[28] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#164 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[29] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#165 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[2] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#166 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[30] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#167 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[31] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#168 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[3] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#169 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[4] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#170 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[5] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#171 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[6] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#172 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[7] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#173 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[8] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#174 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RDATA[9] relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#175 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RLAST relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#176 Warning
Missing input or output delay  
An output delay is missing on S_AXI_RVALID relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

TIMING-18#177 Warning
Missing input or output delay  
An output delay is missing on S_AXI_WREADY relative to the rising and/or falling clock edge(s) of S_AXI_ACLK.
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-from : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/allx_typeA_match_detection.ltlib_v1_0_2_allx_typeA_inst/DUT/u_srl_drive/CLK}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '48' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hierarchical -filter {NAME =~ *ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[*].U_TC/yes_output_reg.dout_reg_reg/D}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '48' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/ila_v6_2/constraints/ila.xdc (Line: 72)
Related violations: <none>


