# Reading F:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:02 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 09:59:03 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:03 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 09:59:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:03 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 09:59:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:03 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 09:59:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:03 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 09:59:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:03 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 09:59:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:03 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 09:59:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:03 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 09:59:04 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:04 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 09:59:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:04 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 09:59:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:04 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 09:59:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:04 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 09:59:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_testbench -Lf altera_mf_ver 
# Start time: 09:59:05 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./map_RAM_testbench.sv(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_testbench/m File: ./map_RAM.v
# ** Error: Cannot open macro file: map_RAM_wave.do
# Error in macro ./runlab.do line 28
# Cannot open macro file: map_RAM_wave.do
#     while executing
# "do map_RAM_wave.do"
add wave -position end  sim:/map_RAM_testbench/clock
add wave -position end  sim:/map_RAM_testbench/wren
add wave -position end  sim:/map_RAM_testbench/wrdata
add wave -position end  sim:/map_RAM_testbench/wraddr
add wave -position end  sim:/map_RAM_testbench/redata
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/map_RAM_wave.do}

do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:49 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 09:59:49 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:49 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 09:59:49 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:49 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 09:59:50 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:50 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 09:59:50 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:50 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 09:59:50 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:50 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 09:59:50 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:50 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 09:59:50 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:50 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 09:59:50 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:50 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 09:59:50 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:50 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 09:59:50 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:50 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 09:59:50 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:59:51 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 09:59:51 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 09:59:52 on Jun 02,2020, Elapsed time: 0:00:47
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_testbench -Lf altera_mf_ver 
# Start time: 09:59:52 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) ./map_RAM_testbench.sv(8): [PCDPC] - Port size (1) does not match connection size (32) for port 'wren_a'. The port definition is at: ./map_RAM.v(46).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_testbench/m File: ./map_RAM.v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../map.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_testbench/m/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../map.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../map.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_testbench/m/altsyncram_component/m_default/altsyncram_inst
# ** Note: $stop    : ./map_RAM_testbench.sv(27)
#    Time: 950 ps  Iteration: 1  Instance: /map_RAM_testbench
# Break in Module map_RAM_testbench at ./map_RAM_testbench.sv line 27
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:20 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 10:14:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:20 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 10:14:21 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:21 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 10:14:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:21 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 10:14:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:21 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 10:14:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:21 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 10:14:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:21 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 10:14:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:21 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 10:14:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:21 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 10:14:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:21 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 10:14:22 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:22 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 10:14:22 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:14:22 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 10:14:22 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:14:23 on Jun 02,2020, Elapsed time: 0:14:31
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 10:14:23 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(122): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(118): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(113): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(108): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(103): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(98): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(93): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(89): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(88): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(83): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../map.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench/m/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../map.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../map.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench/m/altsyncram_component/m_default/altsyncram_inst
# ** Error: Assertion error.
#    Time: 250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Error: Assertion error.
#    Time: 650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Error: Assertion error.
#    Time: 1050 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Error: Assertion error.
#    Time: 3050 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Note: $stop    : ./map_RAM_writer.sv(123)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 123
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:11 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 10:22:11 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:11 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 10:22:11 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:11 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 10:22:11 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:11 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 10:22:11 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:11 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 10:22:11 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:11 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 10:22:11 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 10:22:12 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 10:22:12 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 10:22:12 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 10:22:12 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 10:22:12 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:22:12 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 10:22:12 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:22:13 on Jun 02,2020, Elapsed time: 0:07:50
# Errors: 4, Warnings: 16
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 10:22:13 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(122): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(118): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(113): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(108): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(103): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(98): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(93): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(89): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(88): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(83): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(73).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "../map.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench/m/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ../map.mif.
# ** Warning: (vsim-7) Failed to open readmem file "../map.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench/m/altsyncram_component/m_default/altsyncram_inst
# ** Error: Assertion error.
#    Time: 250 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Error: Assertion error.
#    Time: 650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Error: Assertion error.
#    Time: 1050 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Error: Assertion error.
#    Time: 3050 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Note: $stop    : ./map_RAM_writer.sv(123)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 123
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:38 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 10:27:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:38 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 10:27:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:38 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 10:27:39 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:39 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 10:27:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:39 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 10:27:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:39 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 10:27:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:39 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 10:27:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:39 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 10:27:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:39 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 10:27:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:39 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 10:27:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:40 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 10:27:40 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:27:40 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 10:27:40 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:27:41 on Jun 02,2020, Elapsed time: 0:05:28
# Errors: 4, Warnings: 16
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 10:27:41 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(123): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(119): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(114): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(110): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(105): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(100): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(95): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(90): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(89): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(84): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(74).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Assertion error.
#    Time: 650 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Error: Assertion error.
#    Time: 1050 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Error: Assertion error.
#    Time: 3050 ps  Scope: map_RAM_writer_testbench.dut File: ./map_RAM_writer.sv Line: 29
# ** Note: $stop    : ./map_RAM_writer.sv(124)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 124
# A time value could not be extracted from the current line
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:01 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:03:01 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:01 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:03:01 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:01 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:03:01 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:01 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:03:01 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:01 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:03:01 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:01 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:03:02 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:02 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:03:02 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:02 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:03:02 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:02 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:03:02 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:02 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:03:02 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:02 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# ** Error: ./map_RAM_writer.sv(27): (vlog-2730) Undefined variable: 'remove_hold'.
# ** Error: (vlog-13069) ./map_RAM_writer.sv(37): near "end": syntax error, unexpected end, expecting ';'.
# -- Compiling module map_RAM_writer_testbench
# End time: 11:03:02 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./map_RAM_writer.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:29 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:03:29 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:29 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:03:29 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:29 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:03:29 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:29 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:03:29 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:29 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:03:29 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:29 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:03:30 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:30 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:03:30 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:30 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:03:30 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:30 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:03:30 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:30 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:03:30 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:30 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:03:30 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:30 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:03:30 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:03:31 on Jun 02,2020, Elapsed time: 0:35:50
# Errors: 8, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 11:03:31 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(128): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(124): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(119): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(115): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(114): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(110): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(105): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(100): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(95): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(89): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./map_RAM_writer.sv(129)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 129
add wave -position end  sim:/map_RAM_writer_testbench/dut/curr_pacman
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/map_RAM_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:20 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:04:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:20 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:04:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:20 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:04:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:20 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:04:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:20 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:04:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:20 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:04:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:20 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:04:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:20 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:04:21 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:21 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:04:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:21 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:04:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:21 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:04:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:21 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:04:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:04:22 on Jun 02,2020, Elapsed time: 0:00:51
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 11:04:22 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(128): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(124): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(119): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(115): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(114): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(110): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(105): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(100): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(95): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(89): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./map_RAM_writer.sv(129)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 129
add wave -position end  sim:/map_RAM_writer_testbench/dut/curr_pacman
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/map_RAM_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:57 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:04:57 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:57 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:04:57 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:57 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:04:57 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:57 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:04:57 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:57 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:04:57 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:57 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:04:58 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:58 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:04:58 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:58 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:04:58 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:58 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:04:58 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:58 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:04:58 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:58 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:04:58 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:04:58 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:04:58 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:04:59 on Jun 02,2020, Elapsed time: 0:00:37
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 11:04:59 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(128): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(124): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(119): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(115): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(114): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(110): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(105): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(100): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(95): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(89): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./map_RAM_writer.sv(129)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 129
add wave -position end  sim:/map_RAM_writer_testbench/dut/curr_pacman
restart -f
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(128): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(124): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(119): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(115): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(114): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(110): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(105): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(100): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(95): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(89): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
run -all
# ** Note: $stop    : ./map_RAM_writer.sv(129)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 129
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/map_RAM_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/map_RAM_writer_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:32 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:06:32 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:32 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:06:33 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:33 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:06:33 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:33 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:06:33 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:33 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:06:33 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:33 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:06:33 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:33 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:06:33 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:33 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:06:33 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:33 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:06:34 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:34 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:06:34 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:34 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:06:34 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:06:34 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:06:34 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:06:35 on Jun 02,2020, Elapsed time: 0:01:36
# Errors: 0, Warnings: 28
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 11:06:35 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(128): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(124): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(119): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(115): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(114): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(110): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(105): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(100): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(95): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(89): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./map_RAM_writer.sv(129)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 129
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:14 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:07:14 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:14 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:07:14 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:14 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:07:14 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:14 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:07:14 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:15 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:07:15 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:15 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:07:15 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:15 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:07:15 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:15 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:07:15 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:15 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:07:15 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:15 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:07:15 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:15 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:07:15 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:07:15 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:07:16 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 11:07:17 on Jun 02,2020, Elapsed time: 0:00:42
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 11:07:17 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(128): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(124): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(119): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(115): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(114): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(110): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(105): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(100): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(95): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(89): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(79).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./map_RAM_writer.sv(129)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 129
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:44 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:08:44 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:44 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:08:44 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:44 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:08:44 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:44 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:08:44 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:44 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:08:44 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:44 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:08:45 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:45 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:08:45 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:45 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:08:45 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:45 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:08:45 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:45 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:08:45 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:45 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:08:45 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:45 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:08:45 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:08:46 on Jun 02,2020, Elapsed time: 0:01:29
# Errors: 0, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 11:08:46 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(129): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(125): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(120): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(116): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(115): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(111): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(110): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(106): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(105): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(101): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(100): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(96): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(95): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(90): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(80).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./map_RAM_writer.sv(130)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 130
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:03 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:17:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:03 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:17:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:03 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:17:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:03 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:17:03 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:03 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:17:04 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:04 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:17:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:04 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:17:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:04 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:17:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:04 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:17:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:04 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:17:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:04 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# ** Error: ./map_RAM_writer.sv(29): (vlog-2730) Undefined variable: 'put_hold'.
# -- Compiling module map_RAM_writer_testbench
# End time: 11:17:04 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./map_RAM_writer.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 11:17:28 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 11:17:28 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 11:17:28 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 11:17:28 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 11:17:28 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 11:17:28 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 11:17:28 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:28 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 11:17:29 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 11:17:29 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 11:17:29 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 11:17:29 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:29 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 11:17:29 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:17:30 on Jun 02,2020, Elapsed time: 0:08:44
# Errors: 4, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work map_RAM_writer_testbench -Lf altera_mf_ver 
# Start time: 11:17:30 on Jun 02,2020
# Loading sv_std.std
# Loading work.map_RAM_writer_testbench
# Loading work.map_RAM
# Loading altera_mf_ver.altsyncram
# Loading work.pacman_loc_ctrl
# Loading work.map_RAM_writer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(127): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(123): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(118): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(114): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(113): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(109): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(108): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(104): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(103): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(99): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(98): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(94): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(93): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# ** Warning: (vsim-3839) ./map_RAM_writer.sv(88): Variable '/map_RAM_writer_testbench/done', driven via a port connection, is multiply driven. See ./map_RAM_writer.sv(78).
#    Time: 0 ps  Iteration: 0  Instance: /map_RAM_writer_testbench File: ./map_RAM_writer.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./map_RAM_writer.sv(128)
#    Time: 4050 ps  Iteration: 1  Instance: /map_RAM_writer_testbench
# Break in Module map_RAM_writer_testbench at ./map_RAM_writer.sv line 128
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:38 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 18:43:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:38 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 18:43:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:38 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 18:43:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:38 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 18:43:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:38 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 18:43:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:38 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 18:43:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:38 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 18:43:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:38 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 18:43:39 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 18:43:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 18:43:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 18:43:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 18:43:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on Jun 02,2020
# vlog -reportprogress 300 ./counter.sv 
# ** Error: (vlog-13069) ./counter.sv(2): near "#": syntax error, unexpected '#'.
# End time: 18:43:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 19
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 18:45:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 18:45:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 18:45:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 18:45:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 18:45:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 18:45:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 18:45:20 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 18:45:21 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 18:45:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 18:45:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 18:45:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 18:45:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on Jun 02,2020
# vlog -reportprogress 300 ./counter.sv 
# ** Error: (vlog-13069) ./counter.sv(2): near "#": syntax error, unexpected '#'.
# End time: 18:45:21 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 19
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:12 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 18:47:12 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:12 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 18:47:12 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:13 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 18:47:13 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:13 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 18:47:13 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:13 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 18:47:13 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:13 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 18:47:13 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:13 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 18:47:13 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:13 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 18:47:13 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:13 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 18:47:13 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:13 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 18:47:13 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:13 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 18:47:14 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:14 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 18:47:14 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:14 on Jun 02,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# ** Error: (vlog-13069) ./counter.sv(14): near "end": syntax error, unexpected end, expecting ';'.
# ** Error: ./counter.sv(24): Illegal declaration after the statement near line '12'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: ./counter.sv(27): Illegal declaration after the statement near line '24'.  Declarations must precede statements.  Look for stray semicolons.
# ** Error: (vlog-13069) ./counter.sv(32): near "initial": syntax error, unexpected initial.
# End time: 18:47:14 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 19
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:15 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 18:49:16 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:16 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 18:49:16 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:16 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 18:49:16 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:17 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 18:49:17 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:17 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 18:49:17 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:17 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 18:49:17 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:17 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 18:49:18 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:18 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 18:49:18 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:18 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 18:49:18 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:18 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 18:49:18 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:19 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 18:49:19 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:19 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 18:49:19 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:19 on Jun 02,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# ** Error: ./counter.sv(21): (vlog-2730) Undefined variable: 'size'.
# End time: 18:49:19 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 19
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:34 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 18:50:35 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:35 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 18:50:35 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:35 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 18:50:35 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:35 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 18:50:35 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:36 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 18:50:36 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:36 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 18:50:36 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:36 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 18:50:37 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:37 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 18:50:37 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:37 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 18:50:38 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:38 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 18:50:38 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:39 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 18:50:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:39 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 18:50:40 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:50:40 on Jun 02,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# ** Error: ./counter.sv(22): (vlog-2730) Undefined variable: 'size'.
# ** Error: ./counter.sv(24): 'size' already declared in this scope.
# End time: 18:50:40 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 19
# F:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./counter.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:36 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 18:51:37 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:37 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 18:51:37 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:37 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 18:51:37 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:37 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 18:51:38 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:38 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 18:51:39 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:39 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 18:51:39 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:40 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 18:51:40 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:40 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 18:51:40 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:41 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 18:51:41 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:41 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 18:51:42 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:42 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 18:51:42 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:42 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 18:51:43 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:51:43 on Jun 02,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 18:51:43 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:51:44 on Jun 02,2020, Elapsed time: 7:34:14
# Errors: 24, Warnings: 14
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench -Lf altera_mf_ver 
# Start time: 18:51:45 on Jun 02,2020
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Error: Cannot open macro file: counter_wave.do
# Error in macro ./runlab.do line 29
# Cannot open macro file: counter_wave.do
#     while executing
# "do counter_wave.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:25 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 18:58:25 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:25 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 18:58:25 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 18:58:26 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 18:58:26 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 18:58:26 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 18:58:26 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 18:58:26 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 18:58:26 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 18:58:26 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 18:58:26 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:26 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 18:58:27 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:27 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 18:58:27 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:27 on Jun 02,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 18:58:27 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:58:28 on Jun 02,2020, Elapsed time: 0:06:43
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench -Lf altera_mf_ver 
# Start time: 18:58:28 on Jun 02,2020
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# ** Error: Cannot open macro file: counter_wave.do
# Error in macro ./runlab.do line 29
# Cannot open macro file: counter_wave.do
#     while executing
# "do counter_wave.do"
add wave -position end  sim:/counter_testbench/CLOCK_50
add wave -position end  sim:/counter_testbench/reset
add wave -position end  sim:/counter_testbench/count
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {F:/EE 371/pacman/counter_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:54 on Jun 02,2020
# vlog -reportprogress 300 ./VGA_Ctrl.sv 
# -- Compiling module VGA_Ctrl
# -- Compiling module VGA_Ctrl_testbench
# 
# Top level modules:
# 	VGA_Ctrl_testbench
# End time: 18:58:54 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:54 on Jun 02,2020
# vlog -reportprogress 300 ./wall_ROM.v 
# -- Compiling module wall_ROM
# 
# Top level modules:
# 	wall_ROM
# End time: 18:58:55 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:55 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_ROM.v 
# -- Compiling module pacman_ROM
# 
# Top level modules:
# 	pacman_ROM
# End time: 18:58:55 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:55 on Jun 02,2020
# vlog -reportprogress 300 ./dot_ROM.v 
# -- Compiling module dot_ROM
# 
# Top level modules:
# 	dot_ROM
# End time: 18:58:55 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:55 on Jun 02,2020
# vlog -reportprogress 300 ./pill_ROM.v 
# -- Compiling module pill_ROM
# 
# Top level modules:
# 	pill_ROM
# End time: 18:58:55 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:55 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_r_ROM.v 
# -- Compiling module ghost_R_ROM
# 
# Top level modules:
# 	ghost_R_ROM
# End time: 18:58:55 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:55 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_g_ROM.v 
# -- Compiling module ghost_G_ROM
# 
# Top level modules:
# 	ghost_G_ROM
# End time: 18:58:56 on Jun 02,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:56 on Jun 02,2020
# vlog -reportprogress 300 ./ghost_b_ROM.v 
# -- Compiling module ghost_B_ROM
# 
# Top level modules:
# 	ghost_B_ROM
# End time: 18:58:56 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:56 on Jun 02,2020
# vlog -reportprogress 300 ./pacman_loc_ctrl.sv 
# -- Compiling module pacman_loc_ctrl
# -- Compiling module pacman_loc_ctrl_testbench
# 
# Top level modules:
# 	pacman_loc_ctrl_testbench
# End time: 18:58:56 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:56 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM.v 
# -- Compiling module map_RAM
# 
# Top level modules:
# 	map_RAM
# End time: 18:58:56 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:56 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_writer.sv 
# -- Compiling module map_RAM_writer
# -- Compiling module map_RAM_writer_testbench
# 
# Top level modules:
# 	map_RAM_writer_testbench
# End time: 18:58:56 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:56 on Jun 02,2020
# vlog -reportprogress 300 ./map_RAM_testbench.sv 
# -- Compiling module map_RAM_testbench
# 
# Top level modules:
# 	map_RAM_testbench
# End time: 18:58:56 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:58:56 on Jun 02,2020
# vlog -reportprogress 300 ./counter.sv 
# -- Compiling module counter
# -- Compiling module counter_testbench
# 
# Top level modules:
# 	counter_testbench
# End time: 18:58:56 on Jun 02,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:58:57 on Jun 02,2020, Elapsed time: 0:00:29
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work counter_testbench -Lf altera_mf_ver 
# Start time: 18:58:58 on Jun 02,2020
# Loading sv_std.std
# Loading work.counter_testbench
# Loading work.counter
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./counter.sv(55)
#    Time: 1850 ps  Iteration: 1  Instance: /counter_testbench
# Break in Module counter_testbench at ./counter.sv line 55
