#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000105b9f0 .scope module, "test" "test" 2 61;
 .timescale 0 0;
v00000000001766e0_0 .net "adds", 5 0, v000000000105bd10_0;  1 drivers
v00000000010c2ad0_0 .var "clk", 0 0;
v00000000010c2e90 .array "dividends", 9 0, 31 0;
v00000000010c2530 .array "divisors", 9 0, 31 0;
v00000000010c2df0_0 .net "done", 0 0, v0000000001051770_0;  1 drivers
v00000000010c25d0_0 .var "dvd", 31 0;
v00000000010c2f30_0 .var "dvs", 31 0;
v00000000010c32f0_0 .var "inp", 0 0;
v00000000010c3390_0 .var "ldivdnd", 4 0;
v00000000010c2710_0 .var "ldivsr", 4 0;
v00000000010c31b0 .array "ldvds", 9 0, 4 0;
v00000000010c2fd0 .array "ldvs", 9 0, 4 0;
v00000000010c2490_0 .var "ptr", 3 0;
v00000000010c2670_0 .net "quo", 31 0, v0000000000176500_0;  1 drivers
v00000000010c3070_0 .net "rem", 31 0, v00000000001765a0_0;  1 drivers
v00000000010c3110_0 .net "subs", 5 0, v0000000000176640_0;  1 drivers
E_000000000104cf80 .event negedge, v000000000105bdb0_0;
S_000000000105bb80 .scope module, "uut" "nonrestdiv" 2 82, 2 1 0, S_000000000105b9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "inp";
    .port_info 2 /INPUT 32 "dvd";
    .port_info 3 /INPUT 32 "dvs";
    .port_info 4 /INPUT 5 "ldivdnd";
    .port_info 5 /INPUT 5 "ldivsr";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 6 "adds";
    .port_info 8 /OUTPUT 6 "subs";
    .port_info 9 /OUTPUT 32 "quo";
    .port_info 10 /OUTPUT 32 "rem";
v000000000105bd10_0 .var "adds", 5 0;
v000000000105bdb0_0 .net "clk", 0 0, v00000000010c2ad0_0;  1 drivers
v0000000001054560_0 .var "dividend", 31 0;
v0000000001054600_0 .var "divisor", 31 0;
v0000000001051770_0 .var "done", 0 0;
v0000000001051810_0 .net "dvd", 31 0, v00000000010c25d0_0;  1 drivers
v00000000010518b0_0 .net "dvs", 31 0, v00000000010c2f30_0;  1 drivers
v0000000001051950_0 .net "inp", 0 0, v00000000010c32f0_0;  1 drivers
v0000000000176320_0 .var "itrs", 5 0;
v00000000001763c0_0 .net "ldivdnd", 4 0, v00000000010c3390_0;  1 drivers
v0000000000176460_0 .net "ldivsr", 4 0, v00000000010c2710_0;  1 drivers
v0000000000176500_0 .var "quo", 31 0;
v00000000001765a0_0 .var "rem", 31 0;
v0000000000176640_0 .var "subs", 5 0;
E_000000000104cec0 .event posedge, v000000000105bdb0_0;
    .scope S_000000000105bb80;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001051770_0, 0;
    %end;
    .thread T_0;
    .scope S_000000000105bb80;
T_1 ;
    %wait E_000000000104cec0;
    %load/vec4 v0000000001051950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000000001051810_0;
    %assign/vec4 v0000000001054560_0, 0;
    %load/vec4 v00000000010518b0_0;
    %load/vec4 v00000000001763c0_0;
    %load/vec4 v0000000000176460_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0000000001054600_0, 0;
    %load/vec4 v00000000001763c0_0;
    %pad/u 6;
    %load/vec4 v0000000000176460_0;
    %pad/u 6;
    %sub;
    %addi 1, 0, 6;
    %assign/vec4 v0000000000176320_0, 0;
    %load/vec4 v0000000001051810_0;
    %assign/vec4 v00000000001765a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000176500_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000105bd10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000000176640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001051770_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000176320_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v00000000001765a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v00000000001765a0_0;
    %load/vec4 v0000000001054600_0;
    %add;
    %store/vec4 v00000000001765a0_0, 0, 32;
    %load/vec4 v0000000000176500_0;
    %pushi/vec4 1, 0, 32;
    %xor;
    %store/vec4 v0000000000176500_0, 0, 32;
    %load/vec4 v000000000105bd10_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000105bd10_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000001765a0_0;
    %load/vec4 v0000000001054600_0;
    %sub;
    %store/vec4 v00000000001765a0_0, 0, 32;
    %load/vec4 v0000000000176640_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000000176640_0, 0;
T_1.5 ;
    %load/vec4 v0000000000176500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0000000000176500_0, 0, 32;
    %load/vec4 v0000000001054600_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0000000001054600_0, 0;
    %load/vec4 v0000000000176320_0;
    %subi 1, 0, 6;
    %store/vec4 v0000000000176320_0, 0, 6;
    %load/vec4 v0000000000176320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v00000000001765a0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_1.8, 5;
    %load/vec4 v00000000001765a0_0;
    %load/vec4 v0000000001054600_0;
    %add;
    %store/vec4 v00000000001765a0_0, 0, 32;
    %load/vec4 v0000000000176500_0;
    %pushi/vec4 1, 0, 32;
    %xor;
    %store/vec4 v0000000000176500_0, 0, 32;
    %load/vec4 v000000000105bd10_0;
    %addi 1, 0, 6;
    %store/vec4 v000000000105bd10_0, 0, 6;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001051770_0, 0, 1;
T_1.6 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000105b9f0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010c2490_0, 0;
    %pushi/vec4 67, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %pushi/vec4 100, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 5, 0, 5;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %pushi/vec4 1009, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 10, 0, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 3, 0, 5;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %pushi/vec4 36, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 6, 0, 5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 2, 0, 5;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %pushi/vec4 93216134, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 781649, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 27, 0, 5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 20, 0, 5;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %pushi/vec4 16384, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 15, 0, 5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 3, 0, 5;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %pushi/vec4 71924821, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 651892, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 27, 0, 5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 20, 0, 5;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %pushi/vec4 91, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 7, 0, 5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 5, 0, 5;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %pushi/vec4 180836, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2e90, 0, 4;
    %pushi/vec4 777, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2530, 0, 4;
    %pushi/vec4 18, 0, 5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c31b0, 0, 4;
    %pushi/vec4 10, 0, 5;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010c2fd0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000000000105b9f0;
T_3 ;
    %wait E_000000000104cf80;
    %load/vec4 v00000000010c2df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v00000000010c2490_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 130 "$display", "Dividend: %d, Divisor: %d, Quotient: %d, Remainder: %d, Additions: %d, Subtractions: %d", v00000000010c25d0_0, v00000000010c2f30_0, v00000000010c2670_0, v00000000010c3070_0, v00000000001766e0_0, v00000000010c3110_0 {0 0 0};
T_3.2 ;
    %load/vec4 v00000000010c2490_0;
    %addi 1, 0, 4;
    %assign/vec4 v00000000010c2490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010c32f0_0, 0;
    %load/vec4 v00000000010c2490_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000010c2e90, 4;
    %assign/vec4 v00000000010c25d0_0, 0;
    %load/vec4 v00000000010c2490_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000010c2530, 4;
    %assign/vec4 v00000000010c2f30_0, 0;
    %load/vec4 v00000000010c2490_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000010c31b0, 4;
    %assign/vec4 v00000000010c3390_0, 0;
    %load/vec4 v00000000010c2490_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000010c2fd0, 4;
    %assign/vec4 v00000000010c2710_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010c32f0_0, 0;
T_3.1 ;
    %load/vec4 v00000000010c2490_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.4, 5;
    %vpi_call 2 141 "$finish" {0 0 0};
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000105b9f0;
T_4 ;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c2ad0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010c2ad0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c2ad0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "A11Q2_test.v";
