
Audi_BMS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000045b0  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000538  080047a8  080047a8  000147a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ce0  08004ce0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004ce0  08004ce0  00014ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004ce8  08004ce8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ce8  08004ce8  00014ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cec  08004cec  00014cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004cf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c8  2000000c  08004cfc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  08004cfc  000202d4  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c527  00000000  00000000  0002003a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037bd  00000000  00000000  0003c561  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000f21b  00000000  00000000  0003fd1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011b0  00000000  00000000  0004ef40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010d8  00000000  00000000  000500f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b81b  00000000  00000000  000511c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c867  00000000  00000000  0007c9e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001077b8  00000000  00000000  0009924a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001a0a02  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002f60  00000000  00000000  001a0a58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	08004790 	.word	0x08004790

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	08004790 	.word	0x08004790

08000238 <strlen>:
 8000238:	4603      	mov	r3, r0
 800023a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800023e:	2a00      	cmp	r2, #0
 8000240:	d1fb      	bne.n	800023a <strlen+0x2>
 8000242:	1a18      	subs	r0, r3, r0
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr

08000248 <__aeabi_uldivmod>:
 8000248:	b953      	cbnz	r3, 8000260 <__aeabi_uldivmod+0x18>
 800024a:	b94a      	cbnz	r2, 8000260 <__aeabi_uldivmod+0x18>
 800024c:	2900      	cmp	r1, #0
 800024e:	bf08      	it	eq
 8000250:	2800      	cmpeq	r0, #0
 8000252:	bf1c      	itt	ne
 8000254:	f04f 31ff 	movne.w	r1, #4294967295
 8000258:	f04f 30ff 	movne.w	r0, #4294967295
 800025c:	f000 b96e 	b.w	800053c <__aeabi_idiv0>
 8000260:	f1ad 0c08 	sub.w	ip, sp, #8
 8000264:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000268:	f000 f806 	bl	8000278 <__udivmoddi4>
 800026c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000270:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000274:	b004      	add	sp, #16
 8000276:	4770      	bx	lr

08000278 <__udivmoddi4>:
 8000278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800027c:	9d08      	ldr	r5, [sp, #32]
 800027e:	4604      	mov	r4, r0
 8000280:	468c      	mov	ip, r1
 8000282:	2b00      	cmp	r3, #0
 8000284:	f040 8083 	bne.w	800038e <__udivmoddi4+0x116>
 8000288:	428a      	cmp	r2, r1
 800028a:	4617      	mov	r7, r2
 800028c:	d947      	bls.n	800031e <__udivmoddi4+0xa6>
 800028e:	fab2 f282 	clz	r2, r2
 8000292:	b142      	cbz	r2, 80002a6 <__udivmoddi4+0x2e>
 8000294:	f1c2 0020 	rsb	r0, r2, #32
 8000298:	fa24 f000 	lsr.w	r0, r4, r0
 800029c:	4091      	lsls	r1, r2
 800029e:	4097      	lsls	r7, r2
 80002a0:	ea40 0c01 	orr.w	ip, r0, r1
 80002a4:	4094      	lsls	r4, r2
 80002a6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002aa:	0c23      	lsrs	r3, r4, #16
 80002ac:	fbbc f6f8 	udiv	r6, ip, r8
 80002b0:	fa1f fe87 	uxth.w	lr, r7
 80002b4:	fb08 c116 	mls	r1, r8, r6, ip
 80002b8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002bc:	fb06 f10e 	mul.w	r1, r6, lr
 80002c0:	4299      	cmp	r1, r3
 80002c2:	d909      	bls.n	80002d8 <__udivmoddi4+0x60>
 80002c4:	18fb      	adds	r3, r7, r3
 80002c6:	f106 30ff 	add.w	r0, r6, #4294967295
 80002ca:	f080 8119 	bcs.w	8000500 <__udivmoddi4+0x288>
 80002ce:	4299      	cmp	r1, r3
 80002d0:	f240 8116 	bls.w	8000500 <__udivmoddi4+0x288>
 80002d4:	3e02      	subs	r6, #2
 80002d6:	443b      	add	r3, r7
 80002d8:	1a5b      	subs	r3, r3, r1
 80002da:	b2a4      	uxth	r4, r4
 80002dc:	fbb3 f0f8 	udiv	r0, r3, r8
 80002e0:	fb08 3310 	mls	r3, r8, r0, r3
 80002e4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80002ec:	45a6      	cmp	lr, r4
 80002ee:	d909      	bls.n	8000304 <__udivmoddi4+0x8c>
 80002f0:	193c      	adds	r4, r7, r4
 80002f2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f6:	f080 8105 	bcs.w	8000504 <__udivmoddi4+0x28c>
 80002fa:	45a6      	cmp	lr, r4
 80002fc:	f240 8102 	bls.w	8000504 <__udivmoddi4+0x28c>
 8000300:	3802      	subs	r0, #2
 8000302:	443c      	add	r4, r7
 8000304:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000308:	eba4 040e 	sub.w	r4, r4, lr
 800030c:	2600      	movs	r6, #0
 800030e:	b11d      	cbz	r5, 8000318 <__udivmoddi4+0xa0>
 8000310:	40d4      	lsrs	r4, r2
 8000312:	2300      	movs	r3, #0
 8000314:	e9c5 4300 	strd	r4, r3, [r5]
 8000318:	4631      	mov	r1, r6
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	b902      	cbnz	r2, 8000322 <__udivmoddi4+0xaa>
 8000320:	deff      	udf	#255	; 0xff
 8000322:	fab2 f282 	clz	r2, r2
 8000326:	2a00      	cmp	r2, #0
 8000328:	d150      	bne.n	80003cc <__udivmoddi4+0x154>
 800032a:	1bcb      	subs	r3, r1, r7
 800032c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000330:	fa1f f887 	uxth.w	r8, r7
 8000334:	2601      	movs	r6, #1
 8000336:	fbb3 fcfe 	udiv	ip, r3, lr
 800033a:	0c21      	lsrs	r1, r4, #16
 800033c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000340:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000344:	fb08 f30c 	mul.w	r3, r8, ip
 8000348:	428b      	cmp	r3, r1
 800034a:	d907      	bls.n	800035c <__udivmoddi4+0xe4>
 800034c:	1879      	adds	r1, r7, r1
 800034e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000352:	d202      	bcs.n	800035a <__udivmoddi4+0xe2>
 8000354:	428b      	cmp	r3, r1
 8000356:	f200 80e9 	bhi.w	800052c <__udivmoddi4+0x2b4>
 800035a:	4684      	mov	ip, r0
 800035c:	1ac9      	subs	r1, r1, r3
 800035e:	b2a3      	uxth	r3, r4
 8000360:	fbb1 f0fe 	udiv	r0, r1, lr
 8000364:	fb0e 1110 	mls	r1, lr, r0, r1
 8000368:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800036c:	fb08 f800 	mul.w	r8, r8, r0
 8000370:	45a0      	cmp	r8, r4
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x10c>
 8000374:	193c      	adds	r4, r7, r4
 8000376:	f100 33ff 	add.w	r3, r0, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x10a>
 800037c:	45a0      	cmp	r8, r4
 800037e:	f200 80d9 	bhi.w	8000534 <__udivmoddi4+0x2bc>
 8000382:	4618      	mov	r0, r3
 8000384:	eba4 0408 	sub.w	r4, r4, r8
 8000388:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800038c:	e7bf      	b.n	800030e <__udivmoddi4+0x96>
 800038e:	428b      	cmp	r3, r1
 8000390:	d909      	bls.n	80003a6 <__udivmoddi4+0x12e>
 8000392:	2d00      	cmp	r5, #0
 8000394:	f000 80b1 	beq.w	80004fa <__udivmoddi4+0x282>
 8000398:	2600      	movs	r6, #0
 800039a:	e9c5 0100 	strd	r0, r1, [r5]
 800039e:	4630      	mov	r0, r6
 80003a0:	4631      	mov	r1, r6
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	fab3 f683 	clz	r6, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d14a      	bne.n	8000444 <__udivmoddi4+0x1cc>
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0x140>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 80b8 	bhi.w	8000528 <__udivmoddi4+0x2b0>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb61 0103 	sbc.w	r1, r1, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	468c      	mov	ip, r1
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0a8      	beq.n	8000318 <__udivmoddi4+0xa0>
 80003c6:	e9c5 4c00 	strd	r4, ip, [r5]
 80003ca:	e7a5      	b.n	8000318 <__udivmoddi4+0xa0>
 80003cc:	f1c2 0320 	rsb	r3, r2, #32
 80003d0:	fa20 f603 	lsr.w	r6, r0, r3
 80003d4:	4097      	lsls	r7, r2
 80003d6:	fa01 f002 	lsl.w	r0, r1, r2
 80003da:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003de:	40d9      	lsrs	r1, r3
 80003e0:	4330      	orrs	r0, r6
 80003e2:	0c03      	lsrs	r3, r0, #16
 80003e4:	fbb1 f6fe 	udiv	r6, r1, lr
 80003e8:	fa1f f887 	uxth.w	r8, r7
 80003ec:	fb0e 1116 	mls	r1, lr, r6, r1
 80003f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003f4:	fb06 f108 	mul.w	r1, r6, r8
 80003f8:	4299      	cmp	r1, r3
 80003fa:	fa04 f402 	lsl.w	r4, r4, r2
 80003fe:	d909      	bls.n	8000414 <__udivmoddi4+0x19c>
 8000400:	18fb      	adds	r3, r7, r3
 8000402:	f106 3cff 	add.w	ip, r6, #4294967295
 8000406:	f080 808d 	bcs.w	8000524 <__udivmoddi4+0x2ac>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 808a 	bls.w	8000524 <__udivmoddi4+0x2ac>
 8000410:	3e02      	subs	r6, #2
 8000412:	443b      	add	r3, r7
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b281      	uxth	r1, r0
 8000418:	fbb3 f0fe 	udiv	r0, r3, lr
 800041c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000420:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000424:	fb00 f308 	mul.w	r3, r0, r8
 8000428:	428b      	cmp	r3, r1
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x1c4>
 800042c:	1879      	adds	r1, r7, r1
 800042e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000432:	d273      	bcs.n	800051c <__udivmoddi4+0x2a4>
 8000434:	428b      	cmp	r3, r1
 8000436:	d971      	bls.n	800051c <__udivmoddi4+0x2a4>
 8000438:	3802      	subs	r0, #2
 800043a:	4439      	add	r1, r7
 800043c:	1acb      	subs	r3, r1, r3
 800043e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000442:	e778      	b.n	8000336 <__udivmoddi4+0xbe>
 8000444:	f1c6 0c20 	rsb	ip, r6, #32
 8000448:	fa03 f406 	lsl.w	r4, r3, r6
 800044c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000450:	431c      	orrs	r4, r3
 8000452:	fa20 f70c 	lsr.w	r7, r0, ip
 8000456:	fa01 f306 	lsl.w	r3, r1, r6
 800045a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800045e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000462:	431f      	orrs	r7, r3
 8000464:	0c3b      	lsrs	r3, r7, #16
 8000466:	fbb1 f9fe 	udiv	r9, r1, lr
 800046a:	fa1f f884 	uxth.w	r8, r4
 800046e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000472:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000476:	fb09 fa08 	mul.w	sl, r9, r8
 800047a:	458a      	cmp	sl, r1
 800047c:	fa02 f206 	lsl.w	r2, r2, r6
 8000480:	fa00 f306 	lsl.w	r3, r0, r6
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x220>
 8000486:	1861      	adds	r1, r4, r1
 8000488:	f109 30ff 	add.w	r0, r9, #4294967295
 800048c:	d248      	bcs.n	8000520 <__udivmoddi4+0x2a8>
 800048e:	458a      	cmp	sl, r1
 8000490:	d946      	bls.n	8000520 <__udivmoddi4+0x2a8>
 8000492:	f1a9 0902 	sub.w	r9, r9, #2
 8000496:	4421      	add	r1, r4
 8000498:	eba1 010a 	sub.w	r1, r1, sl
 800049c:	b2bf      	uxth	r7, r7
 800049e:	fbb1 f0fe 	udiv	r0, r1, lr
 80004a2:	fb0e 1110 	mls	r1, lr, r0, r1
 80004a6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004aa:	fb00 f808 	mul.w	r8, r0, r8
 80004ae:	45b8      	cmp	r8, r7
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x24a>
 80004b2:	19e7      	adds	r7, r4, r7
 80004b4:	f100 31ff 	add.w	r1, r0, #4294967295
 80004b8:	d22e      	bcs.n	8000518 <__udivmoddi4+0x2a0>
 80004ba:	45b8      	cmp	r8, r7
 80004bc:	d92c      	bls.n	8000518 <__udivmoddi4+0x2a0>
 80004be:	3802      	subs	r0, #2
 80004c0:	4427      	add	r7, r4
 80004c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004c6:	eba7 0708 	sub.w	r7, r7, r8
 80004ca:	fba0 8902 	umull	r8, r9, r0, r2
 80004ce:	454f      	cmp	r7, r9
 80004d0:	46c6      	mov	lr, r8
 80004d2:	4649      	mov	r1, r9
 80004d4:	d31a      	bcc.n	800050c <__udivmoddi4+0x294>
 80004d6:	d017      	beq.n	8000508 <__udivmoddi4+0x290>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x27a>
 80004da:	ebb3 020e 	subs.w	r2, r3, lr
 80004de:	eb67 0701 	sbc.w	r7, r7, r1
 80004e2:	fa07 fc0c 	lsl.w	ip, r7, ip
 80004e6:	40f2      	lsrs	r2, r6
 80004e8:	ea4c 0202 	orr.w	r2, ip, r2
 80004ec:	40f7      	lsrs	r7, r6
 80004ee:	e9c5 2700 	strd	r2, r7, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	462e      	mov	r6, r5
 80004fc:	4628      	mov	r0, r5
 80004fe:	e70b      	b.n	8000318 <__udivmoddi4+0xa0>
 8000500:	4606      	mov	r6, r0
 8000502:	e6e9      	b.n	80002d8 <__udivmoddi4+0x60>
 8000504:	4618      	mov	r0, r3
 8000506:	e6fd      	b.n	8000304 <__udivmoddi4+0x8c>
 8000508:	4543      	cmp	r3, r8
 800050a:	d2e5      	bcs.n	80004d8 <__udivmoddi4+0x260>
 800050c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000510:	eb69 0104 	sbc.w	r1, r9, r4
 8000514:	3801      	subs	r0, #1
 8000516:	e7df      	b.n	80004d8 <__udivmoddi4+0x260>
 8000518:	4608      	mov	r0, r1
 800051a:	e7d2      	b.n	80004c2 <__udivmoddi4+0x24a>
 800051c:	4660      	mov	r0, ip
 800051e:	e78d      	b.n	800043c <__udivmoddi4+0x1c4>
 8000520:	4681      	mov	r9, r0
 8000522:	e7b9      	b.n	8000498 <__udivmoddi4+0x220>
 8000524:	4666      	mov	r6, ip
 8000526:	e775      	b.n	8000414 <__udivmoddi4+0x19c>
 8000528:	4630      	mov	r0, r6
 800052a:	e74a      	b.n	80003c2 <__udivmoddi4+0x14a>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	4439      	add	r1, r7
 8000532:	e713      	b.n	800035c <__udivmoddi4+0xe4>
 8000534:	3802      	subs	r0, #2
 8000536:	443c      	add	r4, r7
 8000538:	e724      	b.n	8000384 <__udivmoddi4+0x10c>
 800053a:	bf00      	nop

0800053c <__aeabi_idiv0>:
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop

08000540 <uartTransmit>:
//----------------------------------------------------------------------

// Uart2 Transmit Funktion
//----------------------------------------------------------------------
void uartTransmit(const char *str, const size_t size)
{
 8000540:	b508      	push	{r3, lr}
	HAL_UART_Transmit(&huart2, (uint8_t *)str, size, 1000);
 8000542:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000546:	b28a      	uxth	r2, r1
 8000548:	4601      	mov	r1, r0
 800054a:	4802      	ldr	r0, [pc, #8]	; (8000554 <uartTransmit+0x14>)
 800054c:	f003 ffd6 	bl	80044fc <HAL_UART_Transmit>
}
 8000550:	bd08      	pop	{r3, pc}
 8000552:	bf00      	nop
 8000554:	2000024c 	.word	0x2000024c

08000558 <uartTransmitNumber>:
//----------------------------------------------------------------------

// Uart2 Transmit Nummer Funktion
//----------------------------------------------------------------------
void uartTransmitNumber(const uint32_t number, const uint32_t base)
{
 8000558:	b500      	push	{lr}
 800055a:	b085      	sub	sp, #20
 800055c:	460a      	mov	r2, r1
	char str[11];

	utoa(number, str, base);
 800055e:	a901      	add	r1, sp, #4
 8000560:	f004 f914 	bl	800478c <utoa>
	HAL_UART_Transmit(&huart2, (uint8_t *)str, strlen(str), 1000);
 8000564:	a801      	add	r0, sp, #4
 8000566:	f7ff fe67 	bl	8000238 <strlen>
 800056a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800056e:	b282      	uxth	r2, r0
 8000570:	a901      	add	r1, sp, #4
 8000572:	4803      	ldr	r0, [pc, #12]	; (8000580 <uartTransmitNumber+0x28>)
 8000574:	f003 ffc2 	bl	80044fc <HAL_UART_Transmit>
}
 8000578:	b005      	add	sp, #20
 800057a:	f85d fb04 	ldr.w	pc, [sp], #4
 800057e:	bf00      	nop
 8000580:	2000024c 	.word	0x2000024c

08000584 <wakeup_ltc6811>:
//----------------------------------------------------------------------

// Wakeup LTC6811 idle
//----------------------------------------------------------------------
void wakeup_ltc6811(void)
{
 8000584:	b510      	push	{r4, lr}
	for(uint8_t i=0; i<LTC6811_DEVICES; i++)
	{
		ISOCS_ENABLE();
 8000586:	4c0a      	ldr	r4, [pc, #40]	; (80005b0 <wakeup_ltc6811+0x2c>)
 8000588:	2200      	movs	r2, #0
 800058a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800058e:	4620      	mov	r0, r4
 8000590:	f001 fd70 	bl	8002074 <HAL_GPIO_WritePin>
//		HAL_Delay(2);														//isoSPI braucht Zeit bis ready
		HAL_SPI_Transmit(&hspi4, (uint8_t*)0xFF, 1, 100);
 8000594:	2364      	movs	r3, #100	; 0x64
 8000596:	2201      	movs	r2, #1
 8000598:	21ff      	movs	r1, #255	; 0xff
 800059a:	4806      	ldr	r0, [pc, #24]	; (80005b4 <wakeup_ltc6811+0x30>)
 800059c:	f002 fdc2 	bl	8003124 <HAL_SPI_Transmit>
		ISOCS_DISABLE();
 80005a0:	2201      	movs	r2, #1
 80005a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005a6:	4620      	mov	r0, r4
 80005a8:	f001 fd64 	bl	8002074 <HAL_GPIO_WritePin>
	}
}
 80005ac:	bd10      	pop	{r4, pc}
 80005ae:	bf00      	nop
 80005b0:	40021000 	.word	0x40021000
 80005b4:	200000ec 	.word	0x200000ec

080005b8 <peclookup>:
{
	uint16_t remainder, addr;												// remainder = Zwischenspeicher Pec, addr = Zwischenspeicher Addresse
	remainder = 16;															// Initialisiere reminder mit 16 (0b0000000000010000)
	
	// Schleife fuer die Pec-Calculation
	for(uint8_t i = 0; i < len; i++)
 80005b8:	b1b8      	cbz	r0, 80005ea <peclookup+0x32>
{
 80005ba:	b410      	push	{r4}
 80005bc:	1e4a      	subs	r2, r1, #1
 80005be:	1e43      	subs	r3, r0, #1
 80005c0:	fa51 f183 	uxtab	r1, r1, r3
	remainder = 16;															// Initialisiere reminder mit 16 (0b0000000000010000)
 80005c4:	2010      	movs	r0, #16
	{
		// Kalkuliere Pec Anhand der Lookuptabelle
		addr = ((remainder >> 7) ^ data[i]) & 0xFF;							// Tabellenaddresse berechnen
		remainder = (remainder << 8) ^ pec15Table[addr];					// Pec berechnen
 80005c6:	4c0b      	ldr	r4, [pc, #44]	; (80005f4 <peclookup+0x3c>)
		addr = ((remainder >> 7) ^ data[i]) & 0xFF;							// Tabellenaddresse berechnen
 80005c8:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80005cc:	ea83 13d0 	eor.w	r3, r3, r0, lsr #7
		remainder = (remainder << 8) ^ pec15Table[addr];					// Pec berechnen
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
 80005d6:	ea83 2000 	eor.w	r0, r3, r0, lsl #8
 80005da:	b280      	uxth	r0, r0
	for(uint8_t i = 0; i < len; i++)
 80005dc:	428a      	cmp	r2, r1
 80005de:	d1f3      	bne.n	80005c8 <peclookup+0x10>
	}
	
	return (remainder << 1);												// Der Pec hat eine 0 als LSB, remainder muss um 1 nach links geshiftet werden
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	b280      	uxth	r0, r0
}
 80005e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80005e8:	4770      	bx	lr
	remainder = 16;															// Initialisiere reminder mit 16 (0b0000000000010000)
 80005ea:	2010      	movs	r0, #16
	return (remainder << 1);												// Der Pec hat eine 0 als LSB, remainder muss um 1 nach links geshiftet werden
 80005ec:	0040      	lsls	r0, r0, #1
 80005ee:	b280      	uxth	r0, r0
}
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	080047a8 	.word	0x080047a8

080005f8 <peccommand>:
{
 80005f8:	b500      	push	{lr}
 80005fa:	b083      	sub	sp, #12
	pec[1] = (command & 0xFF);												// pec[1] = lower Command Byte
 80005fc:	f88d 0005 	strb.w	r0, [sp, #5]
	pec[0] = ((command >> 8) & 0x07);										// pec[0] = upper Command Byte
 8000600:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000604:	f88d 0004 	strb.w	r0, [sp, #4]
	return peclookup(2, pec);
 8000608:	a901      	add	r1, sp, #4
 800060a:	2002      	movs	r0, #2
 800060c:	f7ff ffd4 	bl	80005b8 <peclookup>
}
 8000610:	b003      	add	sp, #12
 8000612:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000618 <ltc6811>:
{
 8000618:	b5f0      	push	{r4, r5, r6, r7, lr}
 800061a:	b083      	sub	sp, #12
 800061c:	4604      	mov	r4, r0
	pec = peccommand(command);
 800061e:	f7ff ffeb 	bl	80005f8 <peccommand>
	cmd[0] = ((command >> 8) & 0x07);
 8000622:	f3c4 2302 	ubfx	r3, r4, #8, #3
 8000626:	f88d 3004 	strb.w	r3, [sp, #4]
	cmd[1] = (command & 0xFF);
 800062a:	f88d 4005 	strb.w	r4, [sp, #5]
	cmd[2] = ((pec >> 8) & 0xFF);
 800062e:	0a03      	lsrs	r3, r0, #8
 8000630:	f88d 3006 	strb.w	r3, [sp, #6]
	cmd[3] = (pec & 0xFE);
 8000634:	f020 0001 	bic.w	r0, r0, #1
 8000638:	f88d 0007 	strb.w	r0, [sp, #7]
	ISOCS_ENABLE();
 800063c:	2200      	movs	r2, #0
 800063e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000642:	4812      	ldr	r0, [pc, #72]	; (800068c <ltc6811+0x74>)
 8000644:	f001 fd16 	bl	8002074 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi4, cmd, 4, 100);
 8000648:	2364      	movs	r3, #100	; 0x64
 800064a:	2204      	movs	r2, #4
 800064c:	eb0d 0102 	add.w	r1, sp, r2
 8000650:	480f      	ldr	r0, [pc, #60]	; (8000690 <ltc6811+0x78>)
 8000652:	f002 fd67 	bl	8003124 <HAL_SPI_Transmit>
	if (command == STCOMM)
 8000656:	f240 7323 	movw	r3, #1827	; 0x723
 800065a:	429c      	cmp	r4, r3
 800065c:	d007      	beq.n	800066e <ltc6811+0x56>
	ISOCS_DISABLE();
 800065e:	2201      	movs	r2, #1
 8000660:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000664:	4809      	ldr	r0, [pc, #36]	; (800068c <ltc6811+0x74>)
 8000666:	f001 fd05 	bl	8002074 <HAL_GPIO_WritePin>
}
 800066a:	b003      	add	sp, #12
 800066c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800066e:	2409      	movs	r4, #9
			HAL_SPI_Transmit(&hspi4, (uint8_t*) 0xFF, 1, 100);
 8000670:	4f07      	ldr	r7, [pc, #28]	; (8000690 <ltc6811+0x78>)
 8000672:	2664      	movs	r6, #100	; 0x64
 8000674:	2501      	movs	r5, #1
 8000676:	4633      	mov	r3, r6
 8000678:	462a      	mov	r2, r5
 800067a:	21ff      	movs	r1, #255	; 0xff
 800067c:	4638      	mov	r0, r7
 800067e:	f002 fd51 	bl	8003124 <HAL_SPI_Transmit>
		for (uint8_t i = 0; i < 9; i++)
 8000682:	1e63      	subs	r3, r4, #1
 8000684:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 8000688:	d1f5      	bne.n	8000676 <ltc6811+0x5e>
 800068a:	e7e8      	b.n	800065e <ltc6811+0x46>
 800068c:	40021000 	.word	0x40021000
 8000690:	200000ec 	.word	0x200000ec

08000694 <ltc6811_read>:
{
 8000694:	b570      	push	{r4, r5, r6, lr}
 8000696:	b082      	sub	sp, #8
 8000698:	4604      	mov	r4, r0
 800069a:	460d      	mov	r5, r1
	pec = peccommand(command);
 800069c:	f7ff ffac 	bl	80005f8 <peccommand>
	cmd[0] = ((command >> 8) & 0x07);
 80006a0:	f3c4 2302 	ubfx	r3, r4, #8, #3
 80006a4:	f88d 3004 	strb.w	r3, [sp, #4]
	cmd[1] = (command & 0xFF);
 80006a8:	f88d 4005 	strb.w	r4, [sp, #5]
	cmd[2] = ((pec >> 8) & 0xFF);
 80006ac:	0a03      	lsrs	r3, r0, #8
 80006ae:	f88d 3006 	strb.w	r3, [sp, #6]
	cmd[3] = (pec & 0xFE);
 80006b2:	f020 0001 	bic.w	r0, r0, #1
 80006b6:	f88d 0007 	strb.w	r0, [sp, #7]
	ISOCS_ENABLE();
 80006ba:	4c0e      	ldr	r4, [pc, #56]	; (80006f4 <ltc6811_read+0x60>)
 80006bc:	2200      	movs	r2, #0
 80006be:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006c2:	4620      	mov	r0, r4
 80006c4:	f001 fcd6 	bl	8002074 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi4, cmd, 4, 100);
 80006c8:	4e0b      	ldr	r6, [pc, #44]	; (80006f8 <ltc6811_read+0x64>)
 80006ca:	2364      	movs	r3, #100	; 0x64
 80006cc:	2204      	movs	r2, #4
 80006ce:	eb0d 0102 	add.w	r1, sp, r2
 80006d2:	4630      	mov	r0, r6
 80006d4:	f002 fd26 	bl	8003124 <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi4, &data[i*8], 8, 100);
 80006d8:	2364      	movs	r3, #100	; 0x64
 80006da:	2208      	movs	r2, #8
 80006dc:	4629      	mov	r1, r5
 80006de:	4630      	mov	r0, r6
 80006e0:	f002 ff75 	bl	80035ce <HAL_SPI_Receive>
	ISOCS_DISABLE();
 80006e4:	2201      	movs	r2, #1
 80006e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ea:	4620      	mov	r0, r4
 80006ec:	f001 fcc2 	bl	8002074 <HAL_GPIO_WritePin>
}
 80006f0:	b002      	add	sp, #8
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	40021000 	.word	0x40021000
 80006f8:	200000ec 	.word	0x200000ec

080006fc <ltc6811_check>:


// LTC6811 Status auslesen und auswerten
//----------------------------------------------------------------------
uint8_t ltc6811_check(void)
{
 80006fc:	b570      	push	{r4, r5, r6, lr}
 80006fe:	b08e      	sub	sp, #56	; 0x38
	uint8_t tmp_data[50] = {0}, result = 0;
 8000700:	2500      	movs	r5, #0
 8000702:	9501      	str	r5, [sp, #4]
 8000704:	222e      	movs	r2, #46	; 0x2e
 8000706:	4629      	mov	r1, r5
 8000708:	a802      	add	r0, sp, #8
 800070a:	f003 fff5 	bl	80046f8 <memset>
	uint16_t temp = 0;

	// Verzögerungszeit zum wecken des LTC6811
	wakeup_ltc6811();
 800070e:	f7ff ff39 	bl	8000584 <wakeup_ltc6811>

	// Commands für Status senden  Test 1
	ltc6811(CVST | MD73 | ST1);
 8000712:	f240 3027 	movw	r0, #807	; 0x327
 8000716:	f7ff ff7f 	bl	8000618 <ltc6811>
	HAL_Delay(300);
 800071a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800071e:	f001 f8e7 	bl	80018f0 <HAL_Delay>
	ltc6811(AXST | MD73 | ST1);
 8000722:	f240 5027 	movw	r0, #1319	; 0x527
 8000726:	f7ff ff77 	bl	8000618 <ltc6811>
	HAL_Delay(300);
 800072a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800072e:	f001 f8df 	bl	80018f0 <HAL_Delay>
	ltc6811(STATST | MD73 | ST1);
 8000732:	f240 502f 	movw	r0, #1327	; 0x52f
 8000736:	f7ff ff6f 	bl	8000618 <ltc6811>
	HAL_Delay(300);
 800073a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800073e:	f001 f8d7 	bl	80018f0 <HAL_Delay>

	// Register auslesen Test 1
	// Spannungsregister
	ltc6811_read(RDCVA, &tmp_data[0]);
 8000742:	a901      	add	r1, sp, #4
 8000744:	2004      	movs	r0, #4
 8000746:	f7ff ffa5 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDCVB, &tmp_data[6]);
 800074a:	f10d 010a 	add.w	r1, sp, #10
 800074e:	2006      	movs	r0, #6
 8000750:	f7ff ffa0 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDCVC, &tmp_data[12]);
 8000754:	a904      	add	r1, sp, #16
 8000756:	2008      	movs	r0, #8
 8000758:	f7ff ff9c 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDCVD, &tmp_data[18]);
 800075c:	f10d 0116 	add.w	r1, sp, #22
 8000760:	200a      	movs	r0, #10
 8000762:	f7ff ff97 	bl	8000694 <ltc6811_read>

	// GPIO-Register
	ltc6811_read(RDAUXA, &tmp_data[24]);
 8000766:	a907      	add	r1, sp, #28
 8000768:	200c      	movs	r0, #12
 800076a:	f7ff ff93 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDAUXB, &tmp_data[30]);
 800076e:	f10d 0122 	add.w	r1, sp, #34	; 0x22
 8000772:	200e      	movs	r0, #14
 8000774:	f7ff ff8e 	bl	8000694 <ltc6811_read>

	// Statusregister
	ltc6811_read(RDSTATA, &tmp_data[36]);
 8000778:	a90a      	add	r1, sp, #40	; 0x28
 800077a:	2010      	movs	r0, #16
 800077c:	f7ff ff8a 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDSTATB, &tmp_data[42]);
 8000780:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 8000784:	2012      	movs	r0, #18
 8000786:	f7ff ff85 	bl	8000694 <ltc6811_read>

	// Daten prüfen Test 1
	for (uint8_t i=0; i<22; i++)
 800078a:	ac01      	add	r4, sp, #4
 800078c:	ae0c      	add	r6, sp, #48	; 0x30
	ltc6811_read(RDSTATB, &tmp_data[42]);
 800078e:	4622      	mov	r2, r4
	{
		temp = ((tmp_data[i*2+1]<<8)|tmp_data[i*2]);
		if (temp != 0x9555)
 8000790:	4837      	ldr	r0, [pc, #220]	; (8000870 <ltc6811_check+0x174>)
		temp = ((tmp_data[i*2+1]<<8)|tmp_data[i*2]);
 8000792:	7851      	ldrb	r1, [r2, #1]
 8000794:	f812 3b02 	ldrb.w	r3, [r2], #2
 8000798:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
		if (temp != 0x9555)
 800079c:	b21b      	sxth	r3, r3
			result = 1;
 800079e:	4283      	cmp	r3, r0
 80007a0:	bf18      	it	ne
 80007a2:	2501      	movne	r5, #1
	for (uint8_t i=0; i<22; i++)
 80007a4:	42b2      	cmp	r2, r6
 80007a6:	d1f4      	bne.n	8000792 <ltc6811_check+0x96>
	}

	// Commands für Status senden Test 2
	ltc6811(CVST | MD73 | ST2);
 80007a8:	f240 3047 	movw	r0, #839	; 0x347
 80007ac:	f7ff ff34 	bl	8000618 <ltc6811>
	HAL_Delay(300);
 80007b0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80007b4:	f001 f89c 	bl	80018f0 <HAL_Delay>
	ltc6811(AXST | MD73 | ST2);
 80007b8:	f240 5047 	movw	r0, #1351	; 0x547
 80007bc:	f7ff ff2c 	bl	8000618 <ltc6811>
	HAL_Delay(300);
 80007c0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80007c4:	f001 f894 	bl	80018f0 <HAL_Delay>
	ltc6811(STATST | MD73 | ST2);
 80007c8:	f240 504f 	movw	r0, #1359	; 0x54f
 80007cc:	f7ff ff24 	bl	8000618 <ltc6811>
	HAL_Delay(300);
 80007d0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80007d4:	f001 f88c 	bl	80018f0 <HAL_Delay>

	// Register auslesen Test 2
	// Spannungsregister
	ltc6811_read(RDCVA, &tmp_data[0]);
 80007d8:	a901      	add	r1, sp, #4
 80007da:	2004      	movs	r0, #4
 80007dc:	f7ff ff5a 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDCVB, &tmp_data[6]);
 80007e0:	f10d 010a 	add.w	r1, sp, #10
 80007e4:	2006      	movs	r0, #6
 80007e6:	f7ff ff55 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDCVC, &tmp_data[12]);
 80007ea:	a904      	add	r1, sp, #16
 80007ec:	2008      	movs	r0, #8
 80007ee:	f7ff ff51 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDCVD, &tmp_data[18]);
 80007f2:	f10d 0116 	add.w	r1, sp, #22
 80007f6:	200a      	movs	r0, #10
 80007f8:	f7ff ff4c 	bl	8000694 <ltc6811_read>

	// GPIO-Register
	ltc6811_read(RDAUXA, &tmp_data[24]);
 80007fc:	a907      	add	r1, sp, #28
 80007fe:	200c      	movs	r0, #12
 8000800:	f7ff ff48 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDAUXB, &tmp_data[30]);
 8000804:	f10d 0122 	add.w	r1, sp, #34	; 0x22
 8000808:	200e      	movs	r0, #14
 800080a:	f7ff ff43 	bl	8000694 <ltc6811_read>

	// Statusregister
	ltc6811_read(RDSTATA, &tmp_data[36]);
 800080e:	a90a      	add	r1, sp, #40	; 0x28
 8000810:	2010      	movs	r0, #16
 8000812:	f7ff ff3f 	bl	8000694 <ltc6811_read>
	ltc6811_read(RDSTATB, &tmp_data[42]);
 8000816:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 800081a:	2012      	movs	r0, #18
 800081c:	f7ff ff3a 	bl	8000694 <ltc6811_read>

	// Daten prüfen Test 2
	for (uint8_t i=0; i<22; i++)
	{
		temp = ((tmp_data[i*2+1]<<8)|tmp_data[i*2]);
		if (temp != 0x6AAA)
 8000820:	f646 21aa 	movw	r1, #27306	; 0x6aaa
 8000824:	e005      	b.n	8000832 <ltc6811_check+0x136>
			result |= 2;
 8000826:	f045 0502 	orr.w	r5, r5, #2
 800082a:	b2ed      	uxtb	r5, r5
	for (uint8_t i=0; i<22; i++)
 800082c:	3402      	adds	r4, #2
 800082e:	42b4      	cmp	r4, r6
 8000830:	d007      	beq.n	8000842 <ltc6811_check+0x146>
		temp = ((tmp_data[i*2+1]<<8)|tmp_data[i*2]);
 8000832:	7862      	ldrb	r2, [r4, #1]
 8000834:	7823      	ldrb	r3, [r4, #0]
 8000836:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (temp != 0x6AAA)
 800083a:	b21b      	sxth	r3, r3
 800083c:	428b      	cmp	r3, r1
 800083e:	d1f2      	bne.n	8000826 <ltc6811_check+0x12a>
 8000840:	e7f4      	b.n	800082c <ltc6811_check+0x130>
	}

	wakeup_ltc6811();
 8000842:	f7ff fe9f 	bl	8000584 <wakeup_ltc6811>
	ltc6811(DIAGN);
 8000846:	f240 7015 	movw	r0, #1813	; 0x715
 800084a:	f7ff fee5 	bl	8000618 <ltc6811>
	wakeup_ltc6811();
 800084e:	f7ff fe99 	bl	8000584 <wakeup_ltc6811>
	ltc6811_read(RDSTATB, &tmp_data[0]);
 8000852:	a901      	add	r1, sp, #4
 8000854:	2012      	movs	r0, #18
 8000856:	f7ff ff1d 	bl	8000694 <ltc6811_read>

	if (tmp_data[5] & (1<<1))
 800085a:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800085e:	f013 0f02 	tst.w	r3, #2
 8000862:	d002      	beq.n	800086a <ltc6811_check+0x16e>
	{
		result |= 4;
 8000864:	f045 0504 	orr.w	r5, r5, #4
 8000868:	b2ed      	uxtb	r5, r5
	ltc6811_read(RDCVB, &tmp_data[30]);
	ltc6811_read(RDCVC, &tmp_data[36]);
	ltc6811_read(RDCVD, &tmp_data[42]);*/

	return result;										// return result
}
 800086a:	4628      	mov	r0, r5
 800086c:	b00e      	add	sp, #56	; 0x38
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	ffff9555 	.word	0xffff9555

08000874 <collectMiddlewareInfo>:


// Collects Version information from Middleware and prints it
//----------------------------------------------------------------------
void collectMiddlewareInfo(void)
{
 8000874:	b510      	push	{r4, lr}
	#define STRING_CMSIS_VERSION		"\nCMSIS Version:\t\t"
	#define STRING_HAL_VERSION			"\nHAL Version:\t\t"
	#define STRING_RTOS_CMSIS_VERSION	"\nRTOS CMSIS Version:\t"
	#define STRING_RTOS_VERSION			"\nRTOS Version:\t\t"

	uartTransmit(STRING_CMSIS_VERSION, sizeof(STRING_CMSIS_VERSION));
 8000876:	2112      	movs	r1, #18
 8000878:	481d      	ldr	r0, [pc, #116]	; (80008f0 <collectMiddlewareInfo+0x7c>)
 800087a:	f7ff fe61 	bl	8000540 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_MAIN, 10);						// CMSIS Version anzeigen
 800087e:	210a      	movs	r1, #10
 8000880:	2005      	movs	r0, #5
 8000882:	f7ff fe69 	bl	8000558 <uartTransmitNumber>
	uartTransmit(".", 1);
 8000886:	4c1b      	ldr	r4, [pc, #108]	; (80008f4 <collectMiddlewareInfo+0x80>)
 8000888:	2101      	movs	r1, #1
 800088a:	4620      	mov	r0, r4
 800088c:	f7ff fe58 	bl	8000540 <uartTransmit>
	uartTransmitNumber(__CM7_CMSIS_VERSION_SUB, 10);						// CMSIS Version anzeigen
 8000890:	210a      	movs	r1, #10
 8000892:	2001      	movs	r0, #1
 8000894:	f7ff fe60 	bl	8000558 <uartTransmitNumber>


	uartTransmit(STRING_HAL_VERSION, sizeof(STRING_HAL_VERSION));			// Hal Version anzeigen
 8000898:	2110      	movs	r1, #16
 800089a:	4817      	ldr	r0, [pc, #92]	; (80008f8 <collectMiddlewareInfo+0x84>)
 800089c:	f7ff fe50 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 24) & 0xFF), 10);
 80008a0:	f001 f83a 	bl	8001918 <HAL_GetHalVersion>
 80008a4:	210a      	movs	r1, #10
 80008a6:	0e00      	lsrs	r0, r0, #24
 80008a8:	f7ff fe56 	bl	8000558 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 80008ac:	2101      	movs	r1, #1
 80008ae:	4620      	mov	r0, r4
 80008b0:	f7ff fe46 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 16) & 0xFF), 10);
 80008b4:	f001 f830 	bl	8001918 <HAL_GetHalVersion>
 80008b8:	210a      	movs	r1, #10
 80008ba:	f3c0 4007 	ubfx	r0, r0, #16, #8
 80008be:	f7ff fe4b 	bl	8000558 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 80008c2:	2101      	movs	r1, #1
 80008c4:	4620      	mov	r0, r4
 80008c6:	f7ff fe3b 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)((HAL_GetHalVersion() >> 8) & 0xFF), 10);
 80008ca:	f001 f825 	bl	8001918 <HAL_GetHalVersion>
 80008ce:	210a      	movs	r1, #10
 80008d0:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80008d4:	f7ff fe40 	bl	8000558 <uartTransmitNumber>

	uartTransmit(".", 1);													// Hal Version anzeigen
 80008d8:	2101      	movs	r1, #1
 80008da:	4620      	mov	r0, r4
 80008dc:	f7ff fe30 	bl	8000540 <uartTransmit>
	uartTransmitNumber((uint32_t)(HAL_GetHalVersion() & 0xFF), 10);
 80008e0:	f001 f81a 	bl	8001918 <HAL_GetHalVersion>
 80008e4:	210a      	movs	r1, #10
 80008e6:	b2c0      	uxtb	r0, r0
 80008e8:	f7ff fe36 	bl	8000558 <uartTransmitNumber>

	uartTransmit(".", 1);
	uartTransmitNumber(tskKERNEL_VERSION_BUILD, 10);						// FreeRTOS Kernel Version anzeigen

	uartTransmit("\n", 1);*/
}
 80008ec:	bd10      	pop	{r4, pc}
 80008ee:	bf00      	nop
 80008f0:	080049a8 	.word	0x080049a8
 80008f4:	080049bc 	.word	0x080049bc
 80008f8:	080049c0 	.word	0x080049c0

080008fc <collectSoftwareInfo>:
//----------------------------------------------------------------------

// Collects Software information and prints it
//----------------------------------------------------------------------
void collectSoftwareInfo(void)
{
 80008fc:	b508      	push	{r3, lr}
	#define STRING_GIT_BRANCH			"\nGit Branch:\t\t"
	#define STRING_GIT_HASH				"\nGit Hash:\t\t"
	#define STRING_BUILD_DATE			"\nBuild Date:\t\t"
	#define STRING_BUILD_TIME			"\nBuild Time:\t\t"

	uartTransmit(STRING_GIT_VERSION, sizeof(STRING_GIT_VERSION));
 80008fe:	2110      	movs	r1, #16
 8000900:	4815      	ldr	r0, [pc, #84]	; (8000958 <collectSoftwareInfo+0x5c>)
 8000902:	f7ff fe1d 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_COMMIT, sizeof(GIT_COMMIT));							// Git Commit anzeigen
 8000906:	2108      	movs	r1, #8
 8000908:	4814      	ldr	r0, [pc, #80]	; (800095c <collectSoftwareInfo+0x60>)
 800090a:	f7ff fe19 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_BRANCH, sizeof(STRING_GIT_BRANCH));
 800090e:	210f      	movs	r1, #15
 8000910:	4813      	ldr	r0, [pc, #76]	; (8000960 <collectSoftwareInfo+0x64>)
 8000912:	f7ff fe15 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_BRANCH, sizeof(GIT_BRANCH));							// Git Branch anzeigen
 8000916:	210c      	movs	r1, #12
 8000918:	4812      	ldr	r0, [pc, #72]	; (8000964 <collectSoftwareInfo+0x68>)
 800091a:	f7ff fe11 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_GIT_HASH, sizeof(STRING_GIT_HASH));
 800091e:	210d      	movs	r1, #13
 8000920:	4811      	ldr	r0, [pc, #68]	; (8000968 <collectSoftwareInfo+0x6c>)
 8000922:	f7ff fe0d 	bl	8000540 <uartTransmit>
	uartTransmit(GIT_HASH, sizeof(GIT_HASH));								// Git Hash anzeigen
 8000926:	2129      	movs	r1, #41	; 0x29
 8000928:	4810      	ldr	r0, [pc, #64]	; (800096c <collectSoftwareInfo+0x70>)
 800092a:	f7ff fe09 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_BUILD_DATE, sizeof(STRING_BUILD_DATE));
 800092e:	210f      	movs	r1, #15
 8000930:	480f      	ldr	r0, [pc, #60]	; (8000970 <collectSoftwareInfo+0x74>)
 8000932:	f7ff fe05 	bl	8000540 <uartTransmit>
	uartTransmit(BUILD_DATE, sizeof(BUILD_DATE));							// Kompilierdatum anzeigen
 8000936:	210c      	movs	r1, #12
 8000938:	480e      	ldr	r0, [pc, #56]	; (8000974 <collectSoftwareInfo+0x78>)
 800093a:	f7ff fe01 	bl	8000540 <uartTransmit>

	uartTransmit(STRING_BUILD_TIME, sizeof(STRING_BUILD_TIME));
 800093e:	210f      	movs	r1, #15
 8000940:	480d      	ldr	r0, [pc, #52]	; (8000978 <collectSoftwareInfo+0x7c>)
 8000942:	f7ff fdfd 	bl	8000540 <uartTransmit>
	uartTransmit(BUILD_TIME, sizeof(BUILD_TIME));							// Kompilierzeit anzeigen
 8000946:	2109      	movs	r1, #9
 8000948:	480c      	ldr	r0, [pc, #48]	; (800097c <collectSoftwareInfo+0x80>)
 800094a:	f7ff fdf9 	bl	8000540 <uartTransmit>

	uartTransmit("\n", 1);
 800094e:	2101      	movs	r1, #1
 8000950:	480b      	ldr	r0, [pc, #44]	; (8000980 <collectSoftwareInfo+0x84>)
 8000952:	f7ff fdf5 	bl	8000540 <uartTransmit>
}
 8000956:	bd08      	pop	{r3, pc}
 8000958:	080049d0 	.word	0x080049d0
 800095c:	080049e0 	.word	0x080049e0
 8000960:	080049e8 	.word	0x080049e8
 8000964:	080049f8 	.word	0x080049f8
 8000968:	08004a04 	.word	0x08004a04
 800096c:	08004a14 	.word	0x08004a14
 8000970:	08004a40 	.word	0x08004a40
 8000974:	08004a50 	.word	0x08004a50
 8000978:	08004a5c 	.word	0x08004a5c
 800097c:	08004a6c 	.word	0x08004a6c
 8000980:	08004bf8 	.word	0x08004bf8

08000984 <collectHardwareInfo>:
//----------------------------------------------------------------------

// Collects hardware information from microcontroller and prints it
//----------------------------------------------------------------------
void collectHardwareInfo(void)
{
 8000984:	b510      	push	{r4, lr}
	#define STRING_STM_DEVICE_ID		"\nSTM32 Device ID:\t"
	#define STRING_STM_REVISION			"\nSTM32 Revision ID:\t"
	#define STRING_STM_FREQ				"\nSTM32 CPU-Freq:\t\t"
	#define STRING_STM_UUID				"\nSTM32 UUID:\t\t"

	uartTransmit(STRING_STM_DEVICE_ID, sizeof(STRING_STM_DEVICE_ID));
 8000986:	2113      	movs	r1, #19
 8000988:	482f      	ldr	r0, [pc, #188]	; (8000a48 <collectHardwareInfo+0xc4>)
 800098a:	f7ff fdd9 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetDEVID(), 10);									// Mikrocontroller Typ
 800098e:	f000 ffcd 	bl	800192c <HAL_GetDEVID>
 8000992:	210a      	movs	r1, #10
 8000994:	f7ff fde0 	bl	8000558 <uartTransmitNumber>

	uartTransmit(STRING_STM_REVISION, sizeof(STRING_STM_REVISION));
 8000998:	2115      	movs	r1, #21
 800099a:	482c      	ldr	r0, [pc, #176]	; (8000a4c <collectHardwareInfo+0xc8>)
 800099c:	f7ff fdd0 	bl	8000540 <uartTransmit>
	
	switch(HAL_GetREVID())													// Mikrocontroller Revision
 80009a0:	f000 ffbe 	bl	8001920 <HAL_GetREVID>
 80009a4:	f241 0303 	movw	r3, #4099	; 0x1003
 80009a8:	4298      	cmp	r0, r3
 80009aa:	d043      	beq.n	8000a34 <collectHardwareInfo+0xb0>
 80009ac:	f242 0301 	movw	r3, #8193	; 0x2001
 80009b0:	4298      	cmp	r0, r3
 80009b2:	d044      	beq.n	8000a3e <collectHardwareInfo+0xba>
 80009b4:	f241 0301 	movw	r3, #4097	; 0x1001
 80009b8:	4298      	cmp	r0, r3
 80009ba:	d005      	beq.n	80009c8 <collectHardwareInfo+0x44>
			break;
		case 0x2001:
			uartTransmit("X", 1);
			break;
		default:
			uartTransmitNumber(HAL_GetREVID(), 10);
 80009bc:	f000 ffb0 	bl	8001920 <HAL_GetREVID>
 80009c0:	210a      	movs	r1, #10
 80009c2:	f7ff fdc9 	bl	8000558 <uartTransmitNumber>
			break;
 80009c6:	e003      	b.n	80009d0 <collectHardwareInfo+0x4c>
			uartTransmit("Z", 1);
 80009c8:	2101      	movs	r1, #1
 80009ca:	4821      	ldr	r0, [pc, #132]	; (8000a50 <collectHardwareInfo+0xcc>)
 80009cc:	f7ff fdb8 	bl	8000540 <uartTransmit>
	}


	uartTransmit(STRING_STM_FREQ, sizeof(STRING_STM_FREQ));
 80009d0:	2113      	movs	r1, #19
 80009d2:	4820      	ldr	r0, [pc, #128]	; (8000a54 <collectHardwareInfo+0xd0>)
 80009d4:	f7ff fdb4 	bl	8000540 <uartTransmit>
	{
		uint32_t frequency = HAL_RCC_GetSysClockFreq();						// Systemfrequenz ausgeben
 80009d8:	f001 fdb4 	bl	8002544 <HAL_RCC_GetSysClockFreq>
		frequency = frequency/1000000;
 80009dc:	4b1e      	ldr	r3, [pc, #120]	; (8000a58 <collectHardwareInfo+0xd4>)
 80009de:	fba3 3000 	umull	r3, r0, r3, r0

		uartTransmitNumber(frequency, 10);
 80009e2:	210a      	movs	r1, #10
 80009e4:	0c80      	lsrs	r0, r0, #18
 80009e6:	f7ff fdb7 	bl	8000558 <uartTransmitNumber>
	}

	uartTransmit(" MHz", 4);
 80009ea:	2104      	movs	r1, #4
 80009ec:	481b      	ldr	r0, [pc, #108]	; (8000a5c <collectHardwareInfo+0xd8>)
 80009ee:	f7ff fda7 	bl	8000540 <uartTransmit>


	uartTransmit(STRING_STM_UUID, sizeof(STRING_STM_UUID));
 80009f2:	210f      	movs	r1, #15
 80009f4:	481a      	ldr	r0, [pc, #104]	; (8000a60 <collectHardwareInfo+0xdc>)
 80009f6:	f7ff fda3 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw0(), 16);									// UID0 ausgeben
 80009fa:	f000 ff9f 	bl	800193c <HAL_GetUIDw0>
 80009fe:	2110      	movs	r1, #16
 8000a00:	f7ff fdaa 	bl	8000558 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000a04:	4c17      	ldr	r4, [pc, #92]	; (8000a64 <collectHardwareInfo+0xe0>)
 8000a06:	2101      	movs	r1, #1
 8000a08:	4620      	mov	r0, r4
 8000a0a:	f7ff fd99 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw1(), 16);									// UID1 ausgeben
 8000a0e:	f000 ff9b 	bl	8001948 <HAL_GetUIDw1>
 8000a12:	2110      	movs	r1, #16
 8000a14:	f7ff fda0 	bl	8000558 <uartTransmitNumber>

	uartTransmit(" ", 1);
 8000a18:	2101      	movs	r1, #1
 8000a1a:	4620      	mov	r0, r4
 8000a1c:	f7ff fd90 	bl	8000540 <uartTransmit>
	uartTransmitNumber(HAL_GetUIDw2(), 16);									// UID2 ausgeben
 8000a20:	f000 ff98 	bl	8001954 <HAL_GetUIDw2>
 8000a24:	2110      	movs	r1, #16
 8000a26:	f7ff fd97 	bl	8000558 <uartTransmitNumber>

	uartTransmit("\n", 1);
 8000a2a:	2101      	movs	r1, #1
 8000a2c:	480e      	ldr	r0, [pc, #56]	; (8000a68 <collectHardwareInfo+0xe4>)
 8000a2e:	f7ff fd87 	bl	8000540 <uartTransmit>
}
 8000a32:	bd10      	pop	{r4, pc}
			uartTransmit("Y", 1);
 8000a34:	2101      	movs	r1, #1
 8000a36:	480d      	ldr	r0, [pc, #52]	; (8000a6c <collectHardwareInfo+0xe8>)
 8000a38:	f7ff fd82 	bl	8000540 <uartTransmit>
			break;
 8000a3c:	e7c8      	b.n	80009d0 <collectHardwareInfo+0x4c>
			uartTransmit("X", 1);
 8000a3e:	2101      	movs	r1, #1
 8000a40:	480b      	ldr	r0, [pc, #44]	; (8000a70 <collectHardwareInfo+0xec>)
 8000a42:	f7ff fd7d 	bl	8000540 <uartTransmit>
			break;
 8000a46:	e7c3      	b.n	80009d0 <collectHardwareInfo+0x4c>
 8000a48:	08004a78 	.word	0x08004a78
 8000a4c:	08004a8c 	.word	0x08004a8c
 8000a50:	08004aa4 	.word	0x08004aa4
 8000a54:	08004ab0 	.word	0x08004ab0
 8000a58:	431bde83 	.word	0x431bde83
 8000a5c:	08004ac4 	.word	0x08004ac4
 8000a60:	08004acc 	.word	0x08004acc
 8000a64:	08004adc 	.word	0x08004adc
 8000a68:	08004bf8 	.word	0x08004bf8
 8000a6c:	08004aa8 	.word	0x08004aa8
 8000a70:	08004aac 	.word	0x08004aac

08000a74 <collectSystemInfo>:
//----------------------------------------------------------------------

// Collects Information from microcontroller and send to UART
//----------------------------------------------------------------------
void collectSystemInfo(void)
{
 8000a74:	b508      	push	{r3, lr}
	#define STRING_HARDWARE_TITEL "\n\t --Hardware--\n"
	#define STRING_MIDDLEWARE_TITEL "\n\t --Middleware--\n"
	#define STRING_SOFTWARE_TITEL "\n\t --Software--\n"

	uartTransmit(STRING_HARDWARE_TITEL, sizeof(STRING_HARDWARE_TITEL));
 8000a76:	2111      	movs	r1, #17
 8000a78:	480a      	ldr	r0, [pc, #40]	; (8000aa4 <collectSystemInfo+0x30>)
 8000a7a:	f7ff fd61 	bl	8000540 <uartTransmit>
	collectHardwareInfo();													// Sammelt Hardware Informationen und gibt diese ueber Uart aus
 8000a7e:	f7ff ff81 	bl	8000984 <collectHardwareInfo>

	uartTransmit(STRING_SOFTWARE_TITEL, sizeof(STRING_SOFTWARE_TITEL));
 8000a82:	2111      	movs	r1, #17
 8000a84:	4808      	ldr	r0, [pc, #32]	; (8000aa8 <collectSystemInfo+0x34>)
 8000a86:	f7ff fd5b 	bl	8000540 <uartTransmit>
	collectSoftwareInfo();													// Sammelt Software Informationen und gibt diese ueber Uart aus
 8000a8a:	f7ff ff37 	bl	80008fc <collectSoftwareInfo>

	uartTransmit(STRING_MIDDLEWARE_TITEL, sizeof(STRING_MIDDLEWARE_TITEL));
 8000a8e:	2113      	movs	r1, #19
 8000a90:	4806      	ldr	r0, [pc, #24]	; (8000aac <collectSystemInfo+0x38>)
 8000a92:	f7ff fd55 	bl	8000540 <uartTransmit>
	collectMiddlewareInfo();												// Sammelt Middleware Informationen und gibt diese ueber Uart aus
 8000a96:	f7ff feed 	bl	8000874 <collectMiddlewareInfo>

	uartTransmit("\n\n\n", 3);
 8000a9a:	2103      	movs	r1, #3
 8000a9c:	4804      	ldr	r0, [pc, #16]	; (8000ab0 <collectSystemInfo+0x3c>)
 8000a9e:	f7ff fd4f 	bl	8000540 <uartTransmit>
}
 8000aa2:	bd08      	pop	{r3, pc}
 8000aa4:	08004ae0 	.word	0x08004ae0
 8000aa8:	08004af4 	.word	0x08004af4
 8000aac:	08004b08 	.word	0x08004b08
 8000ab0:	08004b1c 	.word	0x08004b1c

08000ab4 <readResetSource>:
reset_reason readResetSource(void)
{
	reset_reason reset_flags = STARTUP;

	// Pruefe Reset Flag Internen Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_IWDGRST) == true)
 8000ab4:	4b18      	ldr	r3, [pc, #96]	; (8000b18 <readResetSource+0x64>)
 8000ab6:	6f58      	ldr	r0, [r3, #116]	; 0x74
	reset_reason reset_flags = STARTUP;
 8000ab8:	f3c0 7040 	ubfx	r0, r0, #29, #1
	{
		reset_flags += IWDG1;
	}

	// Pruefe Reset Flag Window Watchdog
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_WWDGRST) == true)
 8000abc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000abe:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
	{
		reset_flags += WWDG1;
 8000ac2:	bf18      	it	ne
 8000ac4:	3002      	addne	r0, #2
	}

	// Pruefe Reset Flag Low Power Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_LPWRRST) == true)
 8000ac6:	4b14      	ldr	r3, [pc, #80]	; (8000b18 <readResetSource+0x64>)
 8000ac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	db21      	blt.n	8000b12 <readResetSource+0x5e>
	{
		reset_flags += CPURST1;
	}

	// Pruefe Reset Flag Brown Out Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST) == true)
 8000ace:	4b12      	ldr	r3, [pc, #72]	; (8000b18 <readResetSource+0x64>)
 8000ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000ad2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000ad6:	d001      	beq.n	8000adc <readResetSource+0x28>
	{
		reset_flags += BORST1;
 8000ad8:	3008      	adds	r0, #8
 8000ada:	b2c0      	uxtb	r0, r0
	}

	// Pruefe Reset Flag Power On Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PORRST) == true)
 8000adc:	4b0e      	ldr	r3, [pc, #56]	; (8000b18 <readResetSource+0x64>)
 8000ade:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000ae0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8000ae4:	d001      	beq.n	8000aea <readResetSource+0x36>
	{
		reset_flags += PORST1;
 8000ae6:	3010      	adds	r0, #16
 8000ae8:	b2c0      	uxtb	r0, r0
	}

	// Pruefe Reset Flag Software Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST) == true)
 8000aea:	4b0b      	ldr	r3, [pc, #44]	; (8000b18 <readResetSource+0x64>)
 8000aec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000aee:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000af2:	d001      	beq.n	8000af8 <readResetSource+0x44>
	{
		reset_flags += SFTRST1;
 8000af4:	3020      	adds	r0, #32
 8000af6:	b2c0      	uxtb	r0, r0
	}

	// Pruefe Reset Flag Pin-Reset
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_PINRST) == true)
 8000af8:	4b07      	ldr	r3, [pc, #28]	; (8000b18 <readResetSource+0x64>)
 8000afa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000afc:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8000b00:	d001      	beq.n	8000b06 <readResetSource+0x52>
	{
		reset_flags += PINRST1;
 8000b02:	3040      	adds	r0, #64	; 0x40
 8000b04:	b2c0      	uxtb	r0, r0
	}

	// Loesche alle Reset Flags
	__HAL_RCC_CLEAR_RESET_FLAGS();
 8000b06:	4a04      	ldr	r2, [pc, #16]	; (8000b18 <readResetSource+0x64>)
 8000b08:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000b0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b0e:	6753      	str	r3, [r2, #116]	; 0x74

	return reset_flags;
}
 8000b10:	4770      	bx	lr
		reset_flags += CPURST1;
 8000b12:	3004      	adds	r0, #4
 8000b14:	b2c0      	uxtb	r0, r0
 8000b16:	e7da      	b.n	8000ace <readResetSource+0x1a>
 8000b18:	40023800 	.word	0x40023800

08000b1c <printResetSource>:
//----------------------------------------------------------------------

// Print reset source from microcontroller
//----------------------------------------------------------------------
void printResetSource(reset_reason reset_flags)
{
 8000b1c:	b510      	push	{r4, lr}
 8000b1e:	4604      	mov	r4, r0
	// Returns für Absatz nach Neustart.
	uartTransmit("\r\r\r\r\r\r", 6);
 8000b20:	2106      	movs	r1, #6
 8000b22:	4825      	ldr	r0, [pc, #148]	; (8000bb8 <printResetSource+0x9c>)
 8000b24:	f7ff fd0c 	bl	8000540 <uartTransmit>


	if (reset_flags == STARTUP)											// Regulärer Start
 8000b28:	b1c4      	cbz	r4, 8000b5c <printResetSource+0x40>
	{
		uartTransmit("Regular Start\r\n", 15);
	}
	else
	{
		if (reset_flags & IWDG1)											// Interner watchdog Reset
 8000b2a:	f014 0f01 	tst.w	r4, #1
 8000b2e:	d11a      	bne.n	8000b66 <printResetSource+0x4a>
		{
			uartTransmit("Interner Watchdog Reset\n", 24);
		}

		if (reset_flags & WWDG1)											// Window watchdog Reset
 8000b30:	f014 0f02 	tst.w	r4, #2
 8000b34:	d11c      	bne.n	8000b70 <printResetSource+0x54>
		{
			uartTransmit("Window Watchdog Reset\n", 22);
		}

		if (reset_flags & CPURST1)											// CPU Reset
 8000b36:	f014 0f04 	tst.w	r4, #4
 8000b3a:	d11e      	bne.n	8000b7a <printResetSource+0x5e>
		{
			uartTransmit("CPU Reset\n", 10);
		}
		if (reset_flags & BORST1)											// Brown out Reset
 8000b3c:	f014 0f08 	tst.w	r4, #8
 8000b40:	d120      	bne.n	8000b84 <printResetSource+0x68>
		{
			uartTransmit("Brown Out Reset\n", 16);
		}

		if (reset_flags & PORST1)											//Power on Reset / Power down Reser
 8000b42:	f014 0f10 	tst.w	r4, #16
 8000b46:	d122      	bne.n	8000b8e <printResetSource+0x72>
		{
			uartTransmit("Power On Reset\n", 15);
		}

		if (reset_flags & SFTRST1)											// Software Reset
 8000b48:	f014 0f20 	tst.w	r4, #32
 8000b4c:	d124      	bne.n	8000b98 <printResetSource+0x7c>
		{
			uartTransmit("Software Reset\n", 15);
		}

		if (reset_flags & PINRST1)											//NRST pin
 8000b4e:	f014 0f40 	tst.w	r4, #64	; 0x40
 8000b52:	d126      	bne.n	8000ba2 <printResetSource+0x86>
		{
			uartTransmit("PIN Reset\n", 10);
		}

		if (reset_flags & RMVF1)											//NRST pin
 8000b54:	f014 0f80 	tst.w	r4, #128	; 0x80
 8000b58:	d128      	bne.n	8000bac <printResetSource+0x90>
		{
			uartTransmit("RMVF\n", 5);
		}
	}
}
 8000b5a:	bd10      	pop	{r4, pc}
		uartTransmit("Regular Start\r\n", 15);
 8000b5c:	210f      	movs	r1, #15
 8000b5e:	4817      	ldr	r0, [pc, #92]	; (8000bbc <printResetSource+0xa0>)
 8000b60:	f7ff fcee 	bl	8000540 <uartTransmit>
 8000b64:	e7f9      	b.n	8000b5a <printResetSource+0x3e>
			uartTransmit("Interner Watchdog Reset\n", 24);
 8000b66:	2118      	movs	r1, #24
 8000b68:	4815      	ldr	r0, [pc, #84]	; (8000bc0 <printResetSource+0xa4>)
 8000b6a:	f7ff fce9 	bl	8000540 <uartTransmit>
 8000b6e:	e7df      	b.n	8000b30 <printResetSource+0x14>
			uartTransmit("Window Watchdog Reset\n", 22);
 8000b70:	2116      	movs	r1, #22
 8000b72:	4814      	ldr	r0, [pc, #80]	; (8000bc4 <printResetSource+0xa8>)
 8000b74:	f7ff fce4 	bl	8000540 <uartTransmit>
 8000b78:	e7dd      	b.n	8000b36 <printResetSource+0x1a>
			uartTransmit("CPU Reset\n", 10);
 8000b7a:	210a      	movs	r1, #10
 8000b7c:	4812      	ldr	r0, [pc, #72]	; (8000bc8 <printResetSource+0xac>)
 8000b7e:	f7ff fcdf 	bl	8000540 <uartTransmit>
 8000b82:	e7db      	b.n	8000b3c <printResetSource+0x20>
			uartTransmit("Brown Out Reset\n", 16);
 8000b84:	2110      	movs	r1, #16
 8000b86:	4811      	ldr	r0, [pc, #68]	; (8000bcc <printResetSource+0xb0>)
 8000b88:	f7ff fcda 	bl	8000540 <uartTransmit>
 8000b8c:	e7d9      	b.n	8000b42 <printResetSource+0x26>
			uartTransmit("Power On Reset\n", 15);
 8000b8e:	210f      	movs	r1, #15
 8000b90:	480f      	ldr	r0, [pc, #60]	; (8000bd0 <printResetSource+0xb4>)
 8000b92:	f7ff fcd5 	bl	8000540 <uartTransmit>
 8000b96:	e7d7      	b.n	8000b48 <printResetSource+0x2c>
			uartTransmit("Software Reset\n", 15);
 8000b98:	210f      	movs	r1, #15
 8000b9a:	480e      	ldr	r0, [pc, #56]	; (8000bd4 <printResetSource+0xb8>)
 8000b9c:	f7ff fcd0 	bl	8000540 <uartTransmit>
 8000ba0:	e7d5      	b.n	8000b4e <printResetSource+0x32>
			uartTransmit("PIN Reset\n", 10);
 8000ba2:	210a      	movs	r1, #10
 8000ba4:	480c      	ldr	r0, [pc, #48]	; (8000bd8 <printResetSource+0xbc>)
 8000ba6:	f7ff fccb 	bl	8000540 <uartTransmit>
 8000baa:	e7d3      	b.n	8000b54 <printResetSource+0x38>
			uartTransmit("RMVF\n", 5);
 8000bac:	2105      	movs	r1, #5
 8000bae:	480b      	ldr	r0, [pc, #44]	; (8000bdc <printResetSource+0xc0>)
 8000bb0:	f7ff fcc6 	bl	8000540 <uartTransmit>
}
 8000bb4:	e7d1      	b.n	8000b5a <printResetSource+0x3e>
 8000bb6:	bf00      	nop
 8000bb8:	08004b20 	.word	0x08004b20
 8000bbc:	08004b28 	.word	0x08004b28
 8000bc0:	08004b38 	.word	0x08004b38
 8000bc4:	08004b54 	.word	0x08004b54
 8000bc8:	08004b6c 	.word	0x08004b6c
 8000bcc:	08004b78 	.word	0x08004b78
 8000bd0:	08004b8c 	.word	0x08004b8c
 8000bd4:	08004b9c 	.word	0x08004b9c
 8000bd8:	08004bac 	.word	0x08004bac
 8000bdc:	08004bb8 	.word	0x08004bb8

08000be0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000be0:	b500      	push	{lr}
 8000be2:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000be4:	2300      	movs	r3, #0
 8000be6:	9300      	str	r3, [sp, #0]
 8000be8:	9301      	str	r3, [sp, #4]
 8000bea:	9302      	str	r3, [sp, #8]
 8000bec:	9303      	str	r3, [sp, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000bee:	4815      	ldr	r0, [pc, #84]	; (8000c44 <MX_ADC1_Init+0x64>)
 8000bf0:	4a15      	ldr	r2, [pc, #84]	; (8000c48 <MX_ADC1_Init+0x68>)
 8000bf2:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000bf4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000bf8:	6042      	str	r2, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bfa:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bfc:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bfe:	6183      	str	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c00:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c04:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c06:	4a11      	ldr	r2, [pc, #68]	; (8000c4c <MX_ADC1_Init+0x6c>)
 8000c08:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c0a:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000c10:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c14:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c16:	f000 fea3 	bl	8001960 <HAL_ADC_Init>
 8000c1a:	b968      	cbnz	r0, 8000c38 <MX_ADC1_Init+0x58>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000c1c:	2304      	movs	r3, #4
 8000c1e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c20:	2301      	movs	r3, #1
 8000c22:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000c24:	2300      	movs	r3, #0
 8000c26:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c28:	4669      	mov	r1, sp
 8000c2a:	4806      	ldr	r0, [pc, #24]	; (8000c44 <MX_ADC1_Init+0x64>)
 8000c2c:	f000 ff5a 	bl	8001ae4 <HAL_ADC_ConfigChannel>
 8000c30:	b928      	cbnz	r0, 8000c3e <MX_ADC1_Init+0x5e>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c32:	b005      	add	sp, #20
 8000c34:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000c38:	f000 fb72 	bl	8001320 <Error_Handler>
 8000c3c:	e7ee      	b.n	8000c1c <MX_ADC1_Init+0x3c>
    Error_Handler();
 8000c3e:	f000 fb6f 	bl	8001320 <Error_Handler>
}
 8000c42:	e7f6      	b.n	8000c32 <MX_ADC1_Init+0x52>
 8000c44:	20000050 	.word	0x20000050
 8000c48:	40012000 	.word	0x40012000
 8000c4c:	0f000001 	.word	0x0f000001

08000c50 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c50:	b500      	push	{lr}
 8000c52:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c54:	2300      	movs	r3, #0
 8000c56:	9303      	str	r3, [sp, #12]
 8000c58:	9304      	str	r3, [sp, #16]
 8000c5a:	9305      	str	r3, [sp, #20]
 8000c5c:	9306      	str	r3, [sp, #24]
 8000c5e:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC1)
 8000c60:	6802      	ldr	r2, [r0, #0]
 8000c62:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000c66:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 8000c6a:	429a      	cmp	r2, r3
 8000c6c:	d002      	beq.n	8000c74 <HAL_ADC_MspInit+0x24>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000c6e:	b009      	add	sp, #36	; 0x24
 8000c70:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c74:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8000c78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c7a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000c7e:	645a      	str	r2, [r3, #68]	; 0x44
 8000c80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c82:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8000c86:	9201      	str	r2, [sp, #4]
 8000c88:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c8c:	f042 0201 	orr.w	r2, r2, #1
 8000c90:	631a      	str	r2, [r3, #48]	; 0x30
 8000c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c94:	f003 0301 	and.w	r3, r3, #1
 8000c98:	9302      	str	r3, [sp, #8]
 8000c9a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SENSE_TEMP1_Pin|SENSE_TEMP2_Pin|SENSE_TEMP3_Pin|SENSE_TEMP4_Pin
 8000c9c:	23f8      	movs	r3, #248	; 0xf8
 8000c9e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ca0:	2303      	movs	r3, #3
 8000ca2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca8:	a903      	add	r1, sp, #12
 8000caa:	4802      	ldr	r0, [pc, #8]	; (8000cb4 <HAL_ADC_MspInit+0x64>)
 8000cac:	f001 f8ea 	bl	8001e84 <HAL_GPIO_Init>
}
 8000cb0:	e7dd      	b.n	8000c6e <HAL_ADC_MspInit+0x1e>
 8000cb2:	bf00      	nop
 8000cb4:	40020000 	.word	0x40020000

08000cb8 <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan3;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000cb8:	b508      	push	{r3, lr}
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000cba:	480c      	ldr	r0, [pc, #48]	; (8000cec <MX_CAN1_Init+0x34>)
 8000cbc:	4b0c      	ldr	r3, [pc, #48]	; (8000cf0 <MX_CAN1_Init+0x38>)
 8000cbe:	6003      	str	r3, [r0, #0]
  hcan1.Init.Prescaler = 16;
 8000cc0:	2310      	movs	r3, #16
 8000cc2:	6043      	str	r3, [r0, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	6083      	str	r3, [r0, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000cc8:	60c3      	str	r3, [r0, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000cca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000cce:	6102      	str	r2, [r0, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000cd0:	6143      	str	r3, [r0, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000cd2:	7603      	strb	r3, [r0, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000cd4:	7643      	strb	r3, [r0, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000cd6:	7683      	strb	r3, [r0, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000cd8:	76c3      	strb	r3, [r0, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000cda:	7703      	strb	r3, [r0, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000cdc:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000cde:	f000 ffe9 	bl	8001cb4 <HAL_CAN_Init>
 8000ce2:	b900      	cbnz	r0, 8000ce6 <MX_CAN1_Init+0x2e>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000ce4:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000ce6:	f000 fb1b 	bl	8001320 <Error_Handler>
}
 8000cea:	e7fb      	b.n	8000ce4 <MX_CAN1_Init+0x2c>
 8000cec:	200000c0 	.word	0x200000c0
 8000cf0:	40006400 	.word	0x40006400

08000cf4 <MX_CAN3_Init>:
/* CAN3 init function */
void MX_CAN3_Init(void)
{
 8000cf4:	b508      	push	{r3, lr}
  /* USER CODE END CAN3_Init 0 */

  /* USER CODE BEGIN CAN3_Init 1 */

  /* USER CODE END CAN3_Init 1 */
  hcan3.Instance = CAN3;
 8000cf6:	480d      	ldr	r0, [pc, #52]	; (8000d2c <MX_CAN3_Init+0x38>)
 8000cf8:	4b0d      	ldr	r3, [pc, #52]	; (8000d30 <MX_CAN3_Init+0x3c>)
 8000cfa:	6003      	str	r3, [r0, #0]
  hcan3.Init.Prescaler = 6;
 8000cfc:	2306      	movs	r3, #6
 8000cfe:	6043      	str	r3, [r0, #4]
  hcan3.Init.Mode = CAN_MODE_NORMAL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	6083      	str	r3, [r0, #8]
  hcan3.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000d04:	60c3      	str	r3, [r0, #12]
  hcan3.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000d06:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000d0a:	6102      	str	r2, [r0, #16]
  hcan3.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000d0c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000d10:	6142      	str	r2, [r0, #20]
  hcan3.Init.TimeTriggeredMode = DISABLE;
 8000d12:	7603      	strb	r3, [r0, #24]
  hcan3.Init.AutoBusOff = DISABLE;
 8000d14:	7643      	strb	r3, [r0, #25]
  hcan3.Init.AutoWakeUp = DISABLE;
 8000d16:	7683      	strb	r3, [r0, #26]
  hcan3.Init.AutoRetransmission = DISABLE;
 8000d18:	76c3      	strb	r3, [r0, #27]
  hcan3.Init.ReceiveFifoLocked = DISABLE;
 8000d1a:	7703      	strb	r3, [r0, #28]
  hcan3.Init.TransmitFifoPriority = DISABLE;
 8000d1c:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan3) != HAL_OK)
 8000d1e:	f000 ffc9 	bl	8001cb4 <HAL_CAN_Init>
 8000d22:	b900      	cbnz	r0, 8000d26 <MX_CAN3_Init+0x32>
  }
  /* USER CODE BEGIN CAN3_Init 2 */

  /* USER CODE END CAN3_Init 2 */

}
 8000d24:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000d26:	f000 fafb 	bl	8001320 <Error_Handler>
}
 8000d2a:	e7fb      	b.n	8000d24 <MX_CAN3_Init+0x30>
 8000d2c:	20000098 	.word	0x20000098
 8000d30:	40003400 	.word	0x40003400

08000d34 <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000d34:	b500      	push	{lr}
 8000d36:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d38:	2300      	movs	r3, #0
 8000d3a:	9307      	str	r3, [sp, #28]
 8000d3c:	9308      	str	r3, [sp, #32]
 8000d3e:	9309      	str	r3, [sp, #36]	; 0x24
 8000d40:	930a      	str	r3, [sp, #40]	; 0x28
 8000d42:	930b      	str	r3, [sp, #44]	; 0x2c
  if(canHandle->Instance==CAN1)
 8000d44:	6803      	ldr	r3, [r0, #0]
 8000d46:	4a38      	ldr	r2, [pc, #224]	; (8000e28 <HAL_CAN_MspInit+0xf4>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d005      	beq.n	8000d58 <HAL_CAN_MspInit+0x24>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
  else if(canHandle->Instance==CAN3)
 8000d4c:	4a37      	ldr	r2, [pc, #220]	; (8000e2c <HAL_CAN_MspInit+0xf8>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d02b      	beq.n	8000daa <HAL_CAN_MspInit+0x76>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 8000d52:	b00d      	add	sp, #52	; 0x34
 8000d54:	f85d fb04 	ldr.w	pc, [sp], #4
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000d58:	4a35      	ldr	r2, [pc, #212]	; (8000e30 <HAL_CAN_MspInit+0xfc>)
 8000d5a:	6813      	ldr	r3, [r2, #0]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000d60:	2b01      	cmp	r3, #1
 8000d62:	d017      	beq.n	8000d94 <HAL_CAN_MspInit+0x60>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d64:	4b33      	ldr	r3, [pc, #204]	; (8000e34 <HAL_CAN_MspInit+0x100>)
 8000d66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d68:	f042 0208 	orr.w	r2, r2, #8
 8000d6c:	631a      	str	r2, [r3, #48]	; 0x30
 8000d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d70:	f003 0308 	and.w	r3, r3, #8
 8000d74:	9302      	str	r3, [sp, #8]
 8000d76:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d7c:	2202      	movs	r2, #2
 8000d7e:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d80:	2200      	movs	r2, #0
 8000d82:	9209      	str	r2, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d84:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d86:	2309      	movs	r3, #9
 8000d88:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d8a:	a907      	add	r1, sp, #28
 8000d8c:	482a      	ldr	r0, [pc, #168]	; (8000e38 <HAL_CAN_MspInit+0x104>)
 8000d8e:	f001 f879 	bl	8001e84 <HAL_GPIO_Init>
 8000d92:	e7de      	b.n	8000d52 <HAL_CAN_MspInit+0x1e>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000d94:	4b27      	ldr	r3, [pc, #156]	; (8000e34 <HAL_CAN_MspInit+0x100>)
 8000d96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d98:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000d9c:	641a      	str	r2, [r3, #64]	; 0x40
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000da4:	9301      	str	r3, [sp, #4]
 8000da6:	9b01      	ldr	r3, [sp, #4]
 8000da8:	e7dc      	b.n	8000d64 <HAL_CAN_MspInit+0x30>
    __HAL_RCC_CAN3_CLK_ENABLE();
 8000daa:	4b22      	ldr	r3, [pc, #136]	; (8000e34 <HAL_CAN_MspInit+0x100>)
 8000dac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000db2:	641a      	str	r2, [r3, #64]	; 0x40
 8000db4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000db6:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8000dba:	9203      	str	r2, [sp, #12]
 8000dbc:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_CAN2_CLK_ENABLE();
 8000dbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000dc0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8000dc4:	641a      	str	r2, [r3, #64]	; 0x40
 8000dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000dcc:	9304      	str	r3, [sp, #16]
 8000dce:	9b04      	ldr	r3, [sp, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8000dd0:	4a17      	ldr	r2, [pc, #92]	; (8000e30 <HAL_CAN_MspInit+0xfc>)
 8000dd2:	6813      	ldr	r3, [r2, #0]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d019      	beq.n	8000e10 <HAL_CAN_MspInit+0xdc>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ddc:	4b15      	ldr	r3, [pc, #84]	; (8000e34 <HAL_CAN_MspInit+0x100>)
 8000dde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000de0:	f042 0201 	orr.w	r2, r2, #1
 8000de4:	631a      	str	r2, [r3, #48]	; 0x30
 8000de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000de8:	f003 0301 	and.w	r3, r3, #1
 8000dec:	9306      	str	r3, [sp, #24]
 8000dee:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8000df0:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8000df4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 8000e02:	230b      	movs	r3, #11
 8000e04:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e06:	a907      	add	r1, sp, #28
 8000e08:	480c      	ldr	r0, [pc, #48]	; (8000e3c <HAL_CAN_MspInit+0x108>)
 8000e0a:	f001 f83b 	bl	8001e84 <HAL_GPIO_Init>
}
 8000e0e:	e7a0      	b.n	8000d52 <HAL_CAN_MspInit+0x1e>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8000e10:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <HAL_CAN_MspInit+0x100>)
 8000e12:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e14:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000e18:	641a      	str	r2, [r3, #64]	; 0x40
 8000e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e20:	9305      	str	r3, [sp, #20]
 8000e22:	9b05      	ldr	r3, [sp, #20]
 8000e24:	e7da      	b.n	8000ddc <HAL_CAN_MspInit+0xa8>
 8000e26:	bf00      	nop
 8000e28:	40006400 	.word	0x40006400
 8000e2c:	40003400 	.word	0x40003400
 8000e30:	20000028 	.word	0x20000028
 8000e34:	40023800 	.word	0x40023800
 8000e38:	40020c00 	.word	0x40020c00
 8000e3c:	40020000 	.word	0x40020000

08000e40 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000e44:	b08f      	sub	sp, #60	; 0x3c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e46:	2400      	movs	r4, #0
 8000e48:	9409      	str	r4, [sp, #36]	; 0x24
 8000e4a:	940a      	str	r4, [sp, #40]	; 0x28
 8000e4c:	940b      	str	r4, [sp, #44]	; 0x2c
 8000e4e:	940c      	str	r4, [sp, #48]	; 0x30
 8000e50:	940d      	str	r4, [sp, #52]	; 0x34

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e52:	4b92      	ldr	r3, [pc, #584]	; (800109c <MX_GPIO_Init+0x25c>)
 8000e54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e56:	f042 0210 	orr.w	r2, r2, #16
 8000e5a:	631a      	str	r2, [r3, #48]	; 0x30
 8000e5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e5e:	f002 0210 	and.w	r2, r2, #16
 8000e62:	9201      	str	r2, [sp, #4]
 8000e64:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e68:	f042 0204 	orr.w	r2, r2, #4
 8000e6c:	631a      	str	r2, [r3, #48]	; 0x30
 8000e6e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e70:	f002 0204 	and.w	r2, r2, #4
 8000e74:	9202      	str	r2, [sp, #8]
 8000e76:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e7a:	f042 0220 	orr.w	r2, r2, #32
 8000e7e:	631a      	str	r2, [r3, #48]	; 0x30
 8000e80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e82:	f002 0220 	and.w	r2, r2, #32
 8000e86:	9203      	str	r2, [sp, #12]
 8000e88:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e8c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000e90:	631a      	str	r2, [r3, #48]	; 0x30
 8000e92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e94:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000e98:	9204      	str	r2, [sp, #16]
 8000e9a:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e9e:	f042 0201 	orr.w	r2, r2, #1
 8000ea2:	631a      	str	r2, [r3, #48]	; 0x30
 8000ea4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ea6:	f002 0201 	and.w	r2, r2, #1
 8000eaa:	9205      	str	r2, [sp, #20]
 8000eac:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000eb0:	f042 0202 	orr.w	r2, r2, #2
 8000eb4:	631a      	str	r2, [r3, #48]	; 0x30
 8000eb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000eb8:	f002 0202 	and.w	r2, r2, #2
 8000ebc:	9206      	str	r2, [sp, #24]
 8000ebe:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ec0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ec2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000ec6:	631a      	str	r2, [r3, #48]	; 0x30
 8000ec8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000eca:	f002 0240 	and.w	r2, r2, #64	; 0x40
 8000ece:	9207      	str	r2, [sp, #28]
 8000ed0:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ed2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ed4:	f042 0208 	orr.w	r2, r2, #8
 8000ed8:	631a      	str	r2, [r3, #48]	; 0x30
 8000eda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000edc:	f003 0308 	and.w	r3, r3, #8
 8000ee0:	9308      	str	r3, [sp, #32]
 8000ee2:	9b08      	ldr	r3, [sp, #32]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, INLET_RED_Pin|AMS_OK_Pin|ISOSPI_EN_Pin|FREIGABE_Pin
 8000ee4:	4f6e      	ldr	r7, [pc, #440]	; (80010a0 <MX_GPIO_Init+0x260>)
 8000ee6:	4622      	mov	r2, r4
 8000ee8:	f248 0187 	movw	r1, #32903	; 0x8087
 8000eec:	4638      	mov	r0, r7
 8000eee:	f001 f8c1 	bl	8002074 <HAL_GPIO_WritePin>
                          |INLET_GREEN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_ON_GPIO_Port, POWER_ON_Pin, GPIO_PIN_RESET);
 8000ef2:	f8df b1b8 	ldr.w	fp, [pc, #440]	; 80010ac <MX_GPIO_Init+0x26c>
 8000ef6:	4622      	mov	r2, r4
 8000ef8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000efc:	4658      	mov	r0, fp
 8000efe:	f001 f8b9 	bl	8002074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin, GPIO_PIN_RESET);
 8000f02:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 80010b0 <MX_GPIO_Init+0x270>
 8000f06:	4622      	mov	r2, r4
 8000f08:	f242 0102 	movw	r1, #8194	; 0x2002
 8000f0c:	4648      	mov	r0, r9
 8000f0e:	f001 f8b1 	bl	8002074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin, GPIO_PIN_RESET);
 8000f12:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 80010b4 <MX_GPIO_Init+0x274>
 8000f16:	4622      	mov	r2, r4
 8000f18:	f240 6102 	movw	r1, #1538	; 0x602
 8000f1c:	4650      	mov	r0, sl
 8000f1e:	f001 f8a9 	bl	8002074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);
 8000f22:	4622      	mov	r2, r4
 8000f24:	f244 0184 	movw	r1, #16516	; 0x4084
 8000f28:	485e      	ldr	r0, [pc, #376]	; (80010a4 <MX_GPIO_Init+0x264>)
 8000f2a:	f001 f8a3 	bl	8002074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISOSPI_CS_GPIO_Port, ISOSPI_CS_Pin, GPIO_PIN_SET);
 8000f2e:	2201      	movs	r2, #1
 8000f30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f34:	4638      	mov	r0, r7
 8000f36:	f001 f89d 	bl	8002074 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 8000f3a:	4622      	mov	r2, r4
 8000f3c:	f24f 01bc 	movw	r1, #61628	; 0xf0bc
 8000f40:	4859      	ldr	r0, [pc, #356]	; (80010a8 <MX_GPIO_Init+0x268>)
 8000f42:	f001 f897 	bl	8002074 <HAL_GPIO_WritePin>
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DIGITAL1_Pin|DIGITAL2_Pin, GPIO_PIN_RESET);
 8000f46:	f8df 8170 	ldr.w	r8, [pc, #368]	; 80010b8 <MX_GPIO_Init+0x278>
 8000f4a:	4622      	mov	r2, r4
 8000f4c:	2118      	movs	r1, #24
 8000f4e:	4640      	mov	r0, r8
 8000f50:	f001 f890 	bl	8002074 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = INLET_RED_Pin|AMS_OK_Pin|ISOSPI_CS_Pin|ISOSPI_EN_Pin
 8000f54:	f648 0387 	movw	r3, #34951	; 0x8887
 8000f58:	9309      	str	r3, [sp, #36]	; 0x24
                          |FREIGABE_Pin|INLET_GREEN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f5a:	2501      	movs	r5, #1
 8000f5c:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f60:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f62:	a909      	add	r1, sp, #36	; 0x24
 8000f64:	4638      	mov	r0, r7
 8000f66:	f000 ff8d 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = SENSE_SDC_HVIL_Pin|SENSE_SDC_BTB_Pin|SENSE_SDC_MOTOR_Pin|IMD_OK_IN_Pin;
 8000f6a:	f44f 739c 	mov.w	r3, #312	; 0x138
 8000f6e:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f70:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f74:	a909      	add	r1, sp, #36	; 0x24
 8000f76:	4638      	mov	r0, r7
 8000f78:	f000 ff84 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE6 PE10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_10;
 8000f7c:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8000f80:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f82:	2603      	movs	r6, #3
 8000f84:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f86:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f88:	a909      	add	r1, sp, #36	; 0x24
 8000f8a:	4638      	mov	r0, r7
 8000f8c:	f000 ff7a 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = POWER_ON_Pin;
 8000f90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f94:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f96:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f98:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(POWER_ON_GPIO_Port, &GPIO_InitStruct);
 8000f9c:	a909      	add	r1, sp, #36	; 0x24
 8000f9e:	4658      	mov	r0, fp
 8000fa0:	f000 ff70 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 PC0 PC1
                           PC2 PC3 PC4 PC5
                           PCPin PC7 PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
 8000fa4:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8000fa8:	9309      	str	r3, [sp, #36]	; 0x24
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |SD_SW_Pin|GPIO_PIN_7|SD_D0_Pin|SD_D1_Pin
                          |SD_D2_Pin|SD_D3_Pin|SD_SCK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000faa:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fae:	a909      	add	r1, sp, #36	; 0x24
 8000fb0:	4658      	mov	r0, fp
 8000fb2:	f000 ff67 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF3 PF4 PF5
                           PFPin PFPin PFPin PFPin
                           PF10 PF11 PF12 PF14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8000fb6:	f645 73f9 	movw	r3, #24569	; 0x5ff9
 8000fba:	9309      	str	r3, [sp, #36]	; 0x24
                          |SPI_CS_Pin|SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fbc:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fbe:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fc0:	a909      	add	r1, sp, #36	; 0x24
 8000fc2:	4648      	mov	r0, r9
 8000fc4:	f000 ff5e 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = TRIGGER_CURRENT_Pin|PRECHARGE_OUT_Pin;
 8000fc8:	f242 0302 	movw	r3, #8194	; 0x2002
 8000fcc:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fce:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd2:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fd4:	a909      	add	r1, sp, #36	; 0x24
 8000fd6:	4648      	mov	r0, r9
 8000fd8:	f000 ff54 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = OVC_SENSE_Pin|PRECHARGE_IN_Pin;
 8000fdc:	f248 0304 	movw	r3, #32772	; 0x8004
 8000fe0:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fe2:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe4:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000fe6:	a909      	add	r1, sp, #36	; 0x24
 8000fe8:	4648      	mov	r0, r9
 8000fea:	f000 ff4b 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = CRASH_Pin|HW_WAKE_Pin|BUTTON2_Pin|BUTTON1_Pin;
 8000fee:	f641 0305 	movw	r3, #6149	; 0x1805
 8000ff2:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff4:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff8:	a909      	add	r1, sp, #36	; 0x24
 8000ffa:	4650      	mov	r0, sl
 8000ffc:	f000 ff42 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = IMD_OK_OUT_Pin|HEATER2_Pin|HEATER1_Pin;
 8001000:	f240 6302 	movw	r3, #1538	; 0x602
 8001004:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001006:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001008:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100c:	a909      	add	r1, sp, #36	; 0x24
 800100e:	4650      	mov	r0, sl
 8001010:	f000 ff38 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB11
                           PB12 PB13 PB15 PB4
                           PB5 PB6 PBPin PBPin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8001014:	f64b 7373 	movw	r3, #49011	; 0xbf73
 8001018:	9309      	str	r3, [sp, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|I2C_SCL_Pin|I2C_SDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800101a:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800101e:	a909      	add	r1, sp, #36	; 0x24
 8001020:	4820      	ldr	r0, [pc, #128]	; (80010a4 <MX_GPIO_Init+0x264>)
 8001022:	f000 ff2f 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin|RED_LED_Pin|BLUE_LED_Pin;
 8001026:	f244 0384 	movw	r3, #16516	; 0x4084
 800102a:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102c:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001030:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001032:	a909      	add	r1, sp, #36	; 0x24
 8001034:	481b      	ldr	r0, [pc, #108]	; (80010a4 <MX_GPIO_Init+0x264>)
 8001036:	f000 ff25 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG6 PG8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_8;
 800103a:	f240 1343 	movw	r3, #323	; 0x143
 800103e:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001040:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001044:	a909      	add	r1, sp, #36	; 0x24
 8001046:	4818      	ldr	r0, [pc, #96]	; (80010a8 <MX_GPIO_Init+0x268>)
 8001048:	f000 ff1c 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|SD_CMD_Pin;
 800104c:	f240 7304 	movw	r3, #1796	; 0x704
 8001050:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001052:	960a      	str	r6, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001056:	a909      	add	r1, sp, #36	; 0x24
 8001058:	4640      	mov	r0, r8
 800105a:	f000 ff13 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KL15_Pin;
 800105e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001062:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001064:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001066:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(KL15_GPIO_Port, &GPIO_InitStruct);
 8001068:	a909      	add	r1, sp, #36	; 0x24
 800106a:	4640      	mov	r0, r8
 800106c:	f000 ff0a 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin
                           PGPin PGPin PGPin PGPin
                           PGPin */
  GPIO_InitStruct.Pin = HV_N_Pin|HV_P_Pin|HV_M_Pin|HV_Charger_Pin
 8001070:	f24f 03bc 	movw	r3, #61628	; 0xf0bc
 8001074:	9309      	str	r3, [sp, #36]	; 0x24
                          |AKKU_LED_Pin|POTI_RS_Pin|POTI_SHDN_Pin|RECUPERATION_Pin
                          |AMS_LIMIT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001076:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800107a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800107c:	a909      	add	r1, sp, #36	; 0x24
 800107e:	480a      	ldr	r0, [pc, #40]	; (80010a8 <MX_GPIO_Init+0x268>)
 8001080:	f000 ff00 	bl	8001e84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = DIGITAL1_Pin|DIGITAL2_Pin;
 8001084:	2318      	movs	r3, #24
 8001086:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001088:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800108e:	a909      	add	r1, sp, #36	; 0x24
 8001090:	4640      	mov	r0, r8
 8001092:	f000 fef7 	bl	8001e84 <HAL_GPIO_Init>

}
 8001096:	b00f      	add	sp, #60	; 0x3c
 8001098:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800109c:	40023800 	.word	0x40023800
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40020400 	.word	0x40020400
 80010a8:	40021800 	.word	0x40021800
 80010ac:	40020800 	.word	0x40020800
 80010b0:	40021400 	.word	0x40021400
 80010b4:	40020000 	.word	0x40020000
 80010b8:	40020c00 	.word	0x40020c00

080010bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010bc:	b530      	push	{r4, r5, lr}
 80010be:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c0:	2234      	movs	r2, #52	; 0x34
 80010c2:	2100      	movs	r1, #0
 80010c4:	a82b      	add	r0, sp, #172	; 0xac
 80010c6:	f003 fb17 	bl	80046f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010ca:	2400      	movs	r4, #0
 80010cc:	9426      	str	r4, [sp, #152]	; 0x98
 80010ce:	9427      	str	r4, [sp, #156]	; 0x9c
 80010d0:	9428      	str	r4, [sp, #160]	; 0xa0
 80010d2:	9429      	str	r4, [sp, #164]	; 0xa4
 80010d4:	942a      	str	r4, [sp, #168]	; 0xa8
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010d6:	2290      	movs	r2, #144	; 0x90
 80010d8:	4621      	mov	r1, r4
 80010da:	a802      	add	r0, sp, #8
 80010dc:	f003 fb0c 	bl	80046f8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010e0:	4b20      	ldr	r3, [pc, #128]	; (8001164 <SystemClock_Config+0xa8>)
 80010e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010e4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80010e8:	641a      	str	r2, [r3, #64]	; 0x40
 80010ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010f4:	4b1c      	ldr	r3, [pc, #112]	; (8001168 <SystemClock_Config+0xac>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80010fc:	601a      	str	r2, [r3, #0]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001104:	9301      	str	r3, [sp, #4]
 8001106:	9b01      	ldr	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001108:	2301      	movs	r3, #1
 800110a:	932b      	str	r3, [sp, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800110c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001110:	932c      	str	r3, [sp, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001112:	2502      	movs	r5, #2
 8001114:	9531      	str	r5, [sp, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001116:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800111a:	9332      	str	r3, [sp, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 800111c:	2319      	movs	r3, #25
 800111e:	9333      	str	r3, [sp, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001120:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8001124:	9334      	str	r3, [sp, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001126:	9535      	str	r5, [sp, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001128:	2308      	movs	r3, #8
 800112a:	9336      	str	r3, [sp, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = 2;
 800112c:	9537      	str	r5, [sp, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800112e:	a82b      	add	r0, sp, #172	; 0xac
 8001130:	f000 ffe4 	bl	80020fc <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001134:	f000 ffa4 	bl	8002080 <HAL_PWREx_EnableOverDrive>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001138:	230f      	movs	r3, #15
 800113a:	9326      	str	r3, [sp, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800113c:	9527      	str	r5, [sp, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800113e:	9428      	str	r4, [sp, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001140:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001144:	9329      	str	r3, [sp, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001146:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800114a:	932a      	str	r3, [sp, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 800114c:	2107      	movs	r1, #7
 800114e:	a826      	add	r0, sp, #152	; 0x98
 8001150:	f001 fa48 	bl	80025e4 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001154:	2380      	movs	r3, #128	; 0x80
 8001156:	9302      	str	r3, [sp, #8]
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001158:	9414      	str	r4, [sp, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800115a:	a802      	add	r0, sp, #8
 800115c:	f001 fb1a 	bl	8002794 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
}
 8001160:	b039      	add	sp, #228	; 0xe4
 8001162:	bd30      	pop	{r4, r5, pc}
 8001164:	40023800 	.word	0x40023800
 8001168:	40007000 	.word	0x40007000

0800116c <main>:
{
 800116c:	b508      	push	{r3, lr}
  HAL_Init();
 800116e:	f000 fba1 	bl	80018b4 <HAL_Init>
  SystemClock_Config();
 8001172:	f7ff ffa3 	bl	80010bc <SystemClock_Config>
  MX_GPIO_Init();
 8001176:	f7ff fe63 	bl	8000e40 <MX_GPIO_Init>
  MX_CAN1_Init();
 800117a:	f7ff fd9d 	bl	8000cb8 <MX_CAN1_Init>
  MX_SPI4_Init();
 800117e:	f000 f8f7 	bl	8001370 <MX_SPI4_Init>
  MX_USART2_UART_Init();
 8001182:	f000 faf7 	bl	8001774 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001186:	f7ff fd2b 	bl	8000be0 <MX_ADC1_Init>
  MX_TIM1_Init();
 800118a:	f000 f9c1 	bl	8001510 <MX_TIM1_Init>
  MX_TIM4_Init();
 800118e:	f000 fa95 	bl	80016bc <MX_TIM4_Init>
  MX_SPI1_Init();
 8001192:	f000 f8c7 	bl	8001324 <MX_SPI1_Init>
  MX_CAN3_Init();
 8001196:	f7ff fdad 	bl	8000cf4 <MX_CAN3_Init>
	printResetSource(readResetSource());
 800119a:	f7ff fc8b 	bl	8000ab4 <readResetSource>
 800119e:	f7ff fcbd 	bl	8000b1c <printResetSource>
	uartTransmit(TEST_STRING_UART, sizeof(TEST_STRING_UART));
 80011a2:	213a      	movs	r1, #58	; 0x3a
 80011a4:	4853      	ldr	r0, [pc, #332]	; (80012f4 <main+0x188>)
 80011a6:	f7ff f9cb 	bl	8000540 <uartTransmit>
	collectSystemInfo();
 80011aa:	f7ff fc63 	bl	8000a74 <collectSystemInfo>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 80011ae:	4c52      	ldr	r4, [pc, #328]	; (80012f8 <main+0x18c>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	2180      	movs	r1, #128	; 0x80
 80011b4:	4620      	mov	r0, r4
 80011b6:	f000 ff5d 	bl	8002074 <HAL_GPIO_WritePin>
uartTransmit(TEST_BLUE_LED, sizeof(TEST_BLUE_LED));
 80011ba:	211e      	movs	r1, #30
 80011bc:	484f      	ldr	r0, [pc, #316]	; (80012fc <main+0x190>)
 80011be:	f7ff f9bf 	bl	8000540 <uartTransmit>
    HAL_Delay(1000);
 80011c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011c6:	f000 fb93 	bl	80018f0 <HAL_Delay>
    HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 80011ca:	2200      	movs	r2, #0
 80011cc:	2180      	movs	r1, #128	; 0x80
 80011ce:	4620      	mov	r0, r4
 80011d0:	f000 ff50 	bl	8002074 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 80011d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011d8:	f000 fb8a 	bl	80018f0 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 80011dc:	2201      	movs	r2, #1
 80011de:	2104      	movs	r1, #4
 80011e0:	4620      	mov	r0, r4
 80011e2:	f000 ff47 	bl	8002074 <HAL_GPIO_WritePin>
uartTransmit(TEST_GREEN_LED, sizeof(TEST_GREEN_LED));
 80011e6:	211f      	movs	r1, #31
 80011e8:	4845      	ldr	r0, [pc, #276]	; (8001300 <main+0x194>)
 80011ea:	f7ff f9a9 	bl	8000540 <uartTransmit>
    HAL_Delay(1000);
 80011ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011f2:	f000 fb7d 	bl	80018f0 <HAL_Delay>
    HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2104      	movs	r1, #4
 80011fa:	4620      	mov	r0, r4
 80011fc:	f000 ff3a 	bl	8002074 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001200:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001204:	f000 fb74 	bl	80018f0 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8001208:	2201      	movs	r2, #1
 800120a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800120e:	4620      	mov	r0, r4
 8001210:	f000 ff30 	bl	8002074 <HAL_GPIO_WritePin>
uartTransmit(TEST_RED_LED, sizeof(TEST_RED_LED));
 8001214:	211d      	movs	r1, #29
 8001216:	483b      	ldr	r0, [pc, #236]	; (8001304 <main+0x198>)
 8001218:	f7ff f992 	bl	8000540 <uartTransmit>
    HAL_Delay(1000);
 800121c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001220:	f000 fb66 	bl	80018f0 <HAL_Delay>
    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 8001224:	2200      	movs	r2, #0
 8001226:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800122a:	4620      	mov	r0, r4
 800122c:	f000 ff22 	bl	8002074 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 8001230:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001234:	f000 fb5c 	bl	80018f0 <HAL_Delay>
    HAL_GPIO_WritePin(ISOSPI_EN_GPIO_Port, ISOSPI_EN_Pin, GPIO_PIN_SET);
 8001238:	2201      	movs	r2, #1
 800123a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800123e:	4832      	ldr	r0, [pc, #200]	; (8001308 <main+0x19c>)
 8001240:	f000 ff18 	bl	8002074 <HAL_GPIO_WritePin>
    uartTransmit("\n", 1);
 8001244:	2101      	movs	r1, #1
 8001246:	4831      	ldr	r0, [pc, #196]	; (800130c <main+0x1a0>)
 8001248:	f7ff f97a 	bl	8000540 <uartTransmit>
uartTransmit(TEST_LTC6811, sizeof(TEST_LTC6811));
 800124c:	2122      	movs	r1, #34	; 0x22
 800124e:	4830      	ldr	r0, [pc, #192]	; (8001310 <main+0x1a4>)
 8001250:	f7ff f976 	bl	8000540 <uartTransmit>
	if ((temp = ltc6811_check()) != 0)									// LTC6804 Selftest durchführen
 8001254:	f7ff fa52 	bl	80006fc <ltc6811_check>
 8001258:	4a2e      	ldr	r2, [pc, #184]	; (8001314 <main+0x1a8>)
 800125a:	7010      	strb	r0, [r2, #0]
 800125c:	bbd0      	cbnz	r0, 80012d4 <main+0x168>
	ltc6811_read(RDCFG, &data[0]);
 800125e:	4c2e      	ldr	r4, [pc, #184]	; (8001318 <main+0x1ac>)
 8001260:	4621      	mov	r1, r4
 8001262:	2002      	movs	r0, #2
 8001264:	f7ff fa16 	bl	8000694 <ltc6811_read>
	ltc6811(CLRCELL);
 8001268:	f240 7011 	movw	r0, #1809	; 0x711
 800126c:	f7ff f9d4 	bl	8000618 <ltc6811>
	ltc6811(CLRSTAT);
 8001270:	f240 7013 	movw	r0, #1811	; 0x713
 8001274:	f7ff f9d0 	bl	8000618 <ltc6811>
	ltc6811(CLRAUX);
 8001278:	f240 7012 	movw	r0, #1810	; 0x712
 800127c:	f7ff f9cc 	bl	8000618 <ltc6811>
	ltc6811(ADAX | MD262 | GPIOALL);
 8001280:	f44f 60bc 	mov.w	r0, #1504	; 0x5e0
 8001284:	f7ff f9c8 	bl	8000618 <ltc6811>
	ltc6811_read(RDAUXA, &data[0]);
 8001288:	4621      	mov	r1, r4
 800128a:	200c      	movs	r0, #12
 800128c:	f7ff fa02 	bl	8000694 <ltc6811_read>
	    HAL_Delay(500);
 8001290:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
		ltc6811_read(RDCVB, &data[6]);
 8001294:	1da5      	adds	r5, r4, #6
	    HAL_Delay(500);
 8001296:	4630      	mov	r0, r6
 8001298:	f000 fb2a 	bl	80018f0 <HAL_Delay>
		ltc6811(ADCVC | MD2714 | CELLALL);
 800129c:	f44f 7038 	mov.w	r0, #736	; 0x2e0
 80012a0:	f7ff f9ba 	bl	8000618 <ltc6811>
		ltc6811_read(RDCVA, &data[0]);
 80012a4:	4621      	mov	r1, r4
 80012a6:	2004      	movs	r0, #4
 80012a8:	f7ff f9f4 	bl	8000694 <ltc6811_read>
		ltc6811_read(RDCVB, &data[6]);
 80012ac:	4629      	mov	r1, r5
 80012ae:	2006      	movs	r0, #6
 80012b0:	f7ff f9f0 	bl	8000694 <ltc6811_read>
		ltc6811_read(RDCVC, &data[12]);
 80012b4:	f104 010c 	add.w	r1, r4, #12
 80012b8:	2008      	movs	r0, #8
 80012ba:	f7ff f9eb 	bl	8000694 <ltc6811_read>
		ltc6811_read(RDCVD, &data[18]);
 80012be:	f104 0112 	add.w	r1, r4, #18
 80012c2:	200a      	movs	r0, #10
 80012c4:	f7ff f9e6 	bl	8000694 <ltc6811_read>
		ltc6811_read(RDCFG, &data[26]);
 80012c8:	f104 011a 	add.w	r1, r4, #26
 80012cc:	2002      	movs	r0, #2
 80012ce:	f7ff f9e1 	bl	8000694 <ltc6811_read>
  while (1)
 80012d2:	e7e0      	b.n	8001296 <main+0x12a>
uartTransmit(LTC6811_FAILED, sizeof(LTC6811_FAILED));					// Ausgabe bei Fehlerhaftem Selbsttest
 80012d4:	211f      	movs	r1, #31
 80012d6:	4811      	ldr	r0, [pc, #68]	; (800131c <main+0x1b0>)
 80012d8:	f7ff f932 	bl	8000540 <uartTransmit>
	    HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);// Ausgabe auf LEDs
 80012dc:	2201      	movs	r2, #1
 80012de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80012e2:	4620      	mov	r0, r4
 80012e4:	f000 fec6 	bl	8002074 <HAL_GPIO_WritePin>
	    uartTransmitNumber(temp, 10);
 80012e8:	210a      	movs	r1, #10
 80012ea:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <main+0x1a8>)
 80012ec:	7818      	ldrb	r0, [r3, #0]
 80012ee:	f7ff f933 	bl	8000558 <uartTransmitNumber>
 80012f2:	e7b4      	b.n	800125e <main+0xf2>
 80012f4:	08004bc0 	.word	0x08004bc0
 80012f8:	40020400 	.word	0x40020400
 80012fc:	08004bfc 	.word	0x08004bfc
 8001300:	08004c1c 	.word	0x08004c1c
 8001304:	08004c3c 	.word	0x08004c3c
 8001308:	40021000 	.word	0x40021000
 800130c:	08004bf8 	.word	0x08004bf8
 8001310:	08004c5c 	.word	0x08004c5c
 8001314:	200000e8 	.word	0x200000e8
 8001318:	2000002c 	.word	0x2000002c
 800131c:	08004c80 	.word	0x08004c80

08001320 <Error_Handler>:
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001320:	4770      	bx	lr
	...

08001324 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi4;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001324:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001326:	4810      	ldr	r0, [pc, #64]	; (8001368 <MX_SPI1_Init+0x44>)
 8001328:	4b10      	ldr	r3, [pc, #64]	; (800136c <MX_SPI1_Init+0x48>)
 800132a:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800132c:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001330:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001332:	2300      	movs	r3, #0
 8001334:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8001336:	f44f 7240 	mov.w	r2, #768	; 0x300
 800133a:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800133c:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800133e:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001340:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001344:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001346:	61c3      	str	r3, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001348:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800134a:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800134c:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800134e:	2207      	movs	r2, #7
 8001350:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001352:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001354:	2308      	movs	r3, #8
 8001356:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001358:	f001 fe72 	bl	8003040 <HAL_SPI_Init>
 800135c:	b900      	cbnz	r0, 8001360 <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800135e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001360:	f7ff ffde 	bl	8001320 <Error_Handler>
}
 8001364:	e7fb      	b.n	800135e <MX_SPI1_Init+0x3a>
 8001366:	bf00      	nop
 8001368:	20000150 	.word	0x20000150
 800136c:	40013000 	.word	0x40013000

08001370 <MX_SPI4_Init>:
/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8001370:	b508      	push	{r3, lr}
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8001372:	4811      	ldr	r0, [pc, #68]	; (80013b8 <MX_SPI4_Init+0x48>)
 8001374:	4b11      	ldr	r3, [pc, #68]	; (80013bc <MX_SPI4_Init+0x4c>)
 8001376:	6003      	str	r3, [r0, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001378:	f44f 7382 	mov.w	r3, #260	; 0x104
 800137c:	6043      	str	r3, [r0, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800137e:	2300      	movs	r3, #0
 8001380:	6083      	str	r3, [r0, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001382:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001386:	60c2      	str	r2, [r0, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001388:	2202      	movs	r2, #2
 800138a:	6102      	str	r2, [r0, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 800138c:	2201      	movs	r2, #1
 800138e:	6142      	str	r2, [r0, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001390:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001394:	6182      	str	r2, [r0, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001396:	2230      	movs	r2, #48	; 0x30
 8001398:	61c2      	str	r2, [r0, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800139a:	6203      	str	r3, [r0, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800139c:	6243      	str	r3, [r0, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800139e:	6283      	str	r3, [r0, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 7;
 80013a0:	2207      	movs	r2, #7
 80013a2:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80013a4:	6303      	str	r3, [r0, #48]	; 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80013a6:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 80013a8:	f001 fe4a 	bl	8003040 <HAL_SPI_Init>
 80013ac:	b900      	cbnz	r0, 80013b0 <MX_SPI4_Init+0x40>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 80013ae:	bd08      	pop	{r3, pc}
    Error_Handler();
 80013b0:	f7ff ffb6 	bl	8001320 <Error_Handler>
}
 80013b4:	e7fb      	b.n	80013ae <MX_SPI4_Init+0x3e>
 80013b6:	bf00      	nop
 80013b8:	200000ec 	.word	0x200000ec
 80013bc:	40013400 	.word	0x40013400

080013c0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80013c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013c2:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c4:	2300      	movs	r3, #0
 80013c6:	9305      	str	r3, [sp, #20]
 80013c8:	9306      	str	r3, [sp, #24]
 80013ca:	9307      	str	r3, [sp, #28]
 80013cc:	9308      	str	r3, [sp, #32]
 80013ce:	9309      	str	r3, [sp, #36]	; 0x24
  if(spiHandle->Instance==SPI1)
 80013d0:	6803      	ldr	r3, [r0, #0]
 80013d2:	4a30      	ldr	r2, [pc, #192]	; (8001494 <HAL_SPI_MspInit+0xd4>)
 80013d4:	4293      	cmp	r3, r2
 80013d6:	d004      	beq.n	80013e2 <HAL_SPI_MspInit+0x22>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(spiHandle->Instance==SPI4)
 80013d8:	4a2f      	ldr	r2, [pc, #188]	; (8001498 <HAL_SPI_MspInit+0xd8>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d037      	beq.n	800144e <HAL_SPI_MspInit+0x8e>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 80013de:	b00b      	add	sp, #44	; 0x2c
 80013e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 80013e2:	4b2e      	ldr	r3, [pc, #184]	; (800149c <HAL_SPI_MspInit+0xdc>)
 80013e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80013ea:	645a      	str	r2, [r3, #68]	; 0x44
 80013ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013ee:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80013f2:	9200      	str	r2, [sp, #0]
 80013f4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013f8:	f042 0208 	orr.w	r2, r2, #8
 80013fc:	631a      	str	r2, [r3, #48]	; 0x30
 80013fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001400:	f002 0208 	and.w	r2, r2, #8
 8001404:	9201      	str	r2, [sp, #4]
 8001406:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001408:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800140a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800140e:	631a      	str	r2, [r3, #48]	; 0x30
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001416:	9302      	str	r3, [sp, #8]
 8001418:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = POTI_MOSI_Pin;
 800141a:	2380      	movs	r3, #128	; 0x80
 800141c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141e:	2702      	movs	r7, #2
 8001420:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001422:	2600      	movs	r6, #0
 8001424:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001426:	2503      	movs	r5, #3
 8001428:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800142a:	2405      	movs	r4, #5
 800142c:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(POTI_MOSI_GPIO_Port, &GPIO_InitStruct);
 800142e:	a905      	add	r1, sp, #20
 8001430:	481b      	ldr	r0, [pc, #108]	; (80014a0 <HAL_SPI_MspInit+0xe0>)
 8001432:	f000 fd27 	bl	8001e84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = POTI_MISO_Pin|POTI_CS_Pin|POTI_SCK_Pin;
 8001436:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 800143a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143c:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143e:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001440:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001442:	9409      	str	r4, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001444:	a905      	add	r1, sp, #20
 8001446:	4817      	ldr	r0, [pc, #92]	; (80014a4 <HAL_SPI_MspInit+0xe4>)
 8001448:	f000 fd1c 	bl	8001e84 <HAL_GPIO_Init>
 800144c:	e7c7      	b.n	80013de <HAL_SPI_MspInit+0x1e>
    __HAL_RCC_SPI4_CLK_ENABLE();
 800144e:	4b13      	ldr	r3, [pc, #76]	; (800149c <HAL_SPI_MspInit+0xdc>)
 8001450:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001452:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001456:	645a      	str	r2, [r3, #68]	; 0x44
 8001458:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800145a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800145e:	9203      	str	r2, [sp, #12]
 8001460:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001464:	f042 0210 	orr.w	r2, r2, #16
 8001468:	631a      	str	r2, [r3, #48]	; 0x30
 800146a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146c:	f003 0310 	and.w	r3, r3, #16
 8001470:	9304      	str	r3, [sp, #16]
 8001472:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = ISOSPI_SCK_Pin|ISOSPI_MISO_Pin|ISOSPI_MOSI_Pin;
 8001474:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001478:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800147a:	2302      	movs	r3, #2
 800147c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147e:	2300      	movs	r3, #0
 8001480:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001482:	2303      	movs	r3, #3
 8001484:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8001486:	2305      	movs	r3, #5
 8001488:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800148a:	a905      	add	r1, sp, #20
 800148c:	4806      	ldr	r0, [pc, #24]	; (80014a8 <HAL_SPI_MspInit+0xe8>)
 800148e:	f000 fcf9 	bl	8001e84 <HAL_GPIO_Init>
}
 8001492:	e7a4      	b.n	80013de <HAL_SPI_MspInit+0x1e>
 8001494:	40013000 	.word	0x40013000
 8001498:	40013400 	.word	0x40013400
 800149c:	40023800 	.word	0x40023800
 80014a0:	40020c00 	.word	0x40020c00
 80014a4:	40021800 	.word	0x40021800
 80014a8:	40021000 	.word	0x40021000

080014ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014ac:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80014ae:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <HAL_MspInit+0x2c>)
 80014b0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014b2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80014b6:	641a      	str	r2, [r3, #64]	; 0x40
 80014b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80014ba:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80014be:	9200      	str	r2, [sp, #0]
 80014c0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014c2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80014c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80014c8:	645a      	str	r2, [r3, #68]	; 0x44
 80014ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014d0:	9301      	str	r3, [sp, #4]
 80014d2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014d4:	b002      	add	sp, #8
 80014d6:	4770      	bx	lr
 80014d8:	40023800 	.word	0x40023800

080014dc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014dc:	4770      	bx	lr

080014de <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014de:	e7fe      	b.n	80014de <HardFault_Handler>

080014e0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014e0:	e7fe      	b.n	80014e0 <MemManage_Handler>

080014e2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014e2:	e7fe      	b.n	80014e2 <BusFault_Handler>

080014e4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014e4:	e7fe      	b.n	80014e4 <UsageFault_Handler>

080014e6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014e6:	4770      	bx	lr

080014e8 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e8:	4770      	bx	lr

080014ea <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ea:	4770      	bx	lr

080014ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ee:	f000 f9ed 	bl	80018cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014f2:	bd08      	pop	{r3, pc}

080014f4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014f4:	4b05      	ldr	r3, [pc, #20]	; (800150c <SystemInit+0x18>)
 80014f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80014fa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80014fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001502:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001506:	609a      	str	r2, [r3, #8]
#endif
}
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	e000ed00 	.word	0xe000ed00

08001510 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001510:	b500      	push	{lr}
 8001512:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001514:	2300      	movs	r3, #0
 8001516:	9307      	str	r3, [sp, #28]
 8001518:	9308      	str	r3, [sp, #32]
 800151a:	9309      	str	r3, [sp, #36]	; 0x24
 800151c:	930a      	str	r3, [sp, #40]	; 0x28
 800151e:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001520:	9303      	str	r3, [sp, #12]
 8001522:	9304      	str	r3, [sp, #16]
 8001524:	9305      	str	r3, [sp, #20]
 8001526:	9306      	str	r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001528:	9300      	str	r3, [sp, #0]
 800152a:	9301      	str	r3, [sp, #4]
 800152c:	9302      	str	r3, [sp, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800152e:	4825      	ldr	r0, [pc, #148]	; (80015c4 <MX_TIM1_Init+0xb4>)
 8001530:	4a25      	ldr	r2, [pc, #148]	; (80015c8 <MX_TIM1_Init+0xb8>)
 8001532:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8001534:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001536:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8001538:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800153c:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800153e:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8001540:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001542:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001544:	f002 fa96 	bl	8003a74 <HAL_TIM_IC_Init>
 8001548:	2800      	cmp	r0, #0
 800154a:	d12c      	bne.n	80015a6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 800154c:	2304      	movs	r3, #4
 800154e:	9307      	str	r3, [sp, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001550:	2350      	movs	r3, #80	; 0x50
 8001552:	9308      	str	r3, [sp, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001554:	2300      	movs	r3, #0
 8001556:	9309      	str	r3, [sp, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001558:	930a      	str	r3, [sp, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 800155a:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 800155c:	a907      	add	r1, sp, #28
 800155e:	4819      	ldr	r0, [pc, #100]	; (80015c4 <MX_TIM1_Init+0xb4>)
 8001560:	f002 fcc4 	bl	8003eec <HAL_TIM_SlaveConfigSynchro>
 8001564:	bb10      	cbnz	r0, 80015ac <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001566:	2200      	movs	r2, #0
 8001568:	9203      	str	r2, [sp, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800156a:	2301      	movs	r3, #1
 800156c:	9304      	str	r3, [sp, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800156e:	9205      	str	r2, [sp, #20]
  sConfigIC.ICFilter = 0;
 8001570:	9206      	str	r2, [sp, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001572:	a903      	add	r1, sp, #12
 8001574:	4813      	ldr	r0, [pc, #76]	; (80015c4 <MX_TIM1_Init+0xb4>)
 8001576:	f002 fbaf 	bl	8003cd8 <HAL_TIM_IC_ConfigChannel>
 800157a:	b9d0      	cbnz	r0, 80015b2 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800157c:	2302      	movs	r3, #2
 800157e:	9303      	str	r3, [sp, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001580:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001582:	2204      	movs	r2, #4
 8001584:	a903      	add	r1, sp, #12
 8001586:	480f      	ldr	r0, [pc, #60]	; (80015c4 <MX_TIM1_Init+0xb4>)
 8001588:	f002 fba6 	bl	8003cd8 <HAL_TIM_IC_ConfigChannel>
 800158c:	b9a0      	cbnz	r0, 80015b8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800158e:	2300      	movs	r3, #0
 8001590:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001592:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001594:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001596:	4669      	mov	r1, sp
 8001598:	480a      	ldr	r0, [pc, #40]	; (80015c4 <MX_TIM1_Init+0xb4>)
 800159a:	f002 fcd1 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 800159e:	b970      	cbnz	r0, 80015be <MX_TIM1_Init+0xae>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015a0:	b00d      	add	sp, #52	; 0x34
 80015a2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80015a6:	f7ff febb 	bl	8001320 <Error_Handler>
 80015aa:	e7cf      	b.n	800154c <MX_TIM1_Init+0x3c>
    Error_Handler();
 80015ac:	f7ff feb8 	bl	8001320 <Error_Handler>
 80015b0:	e7d9      	b.n	8001566 <MX_TIM1_Init+0x56>
    Error_Handler();
 80015b2:	f7ff feb5 	bl	8001320 <Error_Handler>
 80015b6:	e7e1      	b.n	800157c <MX_TIM1_Init+0x6c>
    Error_Handler();
 80015b8:	f7ff feb2 	bl	8001320 <Error_Handler>
 80015bc:	e7e7      	b.n	800158e <MX_TIM1_Init+0x7e>
    Error_Handler();
 80015be:	f7ff feaf 	bl	8001320 <Error_Handler>
}
 80015c2:	e7ed      	b.n	80015a0 <MX_TIM1_Init+0x90>
 80015c4:	20000200 	.word	0x20000200
 80015c8:	40010000 	.word	0x40010000

080015cc <HAL_TIM_IC_MspInit>:
  HAL_TIM_MspPostInit(&htim4);

}

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80015cc:	b500      	push	{lr}
 80015ce:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d0:	2300      	movs	r3, #0
 80015d2:	9303      	str	r3, [sp, #12]
 80015d4:	9304      	str	r3, [sp, #16]
 80015d6:	9305      	str	r3, [sp, #20]
 80015d8:	9306      	str	r3, [sp, #24]
 80015da:	9307      	str	r3, [sp, #28]
  if(tim_icHandle->Instance==TIM1)
 80015dc:	6802      	ldr	r2, [r0, #0]
 80015de:	4b14      	ldr	r3, [pc, #80]	; (8001630 <HAL_TIM_IC_MspInit+0x64>)
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d002      	beq.n	80015ea <HAL_TIM_IC_MspInit+0x1e>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80015e4:	b009      	add	sp, #36	; 0x24
 80015e6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015ea:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80015ee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015f0:	f042 0201 	orr.w	r2, r2, #1
 80015f4:	645a      	str	r2, [r3, #68]	; 0x44
 80015f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80015f8:	f002 0201 	and.w	r2, r2, #1
 80015fc:	9201      	str	r2, [sp, #4]
 80015fe:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001600:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001602:	f042 0210 	orr.w	r2, r2, #16
 8001606:	631a      	str	r2, [r3, #48]	; 0x30
 8001608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800160a:	f003 0310 	and.w	r3, r3, #16
 800160e:	9302      	str	r3, [sp, #8]
 8001610:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = IMD_PWM_Pin;
 8001612:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001616:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001618:	2302      	movs	r3, #2
 800161a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161c:	2300      	movs	r3, #0
 800161e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001620:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001622:	2301      	movs	r3, #1
 8001624:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(IMD_PWM_GPIO_Port, &GPIO_InitStruct);
 8001626:	a903      	add	r1, sp, #12
 8001628:	4802      	ldr	r0, [pc, #8]	; (8001634 <HAL_TIM_IC_MspInit+0x68>)
 800162a:	f000 fc2b 	bl	8001e84 <HAL_GPIO_Init>
}
 800162e:	e7d9      	b.n	80015e4 <HAL_TIM_IC_MspInit+0x18>
 8001630:	40010000 	.word	0x40010000
 8001634:	40021000 	.word	0x40021000

08001638 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM4)
 8001638:	6802      	ldr	r2, [r0, #0]
 800163a:	4b09      	ldr	r3, [pc, #36]	; (8001660 <HAL_TIM_PWM_MspInit+0x28>)
 800163c:	429a      	cmp	r2, r3
 800163e:	d000      	beq.n	8001642 <HAL_TIM_PWM_MspInit+0xa>
 8001640:	4770      	bx	lr
{
 8001642:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001644:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8001648:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800164a:	f042 0204 	orr.w	r2, r2, #4
 800164e:	641a      	str	r2, [r3, #64]	; 0x40
 8001650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001652:	f003 0304 	and.w	r3, r3, #4
 8001656:	9301      	str	r3, [sp, #4]
 8001658:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800165a:	b002      	add	sp, #8
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	40000800 	.word	0x40000800

08001664 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001664:	b500      	push	{lr}
 8001666:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	2300      	movs	r3, #0
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	9302      	str	r3, [sp, #8]
 800166e:	9303      	str	r3, [sp, #12]
 8001670:	9304      	str	r3, [sp, #16]
 8001672:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM4)
 8001674:	6802      	ldr	r2, [r0, #0]
 8001676:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <HAL_TIM_MspPostInit+0x50>)
 8001678:	429a      	cmp	r2, r3
 800167a:	d002      	beq.n	8001682 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800167c:	b007      	add	sp, #28
 800167e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001682:	f503 330c 	add.w	r3, r3, #143360	; 0x23000
 8001686:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001688:	f042 0208 	orr.w	r2, r2, #8
 800168c:	631a      	str	r2, [r3, #48]	; 0x30
 800168e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001690:	f003 0308 	and.w	r3, r3, #8
 8001694:	9300      	str	r3, [sp, #0]
 8001696:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = PWM_HV_N_Pin|PWM_HV_P_Pin|PWM_HV_M_Pin|PWM_HV_Charger_Pin;
 8001698:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800169c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169e:	2302      	movs	r3, #2
 80016a0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a2:	2200      	movs	r2, #0
 80016a4:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a6:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80016a8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016aa:	a901      	add	r1, sp, #4
 80016ac:	4802      	ldr	r0, [pc, #8]	; (80016b8 <HAL_TIM_MspPostInit+0x54>)
 80016ae:	f000 fbe9 	bl	8001e84 <HAL_GPIO_Init>
}
 80016b2:	e7e3      	b.n	800167c <HAL_TIM_MspPostInit+0x18>
 80016b4:	40000800 	.word	0x40000800
 80016b8:	40020c00 	.word	0x40020c00

080016bc <MX_TIM4_Init>:
{
 80016bc:	b500      	push	{lr}
 80016be:	b08b      	sub	sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c0:	2300      	movs	r3, #0
 80016c2:	9307      	str	r3, [sp, #28]
 80016c4:	9308      	str	r3, [sp, #32]
 80016c6:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80016c8:	9300      	str	r3, [sp, #0]
 80016ca:	9301      	str	r3, [sp, #4]
 80016cc:	9302      	str	r3, [sp, #8]
 80016ce:	9303      	str	r3, [sp, #12]
 80016d0:	9304      	str	r3, [sp, #16]
 80016d2:	9305      	str	r3, [sp, #20]
 80016d4:	9306      	str	r3, [sp, #24]
  htim4.Instance = TIM4;
 80016d6:	4825      	ldr	r0, [pc, #148]	; (800176c <MX_TIM4_Init+0xb0>)
 80016d8:	4a25      	ldr	r2, [pc, #148]	; (8001770 <MX_TIM4_Init+0xb4>)
 80016da:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 80016dc:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016de:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 65535;
 80016e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016e4:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e6:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80016ea:	f002 f993 	bl	8003a14 <HAL_TIM_PWM_Init>
 80016ee:	bb50      	cbnz	r0, 8001746 <MX_TIM4_Init+0x8a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f0:	2300      	movs	r3, #0
 80016f2:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f4:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80016f6:	a907      	add	r1, sp, #28
 80016f8:	481c      	ldr	r0, [pc, #112]	; (800176c <MX_TIM4_Init+0xb0>)
 80016fa:	f002 fc21 	bl	8003f40 <HAL_TIMEx_MasterConfigSynchronization>
 80016fe:	bb28      	cbnz	r0, 800174c <MX_TIM4_Init+0x90>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001700:	2360      	movs	r3, #96	; 0x60
 8001702:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 8001704:	2200      	movs	r2, #0
 8001706:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001708:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800170a:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800170c:	4669      	mov	r1, sp
 800170e:	4817      	ldr	r0, [pc, #92]	; (800176c <MX_TIM4_Init+0xb0>)
 8001710:	f002 fa12 	bl	8003b38 <HAL_TIM_PWM_ConfigChannel>
 8001714:	b9e8      	cbnz	r0, 8001752 <MX_TIM4_Init+0x96>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001716:	2204      	movs	r2, #4
 8001718:	4669      	mov	r1, sp
 800171a:	4814      	ldr	r0, [pc, #80]	; (800176c <MX_TIM4_Init+0xb0>)
 800171c:	f002 fa0c 	bl	8003b38 <HAL_TIM_PWM_ConfigChannel>
 8001720:	b9d0      	cbnz	r0, 8001758 <MX_TIM4_Init+0x9c>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001722:	2208      	movs	r2, #8
 8001724:	4669      	mov	r1, sp
 8001726:	4811      	ldr	r0, [pc, #68]	; (800176c <MX_TIM4_Init+0xb0>)
 8001728:	f002 fa06 	bl	8003b38 <HAL_TIM_PWM_ConfigChannel>
 800172c:	b9b8      	cbnz	r0, 800175e <MX_TIM4_Init+0xa2>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800172e:	220c      	movs	r2, #12
 8001730:	4669      	mov	r1, sp
 8001732:	480e      	ldr	r0, [pc, #56]	; (800176c <MX_TIM4_Init+0xb0>)
 8001734:	f002 fa00 	bl	8003b38 <HAL_TIM_PWM_ConfigChannel>
 8001738:	b9a0      	cbnz	r0, 8001764 <MX_TIM4_Init+0xa8>
  HAL_TIM_MspPostInit(&htim4);
 800173a:	480c      	ldr	r0, [pc, #48]	; (800176c <MX_TIM4_Init+0xb0>)
 800173c:	f7ff ff92 	bl	8001664 <HAL_TIM_MspPostInit>
}
 8001740:	b00b      	add	sp, #44	; 0x2c
 8001742:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001746:	f7ff fdeb 	bl	8001320 <Error_Handler>
 800174a:	e7d1      	b.n	80016f0 <MX_TIM4_Init+0x34>
    Error_Handler();
 800174c:	f7ff fde8 	bl	8001320 <Error_Handler>
 8001750:	e7d6      	b.n	8001700 <MX_TIM4_Init+0x44>
    Error_Handler();
 8001752:	f7ff fde5 	bl	8001320 <Error_Handler>
 8001756:	e7de      	b.n	8001716 <MX_TIM4_Init+0x5a>
    Error_Handler();
 8001758:	f7ff fde2 	bl	8001320 <Error_Handler>
 800175c:	e7e1      	b.n	8001722 <MX_TIM4_Init+0x66>
    Error_Handler();
 800175e:	f7ff fddf 	bl	8001320 <Error_Handler>
 8001762:	e7e4      	b.n	800172e <MX_TIM4_Init+0x72>
    Error_Handler();
 8001764:	f7ff fddc 	bl	8001320 <Error_Handler>
 8001768:	e7e7      	b.n	800173a <MX_TIM4_Init+0x7e>
 800176a:	bf00      	nop
 800176c:	200001b4 	.word	0x200001b4
 8001770:	40000800 	.word	0x40000800

08001774 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001774:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001776:	480b      	ldr	r0, [pc, #44]	; (80017a4 <MX_USART2_UART_Init+0x30>)
 8001778:	4b0b      	ldr	r3, [pc, #44]	; (80017a8 <MX_USART2_UART_Init+0x34>)
 800177a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 9600;
 800177c:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001780:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001782:	2300      	movs	r3, #0
 8001784:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001786:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001788:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800178a:	220c      	movs	r2, #12
 800178c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800178e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001790:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001792:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001794:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001796:	f002 ff5a 	bl	800464e <HAL_UART_Init>
 800179a:	b900      	cbnz	r0, 800179e <MX_USART2_UART_Init+0x2a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800179c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800179e:	f7ff fdbf 	bl	8001320 <Error_Handler>
}
 80017a2:	e7fb      	b.n	800179c <MX_USART2_UART_Init+0x28>
 80017a4:	2000024c 	.word	0x2000024c
 80017a8:	40004400 	.word	0x40004400

080017ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017ac:	b500      	push	{lr}
 80017ae:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b0:	2300      	movs	r3, #0
 80017b2:	9303      	str	r3, [sp, #12]
 80017b4:	9304      	str	r3, [sp, #16]
 80017b6:	9305      	str	r3, [sp, #20]
 80017b8:	9306      	str	r3, [sp, #24]
 80017ba:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 80017bc:	6802      	ldr	r2, [r0, #0]
 80017be:	4b14      	ldr	r3, [pc, #80]	; (8001810 <HAL_UART_MspInit+0x64>)
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d002      	beq.n	80017ca <HAL_UART_MspInit+0x1e>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80017c4:	b009      	add	sp, #36	; 0x24
 80017c6:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 80017ca:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 80017ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017d0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80017d4:	641a      	str	r2, [r3, #64]	; 0x40
 80017d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80017d8:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80017dc:	9201      	str	r2, [sp, #4]
 80017de:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017e2:	f042 0208 	orr.w	r2, r2, #8
 80017e6:	631a      	str	r2, [r3, #48]	; 0x30
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0308 	and.w	r3, r3, #8
 80017ee:	9302      	str	r3, [sp, #8]
 80017f0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80017f2:	2360      	movs	r3, #96	; 0x60
 80017f4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017f6:	2302      	movs	r3, #2
 80017f8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017fa:	2300      	movs	r3, #0
 80017fc:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017fe:	2303      	movs	r3, #3
 8001800:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001802:	2307      	movs	r3, #7
 8001804:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001806:	a903      	add	r1, sp, #12
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <HAL_UART_MspInit+0x68>)
 800180a:	f000 fb3b 	bl	8001e84 <HAL_GPIO_Init>
}
 800180e:	e7d9      	b.n	80017c4 <HAL_UART_MspInit+0x18>
 8001810:	40004400 	.word	0x40004400
 8001814:	40020c00 	.word	0x40020c00

08001818 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001818:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001850 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800181c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800181e:	e003      	b.n	8001828 <LoopCopyDataInit>

08001820 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001820:	4b0c      	ldr	r3, [pc, #48]	; (8001854 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001822:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001824:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001826:	3104      	adds	r1, #4

08001828 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001828:	480b      	ldr	r0, [pc, #44]	; (8001858 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800182a:	4b0c      	ldr	r3, [pc, #48]	; (800185c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800182c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800182e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001830:	d3f6      	bcc.n	8001820 <CopyDataInit>
  ldr  r2, =_sbss
 8001832:	4a0b      	ldr	r2, [pc, #44]	; (8001860 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001834:	e002      	b.n	800183c <LoopFillZerobss>

08001836 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001836:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001838:	f842 3b04 	str.w	r3, [r2], #4

0800183c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800183c:	4b09      	ldr	r3, [pc, #36]	; (8001864 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800183e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001840:	d3f9      	bcc.n	8001836 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001842:	f7ff fe57 	bl	80014f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001846:	f002 ff33 	bl	80046b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800184a:	f7ff fc8f 	bl	800116c <main>
  bx  lr    
 800184e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001850:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8001854:	08004cf0 	.word	0x08004cf0
  ldr  r0, =_sdata
 8001858:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800185c:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001860:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001864:	200002d4 	.word	0x200002d4

08001868 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001868:	e7fe      	b.n	8001868 <ADC_IRQHandler>
	...

0800186c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800186c:	b510      	push	{r4, lr}
 800186e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001870:	4b0d      	ldr	r3, [pc, #52]	; (80018a8 <HAL_InitTick+0x3c>)
 8001872:	7818      	ldrb	r0, [r3, #0]
 8001874:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001878:	fbb3 f3f0 	udiv	r3, r3, r0
 800187c:	4a0b      	ldr	r2, [pc, #44]	; (80018ac <HAL_InitTick+0x40>)
 800187e:	6810      	ldr	r0, [r2, #0]
 8001880:	fbb0 f0f3 	udiv	r0, r0, r3
 8001884:	f000 fae8 	bl	8001e58 <HAL_SYSTICK_Config>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001888:	2c0f      	cmp	r4, #15
 800188a:	d800      	bhi.n	800188e <HAL_InitTick+0x22>
 800188c:	b108      	cbz	r0, 8001892 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800188e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8001890:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001892:	2200      	movs	r2, #0
 8001894:	4621      	mov	r1, r4
 8001896:	f04f 30ff 	mov.w	r0, #4294967295
 800189a:	f000 faad 	bl	8001df8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800189e:	4b04      	ldr	r3, [pc, #16]	; (80018b0 <HAL_InitTick+0x44>)
 80018a0:	601c      	str	r4, [r3, #0]
  return HAL_OK;
 80018a2:	2000      	movs	r0, #0
 80018a4:	e7f4      	b.n	8001890 <HAL_InitTick+0x24>
 80018a6:	bf00      	nop
 80018a8:	20000004 	.word	0x20000004
 80018ac:	20000000 	.word	0x20000000
 80018b0:	20000008 	.word	0x20000008

080018b4 <HAL_Init>:
{
 80018b4:	b508      	push	{r3, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018b6:	2003      	movs	r0, #3
 80018b8:	f000 fa8c 	bl	8001dd4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80018bc:	2000      	movs	r0, #0
 80018be:	f7ff ffd5 	bl	800186c <HAL_InitTick>
  HAL_MspInit();
 80018c2:	f7ff fdf3 	bl	80014ac <HAL_MspInit>
}
 80018c6:	2000      	movs	r0, #0
 80018c8:	bd08      	pop	{r3, pc}
	...

080018cc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80018cc:	4a03      	ldr	r2, [pc, #12]	; (80018dc <HAL_IncTick+0x10>)
 80018ce:	6811      	ldr	r1, [r2, #0]
 80018d0:	4b03      	ldr	r3, [pc, #12]	; (80018e0 <HAL_IncTick+0x14>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	440b      	add	r3, r1
 80018d6:	6013      	str	r3, [r2, #0]
}
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	200002d0 	.word	0x200002d0
 80018e0:	20000004 	.word	0x20000004

080018e4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80018e4:	4b01      	ldr	r3, [pc, #4]	; (80018ec <HAL_GetTick+0x8>)
 80018e6:	6818      	ldr	r0, [r3, #0]
}
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	200002d0 	.word	0x200002d0

080018f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018f0:	b538      	push	{r3, r4, r5, lr}
 80018f2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80018f4:	f7ff fff6 	bl	80018e4 <HAL_GetTick>
 80018f8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018fa:	f1b4 3fff 	cmp.w	r4, #4294967295
 80018fe:	d002      	beq.n	8001906 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8001900:	4b04      	ldr	r3, [pc, #16]	; (8001914 <HAL_Delay+0x24>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001906:	f7ff ffed 	bl	80018e4 <HAL_GetTick>
 800190a:	1b40      	subs	r0, r0, r5
 800190c:	42a0      	cmp	r0, r4
 800190e:	d3fa      	bcc.n	8001906 <HAL_Delay+0x16>
  {
  }
}
 8001910:	bd38      	pop	{r3, r4, r5, pc}
 8001912:	bf00      	nop
 8001914:	20000004 	.word	0x20000004

08001918 <HAL_GetHalVersion>:
  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
  */
uint32_t HAL_GetHalVersion(void)
{
 return __STM32F7xx_HAL_VERSION;
}
 8001918:	4800      	ldr	r0, [pc, #0]	; (800191c <HAL_GetHalVersion+0x4>)
 800191a:	4770      	bx	lr
 800191c:	01020900 	.word	0x01020900

08001920 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16U);
 8001920:	4b01      	ldr	r3, [pc, #4]	; (8001928 <HAL_GetREVID+0x8>)
 8001922:	6818      	ldr	r0, [r3, #0]
}
 8001924:	0c00      	lsrs	r0, r0, #16
 8001926:	4770      	bx	lr
 8001928:	e0042000 	.word	0xe0042000

0800192c <HAL_GetDEVID>:
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 800192c:	4b02      	ldr	r3, [pc, #8]	; (8001938 <HAL_GetDEVID+0xc>)
 800192e:	6818      	ldr	r0, [r3, #0]
}
 8001930:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	e0042000 	.word	0xe0042000

0800193c <HAL_GetUIDw0>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
   return(READ_REG(*((uint32_t *)UID_BASE)));
}
 800193c:	4b01      	ldr	r3, [pc, #4]	; (8001944 <HAL_GetUIDw0+0x8>)
 800193e:	6818      	ldr	r0, [r3, #0]
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop
 8001944:	1ff0f420 	.word	0x1ff0f420

08001948 <HAL_GetUIDw1>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 4U))));
}
 8001948:	4b01      	ldr	r3, [pc, #4]	; (8001950 <HAL_GetUIDw1+0x8>)
 800194a:	6818      	ldr	r0, [r3, #0]
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	1ff0f424 	.word	0x1ff0f424

08001954 <HAL_GetUIDw2>:
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
   return(READ_REG(*((uint32_t *)(UID_BASE + 8U))));
}
 8001954:	4b01      	ldr	r3, [pc, #4]	; (800195c <HAL_GetUIDw2+0x8>)
 8001956:	6818      	ldr	r0, [r3, #0]
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	1ff0f428 	.word	0x1ff0f428

08001960 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001960:	2800      	cmp	r0, #0
 8001962:	f000 80b7 	beq.w	8001ad4 <HAL_ADC_Init+0x174>
{
 8001966:	b510      	push	{r4, lr}
 8001968:	4604      	mov	r4, r0
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800196a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800196c:	b143      	cbz	r3, 8001980 <HAL_ADC_Init+0x20>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800196e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001970:	f013 0f10 	tst.w	r3, #16
 8001974:	d00b      	beq.n	800198e <HAL_ADC_Init+0x2e>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001976:	2001      	movs	r0, #1
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001978:	2300      	movs	r3, #0
 800197a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
}
 800197e:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001980:	f7ff f966 	bl	8000c50 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001984:	2300      	movs	r3, #0
 8001986:	6463      	str	r3, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 8001988:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 800198c:	e7ef      	b.n	800196e <HAL_ADC_Init+0xe>
    ADC_STATE_CLR_SET(hadc->State,
 800198e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001990:	4b51      	ldr	r3, [pc, #324]	; (8001ad8 <HAL_ADC_Init+0x178>)
 8001992:	4013      	ands	r3, r2
 8001994:	f043 0302 	orr.w	r3, r3, #2
 8001998:	6423      	str	r3, [r4, #64]	; 0x40
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800199a:	4b50      	ldr	r3, [pc, #320]	; (8001adc <HAL_ADC_Init+0x17c>)
 800199c:	685a      	ldr	r2, [r3, #4]
 800199e:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80019a2:	605a      	str	r2, [r3, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	6861      	ldr	r1, [r4, #4]
 80019a8:	430a      	orrs	r2, r1
 80019aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80019ac:	6822      	ldr	r2, [r4, #0]
 80019ae:	6853      	ldr	r3, [r2, #4]
 80019b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80019b4:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80019b6:	6822      	ldr	r2, [r4, #0]
 80019b8:	6853      	ldr	r3, [r2, #4]
 80019ba:	6921      	ldr	r1, [r4, #16]
 80019bc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80019c0:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80019c2:	6822      	ldr	r2, [r4, #0]
 80019c4:	6853      	ldr	r3, [r2, #4]
 80019c6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80019ca:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80019cc:	6822      	ldr	r2, [r4, #0]
 80019ce:	6853      	ldr	r3, [r2, #4]
 80019d0:	68a1      	ldr	r1, [r4, #8]
 80019d2:	430b      	orrs	r3, r1
 80019d4:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80019d6:	6822      	ldr	r2, [r4, #0]
 80019d8:	6893      	ldr	r3, [r2, #8]
 80019da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80019de:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80019e0:	6822      	ldr	r2, [r4, #0]
 80019e2:	6893      	ldr	r3, [r2, #8]
 80019e4:	68e1      	ldr	r1, [r4, #12]
 80019e6:	430b      	orrs	r3, r1
 80019e8:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80019ea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80019ec:	4b3c      	ldr	r3, [pc, #240]	; (8001ae0 <HAL_ADC_Init+0x180>)
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d05f      	beq.n	8001ab2 <HAL_ADC_Init+0x152>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019f2:	6822      	ldr	r2, [r4, #0]
 80019f4:	6893      	ldr	r3, [r2, #8]
 80019f6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80019fa:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80019fc:	6822      	ldr	r2, [r4, #0]
 80019fe:	6893      	ldr	r3, [r2, #8]
 8001a00:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001a02:	430b      	orrs	r3, r1
 8001a04:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001a06:	6822      	ldr	r2, [r4, #0]
 8001a08:	6893      	ldr	r3, [r2, #8]
 8001a0a:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001a0e:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001a10:	6822      	ldr	r2, [r4, #0]
 8001a12:	6893      	ldr	r3, [r2, #8]
 8001a14:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001a16:	430b      	orrs	r3, r1
 8001a18:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001a1a:	6822      	ldr	r2, [r4, #0]
 8001a1c:	6893      	ldr	r3, [r2, #8]
 8001a1e:	f023 0302 	bic.w	r3, r3, #2
 8001a22:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a24:	6822      	ldr	r2, [r4, #0]
 8001a26:	6893      	ldr	r3, [r2, #8]
 8001a28:	69a1      	ldr	r1, [r4, #24]
 8001a2a:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8001a2e:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a30:	f894 3020 	ldrb.w	r3, [r4, #32]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d047      	beq.n	8001ac8 <HAL_ADC_Init+0x168>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a38:	6822      	ldr	r2, [r4, #0]
 8001a3a:	6853      	ldr	r3, [r2, #4]
 8001a3c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a40:	6053      	str	r3, [r2, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a42:	6822      	ldr	r2, [r4, #0]
 8001a44:	6853      	ldr	r3, [r2, #4]
 8001a46:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001a4a:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a4c:	6821      	ldr	r1, [r4, #0]
 8001a4e:	684b      	ldr	r3, [r1, #4]
 8001a50:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a52:	3a01      	subs	r2, #1
 8001a54:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001a58:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a5a:	6822      	ldr	r2, [r4, #0]
 8001a5c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001a5e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001a62:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a64:	6821      	ldr	r1, [r4, #0]
 8001a66:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001a68:	69e2      	ldr	r2, [r4, #28]
 8001a6a:	3a01      	subs	r2, #1
 8001a6c:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001a70:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a72:	6822      	ldr	r2, [r4, #0]
 8001a74:	6893      	ldr	r3, [r2, #8]
 8001a76:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001a7a:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a7c:	6822      	ldr	r2, [r4, #0]
 8001a7e:	6893      	ldr	r3, [r2, #8]
 8001a80:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
 8001a84:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001a88:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a8a:	6822      	ldr	r2, [r4, #0]
 8001a8c:	6893      	ldr	r3, [r2, #8]
 8001a8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001a92:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a94:	6822      	ldr	r2, [r4, #0]
 8001a96:	6893      	ldr	r3, [r2, #8]
 8001a98:	6961      	ldr	r1, [r4, #20]
 8001a9a:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001a9e:	6093      	str	r3, [r2, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001aa0:	2000      	movs	r0, #0
 8001aa2:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001aa4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001aa6:	f023 0303 	bic.w	r3, r3, #3
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	6423      	str	r3, [r4, #64]	; 0x40
 8001ab0:	e762      	b.n	8001978 <HAL_ADC_Init+0x18>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001ab2:	6822      	ldr	r2, [r4, #0]
 8001ab4:	6893      	ldr	r3, [r2, #8]
 8001ab6:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001aba:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001abc:	6822      	ldr	r2, [r4, #0]
 8001abe:	6893      	ldr	r3, [r2, #8]
 8001ac0:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001ac4:	6093      	str	r3, [r2, #8]
 8001ac6:	e7a8      	b.n	8001a1a <HAL_ADC_Init+0xba>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ac8:	6822      	ldr	r2, [r4, #0]
 8001aca:	6853      	ldr	r3, [r2, #4]
 8001acc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001ad0:	6053      	str	r3, [r2, #4]
 8001ad2:	e7c2      	b.n	8001a5a <HAL_ADC_Init+0xfa>
    return HAL_ERROR;
 8001ad4:	2001      	movs	r0, #1
}
 8001ad6:	4770      	bx	lr
 8001ad8:	ffffeefd 	.word	0xffffeefd
 8001adc:	40012300 	.word	0x40012300
 8001ae0:	0f000001 	.word	0x0f000001

08001ae4 <HAL_ADC_ConfigChannel>:
{
 8001ae4:	b430      	push	{r4, r5}
 8001ae6:	b082      	sub	sp, #8
  __IO uint32_t counter = 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001aec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	f000 80d2 	beq.w	8001c9a <HAL_ADC_ConfigChannel+0x1b6>
 8001af6:	2301      	movs	r3, #1
 8001af8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001afc:	680b      	ldr	r3, [r1, #0]
 8001afe:	2b09      	cmp	r3, #9
 8001b00:	d925      	bls.n	8001b4e <HAL_ADC_ConfigChannel+0x6a>
 8001b02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001b06:	d022      	beq.n	8001b4e <HAL_ADC_ConfigChannel+0x6a>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001b08:	6805      	ldr	r5, [r0, #0]
 8001b0a:	68ea      	ldr	r2, [r5, #12]
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001b12:	3b1e      	subs	r3, #30
 8001b14:	2407      	movs	r4, #7
 8001b16:	fa04 f303 	lsl.w	r3, r4, r3
 8001b1a:	ea22 0303 	bic.w	r3, r2, r3
 8001b1e:	60eb      	str	r3, [r5, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b20:	680b      	ldr	r3, [r1, #0]
 8001b22:	4a5f      	ldr	r2, [pc, #380]	; (8001ca0 <HAL_ADC_ConfigChannel+0x1bc>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d00b      	beq.n	8001b40 <HAL_ADC_ConfigChannel+0x5c>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001b28:	6804      	ldr	r4, [r0, #0]
 8001b2a:	68e5      	ldr	r5, [r4, #12]
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001b32:	3b1e      	subs	r3, #30
 8001b34:	688a      	ldr	r2, [r1, #8]
 8001b36:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3a:	432b      	orrs	r3, r5
 8001b3c:	60e3      	str	r3, [r4, #12]
 8001b3e:	e01a      	b.n	8001b76 <HAL_ADC_ConfigChannel+0x92>
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001b40:	6802      	ldr	r2, [r0, #0]
 8001b42:	68d3      	ldr	r3, [r2, #12]
 8001b44:	688c      	ldr	r4, [r1, #8]
 8001b46:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8001b4a:	60d3      	str	r3, [r2, #12]
 8001b4c:	e013      	b.n	8001b76 <HAL_ADC_ConfigChannel+0x92>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001b4e:	6805      	ldr	r5, [r0, #0]
 8001b50:	692a      	ldr	r2, [r5, #16]
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001b58:	2407      	movs	r4, #7
 8001b5a:	fa04 f303 	lsl.w	r3, r4, r3
 8001b5e:	ea22 0303 	bic.w	r3, r2, r3
 8001b62:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001b64:	6804      	ldr	r4, [r0, #0]
 8001b66:	6925      	ldr	r5, [r4, #16]
 8001b68:	880b      	ldrh	r3, [r1, #0]
 8001b6a:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8001b6e:	688b      	ldr	r3, [r1, #8]
 8001b70:	4093      	lsls	r3, r2
 8001b72:	432b      	orrs	r3, r5
 8001b74:	6123      	str	r3, [r4, #16]
  if (sConfig->Rank < 7)
 8001b76:	684b      	ldr	r3, [r1, #4]
 8001b78:	2b06      	cmp	r3, #6
 8001b7a:	d820      	bhi.n	8001bbe <HAL_ADC_ConfigChannel+0xda>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001b7c:	6805      	ldr	r5, [r0, #0]
 8001b7e:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001b80:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001b84:	3b05      	subs	r3, #5
 8001b86:	241f      	movs	r4, #31
 8001b88:	fa04 f303 	lsl.w	r3, r4, r3
 8001b8c:	ea22 0303 	bic.w	r3, r2, r3
 8001b90:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001b92:	6804      	ldr	r4, [r0, #0]
 8001b94:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8001b96:	880a      	ldrh	r2, [r1, #0]
 8001b98:	684b      	ldr	r3, [r1, #4]
 8001b9a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001b9e:	3b05      	subs	r3, #5
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	432b      	orrs	r3, r5
 8001ba6:	6363      	str	r3, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001ba8:	6802      	ldr	r2, [r0, #0]
 8001baa:	4b3e      	ldr	r3, [pc, #248]	; (8001ca4 <HAL_ADC_ConfigChannel+0x1c0>)
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d036      	beq.n	8001c1e <HAL_ADC_ConfigChannel+0x13a>
  __HAL_UNLOCK(hadc);
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001bb6:	4618      	mov	r0, r3
}
 8001bb8:	b002      	add	sp, #8
 8001bba:	bc30      	pop	{r4, r5}
 8001bbc:	4770      	bx	lr
  else if (sConfig->Rank < 13)
 8001bbe:	2b0c      	cmp	r3, #12
 8001bc0:	d816      	bhi.n	8001bf0 <HAL_ADC_ConfigChannel+0x10c>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001bc2:	6805      	ldr	r5, [r0, #0]
 8001bc4:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001bc6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001bca:	3b23      	subs	r3, #35	; 0x23
 8001bcc:	241f      	movs	r4, #31
 8001bce:	fa04 f303 	lsl.w	r3, r4, r3
 8001bd2:	ea22 0303 	bic.w	r3, r2, r3
 8001bd6:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001bd8:	6804      	ldr	r4, [r0, #0]
 8001bda:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8001bdc:	880a      	ldrh	r2, [r1, #0]
 8001bde:	684b      	ldr	r3, [r1, #4]
 8001be0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001be4:	3b23      	subs	r3, #35	; 0x23
 8001be6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bea:	432b      	orrs	r3, r5
 8001bec:	6323      	str	r3, [r4, #48]	; 0x30
 8001bee:	e7db      	b.n	8001ba8 <HAL_ADC_ConfigChannel+0xc4>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001bf0:	6805      	ldr	r5, [r0, #0]
 8001bf2:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8001bf4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001bf8:	3b41      	subs	r3, #65	; 0x41
 8001bfa:	241f      	movs	r4, #31
 8001bfc:	fa04 f303 	lsl.w	r3, r4, r3
 8001c00:	ea22 0303 	bic.w	r3, r2, r3
 8001c04:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001c06:	6804      	ldr	r4, [r0, #0]
 8001c08:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8001c0a:	880a      	ldrh	r2, [r1, #0]
 8001c0c:	684b      	ldr	r3, [r1, #4]
 8001c0e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001c12:	3b41      	subs	r3, #65	; 0x41
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	432b      	orrs	r3, r5
 8001c1a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001c1c:	e7c4      	b.n	8001ba8 <HAL_ADC_ConfigChannel+0xc4>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001c1e:	680b      	ldr	r3, [r1, #0]
 8001c20:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001c24:	d025      	beq.n	8001c72 <HAL_ADC_ConfigChannel+0x18e>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c26:	680b      	ldr	r3, [r1, #0]
 8001c28:	2b12      	cmp	r3, #18
 8001c2a:	d02c      	beq.n	8001c86 <HAL_ADC_ConfigChannel+0x1a2>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c2c:	680b      	ldr	r3, [r1, #0]
 8001c2e:	4a1c      	ldr	r2, [pc, #112]	; (8001ca0 <HAL_ADC_ConfigChannel+0x1bc>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d001      	beq.n	8001c38 <HAL_ADC_ConfigChannel+0x154>
 8001c34:	2b11      	cmp	r3, #17
 8001c36:	d1bb      	bne.n	8001bb0 <HAL_ADC_ConfigChannel+0xcc>
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001c38:	4a1b      	ldr	r2, [pc, #108]	; (8001ca8 <HAL_ADC_ConfigChannel+0x1c4>)
 8001c3a:	6853      	ldr	r3, [r2, #4]
 8001c3c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001c40:	6053      	str	r3, [r2, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c42:	680a      	ldr	r2, [r1, #0]
 8001c44:	4b16      	ldr	r3, [pc, #88]	; (8001ca0 <HAL_ADC_ConfigChannel+0x1bc>)
 8001c46:	429a      	cmp	r2, r3
 8001c48:	d1b2      	bne.n	8001bb0 <HAL_ADC_ConfigChannel+0xcc>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001c4a:	4b18      	ldr	r3, [pc, #96]	; (8001cac <HAL_ADC_ConfigChannel+0x1c8>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a18      	ldr	r2, [pc, #96]	; (8001cb0 <HAL_ADC_ConfigChannel+0x1cc>)
 8001c50:	fba2 2303 	umull	r2, r3, r2, r3
 8001c54:	0c9b      	lsrs	r3, r3, #18
 8001c56:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8001c5e:	9b01      	ldr	r3, [sp, #4]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d0a5      	beq.n	8001bb0 <HAL_ADC_ConfigChannel+0xcc>
        counter--;
 8001c64:	9b01      	ldr	r3, [sp, #4]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	9301      	str	r3, [sp, #4]
      while(counter != 0)
 8001c6a:	9b01      	ldr	r3, [sp, #4]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d1f9      	bne.n	8001c64 <HAL_ADC_ConfigChannel+0x180>
 8001c70:	e79e      	b.n	8001bb0 <HAL_ADC_ConfigChannel+0xcc>
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001c72:	4a0d      	ldr	r2, [pc, #52]	; (8001ca8 <HAL_ADC_ConfigChannel+0x1c4>)
 8001c74:	6853      	ldr	r3, [r2, #4]
 8001c76:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001c7a:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001c7c:	6802      	ldr	r2, [r0, #0]
 8001c7e:	4b09      	ldr	r3, [pc, #36]	; (8001ca4 <HAL_ADC_ConfigChannel+0x1c0>)
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d0d0      	beq.n	8001c26 <HAL_ADC_ConfigChannel+0x142>
 8001c84:	e794      	b.n	8001bb0 <HAL_ADC_ConfigChannel+0xcc>
    ADC->CCR |= ADC_CCR_VBATE;
 8001c86:	4a08      	ldr	r2, [pc, #32]	; (8001ca8 <HAL_ADC_ConfigChannel+0x1c4>)
 8001c88:	6853      	ldr	r3, [r2, #4]
 8001c8a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c8e:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001c90:	6802      	ldr	r2, [r0, #0]
 8001c92:	4b04      	ldr	r3, [pc, #16]	; (8001ca4 <HAL_ADC_ConfigChannel+0x1c0>)
 8001c94:	429a      	cmp	r2, r3
 8001c96:	d0c9      	beq.n	8001c2c <HAL_ADC_ConfigChannel+0x148>
 8001c98:	e78a      	b.n	8001bb0 <HAL_ADC_ConfigChannel+0xcc>
  __HAL_LOCK(hadc);
 8001c9a:	2002      	movs	r0, #2
 8001c9c:	e78c      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0xd4>
 8001c9e:	bf00      	nop
 8001ca0:	10000012 	.word	0x10000012
 8001ca4:	40012000 	.word	0x40012000
 8001ca8:	40012300 	.word	0x40012300
 8001cac:	20000000 	.word	0x20000000
 8001cb0:	431bde83 	.word	0x431bde83

08001cb4 <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001cb4:	2800      	cmp	r0, #0
 8001cb6:	f000 808a 	beq.w	8001dce <HAL_CAN_Init+0x11a>
{
 8001cba:	b538      	push	{r3, r4, r5, lr}
 8001cbc:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001cbe:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001cc2:	b1d3      	cbz	r3, 8001cfa <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001cc4:	6822      	ldr	r2, [r4, #0]
 8001cc6:	6813      	ldr	r3, [r2, #0]
 8001cc8:	f023 0302 	bic.w	r3, r3, #2
 8001ccc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cce:	f7ff fe09 	bl	80018e4 <HAL_GetTick>
 8001cd2:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001cd4:	6823      	ldr	r3, [r4, #0]
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	f012 0f02 	tst.w	r2, #2
 8001cdc:	d010      	beq.n	8001d00 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001cde:	f7ff fe01 	bl	80018e4 <HAL_GetTick>
 8001ce2:	1b40      	subs	r0, r0, r5
 8001ce4:	280a      	cmp	r0, #10
 8001ce6:	d9f5      	bls.n	8001cd4 <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001ce8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001cea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cee:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001cf0:	2305      	movs	r3, #5
 8001cf2:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8001cf6:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8001cf8:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8001cfa:	f7ff f81b 	bl	8000d34 <HAL_CAN_MspInit>
 8001cfe:	e7e1      	b.n	8001cc4 <HAL_CAN_Init+0x10>
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d00:	681a      	ldr	r2, [r3, #0]
 8001d02:	f042 0201 	orr.w	r2, r2, #1
 8001d06:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8001d08:	f7ff fdec 	bl	80018e4 <HAL_GetTick>
 8001d0c:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001d0e:	6823      	ldr	r3, [r4, #0]
 8001d10:	685a      	ldr	r2, [r3, #4]
 8001d12:	f012 0f01 	tst.w	r2, #1
 8001d16:	d10d      	bne.n	8001d34 <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d18:	f7ff fde4 	bl	80018e4 <HAL_GetTick>
 8001d1c:	1b40      	subs	r0, r0, r5
 8001d1e:	280a      	cmp	r0, #10
 8001d20:	d9f5      	bls.n	8001d0e <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d22:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d28:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001d2a:	2305      	movs	r3, #5
 8001d2c:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8001d30:	2001      	movs	r0, #1
 8001d32:	e7e1      	b.n	8001cf8 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001d34:	7e22      	ldrb	r2, [r4, #24]
 8001d36:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	bf0c      	ite	eq
 8001d3c:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001d40:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001d44:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8001d46:	7e63      	ldrb	r3, [r4, #25]
 8001d48:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d4a:	6822      	ldr	r2, [r4, #0]
 8001d4c:	6813      	ldr	r3, [r2, #0]
 8001d4e:	bf0c      	ite	eq
 8001d50:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001d54:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8001d58:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001d5a:	7ea3      	ldrb	r3, [r4, #26]
 8001d5c:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d5e:	6822      	ldr	r2, [r4, #0]
 8001d60:	6813      	ldr	r3, [r2, #0]
 8001d62:	bf0c      	ite	eq
 8001d64:	f043 0320 	orreq.w	r3, r3, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001d68:	f023 0320 	bicne.w	r3, r3, #32
 8001d6c:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001d6e:	7ee3      	ldrb	r3, [r4, #27]
 8001d70:	2b01      	cmp	r3, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d72:	6822      	ldr	r2, [r4, #0]
 8001d74:	6813      	ldr	r3, [r2, #0]
 8001d76:	bf0c      	ite	eq
 8001d78:	f023 0310 	biceq.w	r3, r3, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001d7c:	f043 0310 	orrne.w	r3, r3, #16
 8001d80:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001d82:	7f23      	ldrb	r3, [r4, #28]
 8001d84:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d86:	6822      	ldr	r2, [r4, #0]
 8001d88:	6813      	ldr	r3, [r2, #0]
 8001d8a:	bf0c      	ite	eq
 8001d8c:	f043 0308 	orreq.w	r3, r3, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001d90:	f023 0308 	bicne.w	r3, r3, #8
 8001d94:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001d96:	7f63      	ldrb	r3, [r4, #29]
 8001d98:	2b01      	cmp	r3, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001d9a:	6822      	ldr	r2, [r4, #0]
 8001d9c:	6813      	ldr	r3, [r2, #0]
 8001d9e:	bf0c      	ite	eq
 8001da0:	f043 0304 	orreq.w	r3, r3, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001da4:	f023 0304 	bicne.w	r3, r3, #4
 8001da8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001daa:	6821      	ldr	r1, [r4, #0]
 8001dac:	68a3      	ldr	r3, [r4, #8]
 8001dae:	68e2      	ldr	r2, [r4, #12]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	6922      	ldr	r2, [r4, #16]
 8001db4:	4313      	orrs	r3, r2
 8001db6:	6962      	ldr	r2, [r4, #20]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	6862      	ldr	r2, [r4, #4]
 8001dbc:	3a01      	subs	r2, #1
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001dc2:	2000      	movs	r0, #0
 8001dc4:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8001dcc:	e794      	b.n	8001cf8 <HAL_CAN_Init+0x44>
    return HAL_ERROR;
 8001dce:	2001      	movs	r0, #1
}
 8001dd0:	4770      	bx	lr
	...

08001dd4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dd4:	4a06      	ldr	r2, [pc, #24]	; (8001df0 <HAL_NVIC_SetPriorityGrouping+0x1c>)
 8001dd6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dd8:	0200      	lsls	r0, r0, #8
 8001dda:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dde:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001de2:	041b      	lsls	r3, r3, #16
 8001de4:	0c1b      	lsrs	r3, r3, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001de6:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 8001de8:	4b02      	ldr	r3, [pc, #8]	; (8001df4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001dea:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001dec:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001dee:	4770      	bx	lr
 8001df0:	e000ed00 	.word	0xe000ed00
 8001df4:	05fa0000 	.word	0x05fa0000

08001df8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001df8:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001dfa:	4b14      	ldr	r3, [pc, #80]	; (8001e4c <HAL_NVIC_SetPriority+0x54>)
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e02:	f1c3 0407 	rsb	r4, r3, #7
 8001e06:	2c04      	cmp	r4, #4
 8001e08:	bf28      	it	cs
 8001e0a:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e0c:	1d1d      	adds	r5, r3, #4
 8001e0e:	2d06      	cmp	r5, #6
 8001e10:	bf8c      	ite	hi
 8001e12:	3b03      	subhi	r3, #3
 8001e14:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e16:	f04f 35ff 	mov.w	r5, #4294967295
 8001e1a:	fa05 f404 	lsl.w	r4, r5, r4
 8001e1e:	ea21 0104 	bic.w	r1, r1, r4
 8001e22:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e24:	fa05 f303 	lsl.w	r3, r5, r3
 8001e28:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e2c:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8001e2e:	2800      	cmp	r0, #0
 8001e30:	db05      	blt.n	8001e3e <HAL_NVIC_SetPriority+0x46>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e32:	0109      	lsls	r1, r1, #4
 8001e34:	b2c9      	uxtb	r1, r1
 8001e36:	4b06      	ldr	r3, [pc, #24]	; (8001e50 <HAL_NVIC_SetPriority+0x58>)
 8001e38:	5419      	strb	r1, [r3, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001e3a:	bc30      	pop	{r4, r5}
 8001e3c:	4770      	bx	lr
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e3e:	f000 000f 	and.w	r0, r0, #15
 8001e42:	0109      	lsls	r1, r1, #4
 8001e44:	b2c9      	uxtb	r1, r1
 8001e46:	4b03      	ldr	r3, [pc, #12]	; (8001e54 <HAL_NVIC_SetPriority+0x5c>)
 8001e48:	5419      	strb	r1, [r3, r0]
 8001e4a:	e7f6      	b.n	8001e3a <HAL_NVIC_SetPriority+0x42>
 8001e4c:	e000ed00 	.word	0xe000ed00
 8001e50:	e000e400 	.word	0xe000e400
 8001e54:	e000ed14 	.word	0xe000ed14

08001e58 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e58:	3801      	subs	r0, #1
 8001e5a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001e5e:	d20a      	bcs.n	8001e76 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e60:	4b06      	ldr	r3, [pc, #24]	; (8001e7c <HAL_SYSTICK_Config+0x24>)
 8001e62:	6058      	str	r0, [r3, #4]
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e64:	4a06      	ldr	r2, [pc, #24]	; (8001e80 <HAL_SYSTICK_Config+0x28>)
 8001e66:	21f0      	movs	r1, #240	; 0xf0
 8001e68:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e6c:	2000      	movs	r0, #0
 8001e6e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e70:	2207      	movs	r2, #7
 8001e72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e74:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001e76:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	e000e010 	.word	0xe000e010
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e88:	b083      	sub	sp, #12
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001e8a:	2300      	movs	r3, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e8c:	4f74      	ldr	r7, [pc, #464]	; (8002060 <HAL_GPIO_Init+0x1dc>)
 8001e8e:	f8df c1dc 	ldr.w	ip, [pc, #476]	; 800206c <HAL_GPIO_Init+0x1e8>

        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001e92:	f8df e1dc 	ldr.w	lr, [pc, #476]	; 8002070 <HAL_GPIO_Init+0x1ec>
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e96:	4e73      	ldr	r6, [pc, #460]	; (8002064 <HAL_GPIO_Init+0x1e0>)
 8001e98:	e030      	b.n	8001efc <HAL_GPIO_Init+0x78>
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	fa02 f209 	lsl.w	r2, r2, r9
 8001ea0:	ea42 020a 	orr.w	r2, r2, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ea4:	f8c8 2008 	str.w	r2, [r8, #8]
        temp = EXTI->IMR;
 8001ea8:	6832      	ldr	r2, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 8001eaa:	ea6f 0805 	mvn.w	r8, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001eae:	684c      	ldr	r4, [r1, #4]
 8001eb0:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001eb4:	bf0c      	ite	eq
 8001eb6:	ea08 0202 	andeq.w	r2, r8, r2
        {
          temp |= iocurrent;
 8001eba:	432a      	orrne	r2, r5
        }
        EXTI->IMR = temp;
 8001ebc:	6032      	str	r2, [r6, #0]

        temp = EXTI->EMR;
 8001ebe:	6872      	ldr	r2, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ec0:	684c      	ldr	r4, [r1, #4]
 8001ec2:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001ec6:	bf0c      	ite	eq
 8001ec8:	ea08 0202 	andeq.w	r2, r8, r2
        {
          temp |= iocurrent;
 8001ecc:	432a      	orrne	r2, r5
        }
        EXTI->EMR = temp;
 8001ece:	6072      	str	r2, [r6, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ed0:	68b2      	ldr	r2, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ed2:	684c      	ldr	r4, [r1, #4]
 8001ed4:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001ed8:	bf0c      	ite	eq
 8001eda:	ea08 0202 	andeq.w	r2, r8, r2
        {
          temp |= iocurrent;
 8001ede:	432a      	orrne	r2, r5
        }
        EXTI->RTSR = temp;
 8001ee0:	60b2      	str	r2, [r6, #8]

        temp = EXTI->FTSR;
 8001ee2:	68f2      	ldr	r2, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ee4:	684c      	ldr	r4, [r1, #4]
 8001ee6:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
        temp &= ~((uint32_t)iocurrent);
 8001eea:	bf0c      	ite	eq
 8001eec:	ea08 0202 	andeq.w	r2, r8, r2
        {
          temp |= iocurrent;
 8001ef0:	432a      	orrne	r2, r5
        }
        EXTI->FTSR = temp;
 8001ef2:	60f2      	str	r2, [r6, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	2b10      	cmp	r3, #16
 8001ef8:	f000 80af 	beq.w	800205a <HAL_GPIO_Init+0x1d6>
    ioposition = ((uint32_t)0x01) << position;
 8001efc:	2201      	movs	r2, #1
 8001efe:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f00:	680c      	ldr	r4, [r1, #0]
 8001f02:	ea02 0504 	and.w	r5, r2, r4
    if(iocurrent == ioposition)
 8001f06:	ea32 0404 	bics.w	r4, r2, r4
 8001f0a:	d1f3      	bne.n	8001ef4 <HAL_GPIO_Init+0x70>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f0c:	684c      	ldr	r4, [r1, #4]
 8001f0e:	f024 0410 	bic.w	r4, r4, #16
 8001f12:	3c01      	subs	r4, #1
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f14:	2c01      	cmp	r4, #1
 8001f16:	d818      	bhi.n	8001f4a <HAL_GPIO_Init+0xc6>
        temp = GPIOx->OSPEEDR; 
 8001f18:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f1a:	ea4f 0943 	mov.w	r9, r3, lsl #1
 8001f1e:	f04f 0803 	mov.w	r8, #3
 8001f22:	fa08 f809 	lsl.w	r8, r8, r9
 8001f26:	ea24 0808 	bic.w	r8, r4, r8
        temp |= (GPIO_Init->Speed << (position * 2));
 8001f2a:	68cc      	ldr	r4, [r1, #12]
 8001f2c:	fa04 f409 	lsl.w	r4, r4, r9
 8001f30:	ea44 0408 	orr.w	r4, r4, r8
        GPIOx->OSPEEDR = temp;
 8001f34:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8001f36:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f38:	ea24 0802 	bic.w	r8, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001f3c:	684c      	ldr	r4, [r1, #4]
 8001f3e:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8001f42:	409a      	lsls	r2, r3
 8001f44:	ea42 0208 	orr.w	r2, r2, r8
        GPIOx->OTYPER = temp;
 8001f48:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 8001f4a:	f8d0 900c 	ldr.w	r9, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001f4e:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8001f52:	2403      	movs	r4, #3
 8001f54:	fa04 f408 	lsl.w	r4, r4, r8
 8001f58:	43e2      	mvns	r2, r4
 8001f5a:	ea29 0904 	bic.w	r9, r9, r4
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001f5e:	688c      	ldr	r4, [r1, #8]
 8001f60:	fa04 f408 	lsl.w	r4, r4, r8
 8001f64:	ea44 0409 	orr.w	r4, r4, r9
      GPIOx->PUPDR = temp;
 8001f68:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f6a:	684c      	ldr	r4, [r1, #4]
 8001f6c:	f024 0410 	bic.w	r4, r4, #16
 8001f70:	2c02      	cmp	r4, #2
 8001f72:	d115      	bne.n	8001fa0 <HAL_GPIO_Init+0x11c>
        temp = GPIOx->AFR[position >> 3];
 8001f74:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8001f78:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8001f7c:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f80:	f003 0407 	and.w	r4, r3, #7
 8001f84:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8001f88:	240f      	movs	r4, #15
 8001f8a:	fa04 f40b 	lsl.w	r4, r4, fp
 8001f8e:	ea2a 0a04 	bic.w	sl, sl, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f92:	690c      	ldr	r4, [r1, #16]
 8001f94:	fa04 f40b 	lsl.w	r4, r4, fp
 8001f98:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3] = temp;
 8001f9c:	f8c9 4020 	str.w	r4, [r9, #32]
      temp = GPIOx->MODER;
 8001fa0:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001fa2:	4014      	ands	r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001fa4:	684a      	ldr	r2, [r1, #4]
 8001fa6:	f002 0203 	and.w	r2, r2, #3
 8001faa:	fa02 f208 	lsl.w	r2, r2, r8
 8001fae:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001fb0:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001fb2:	684a      	ldr	r2, [r1, #4]
 8001fb4:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8001fb8:	d09c      	beq.n	8001ef4 <HAL_GPIO_Init+0x70>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001fbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001fc0:	647a      	str	r2, [r7, #68]	; 0x44
 8001fc2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001fc4:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001fc8:	9201      	str	r2, [sp, #4]
 8001fca:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 8001fcc:	f023 0803 	bic.w	r8, r3, #3
 8001fd0:	44e0      	add	r8, ip
 8001fd2:	f8d8 4008 	ldr.w	r4, [r8, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fd6:	f003 0203 	and.w	r2, r3, #3
 8001fda:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8001fde:	220f      	movs	r2, #15
 8001fe0:	fa02 f209 	lsl.w	r2, r2, r9
 8001fe4:	ea24 0a02 	bic.w	sl, r4, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001fe8:	4570      	cmp	r0, lr
 8001fea:	f43f af56 	beq.w	8001e9a <HAL_GPIO_Init+0x16>
 8001fee:	4a1e      	ldr	r2, [pc, #120]	; (8002068 <HAL_GPIO_Init+0x1e4>)
 8001ff0:	4290      	cmp	r0, r2
 8001ff2:	d022      	beq.n	800203a <HAL_GPIO_Init+0x1b6>
 8001ff4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ff8:	4290      	cmp	r0, r2
 8001ffa:	d020      	beq.n	800203e <HAL_GPIO_Init+0x1ba>
 8001ffc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002000:	4290      	cmp	r0, r2
 8002002:	d01e      	beq.n	8002042 <HAL_GPIO_Init+0x1be>
 8002004:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002008:	4290      	cmp	r0, r2
 800200a:	d01c      	beq.n	8002046 <HAL_GPIO_Init+0x1c2>
 800200c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002010:	4290      	cmp	r0, r2
 8002012:	d01a      	beq.n	800204a <HAL_GPIO_Init+0x1c6>
 8002014:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002018:	4290      	cmp	r0, r2
 800201a:	d018      	beq.n	800204e <HAL_GPIO_Init+0x1ca>
 800201c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002020:	4290      	cmp	r0, r2
 8002022:	d016      	beq.n	8002052 <HAL_GPIO_Init+0x1ce>
 8002024:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002028:	4290      	cmp	r0, r2
 800202a:	d014      	beq.n	8002056 <HAL_GPIO_Init+0x1d2>
 800202c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002030:	4290      	cmp	r0, r2
 8002032:	bf0c      	ite	eq
 8002034:	2209      	moveq	r2, #9
 8002036:	220a      	movne	r2, #10
 8002038:	e730      	b.n	8001e9c <HAL_GPIO_Init+0x18>
 800203a:	2201      	movs	r2, #1
 800203c:	e72e      	b.n	8001e9c <HAL_GPIO_Init+0x18>
 800203e:	2202      	movs	r2, #2
 8002040:	e72c      	b.n	8001e9c <HAL_GPIO_Init+0x18>
 8002042:	2203      	movs	r2, #3
 8002044:	e72a      	b.n	8001e9c <HAL_GPIO_Init+0x18>
 8002046:	2204      	movs	r2, #4
 8002048:	e728      	b.n	8001e9c <HAL_GPIO_Init+0x18>
 800204a:	2205      	movs	r2, #5
 800204c:	e726      	b.n	8001e9c <HAL_GPIO_Init+0x18>
 800204e:	2206      	movs	r2, #6
 8002050:	e724      	b.n	8001e9c <HAL_GPIO_Init+0x18>
 8002052:	2207      	movs	r2, #7
 8002054:	e722      	b.n	8001e9c <HAL_GPIO_Init+0x18>
 8002056:	2208      	movs	r2, #8
 8002058:	e720      	b.n	8001e9c <HAL_GPIO_Init+0x18>
      }
    }
  }
}
 800205a:	b003      	add	sp, #12
 800205c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002060:	40023800 	.word	0x40023800
 8002064:	40013c00 	.word	0x40013c00
 8002068:	40020400 	.word	0x40020400
 800206c:	40013800 	.word	0x40013800
 8002070:	40020000 	.word	0x40020000

08002074 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002074:	b10a      	cbz	r2, 800207a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002076:	6181      	str	r1, [r0, #24]
 8002078:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800207a:	0409      	lsls	r1, r1, #16
 800207c:	6181      	str	r1, [r0, #24]
  }
}
 800207e:	4770      	bx	lr

08002080 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002080:	b530      	push	{r4, r5, lr}
 8002082:	b083      	sub	sp, #12
  uint32_t tickstart = 0;

  __HAL_RCC_PWR_CLK_ENABLE();
 8002084:	4b1b      	ldr	r3, [pc, #108]	; (80020f4 <HAL_PWREx_EnableOverDrive+0x74>)
 8002086:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002088:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800208c:	641a      	str	r2, [r3, #64]	; 0x40
 800208e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002090:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002094:	9301      	str	r3, [sp, #4]
 8002096:	9b01      	ldr	r3, [sp, #4]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002098:	4a17      	ldr	r2, [pc, #92]	; (80020f8 <HAL_PWREx_EnableOverDrive+0x78>)
 800209a:	6813      	ldr	r3, [r2, #0]
 800209c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020a2:	f7ff fc1f 	bl	80018e4 <HAL_GetTick>
 80020a6:	4604      	mov	r4, r0

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80020a8:	4d13      	ldr	r5, [pc, #76]	; (80020f8 <HAL_PWREx_EnableOverDrive+0x78>)
 80020aa:	686b      	ldr	r3, [r5, #4]
 80020ac:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80020b0:	d108      	bne.n	80020c4 <HAL_PWREx_EnableOverDrive+0x44>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80020b2:	f7ff fc17 	bl	80018e4 <HAL_GetTick>
 80020b6:	1b00      	subs	r0, r0, r4
 80020b8:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80020bc:	d9f5      	bls.n	80020aa <HAL_PWREx_EnableOverDrive+0x2a>
    {
      return HAL_TIMEOUT;
 80020be:	2003      	movs	r0, #3
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
}
 80020c0:	b003      	add	sp, #12
 80020c2:	bd30      	pop	{r4, r5, pc}
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80020c4:	4a0c      	ldr	r2, [pc, #48]	; (80020f8 <HAL_PWREx_EnableOverDrive+0x78>)
 80020c6:	6813      	ldr	r3, [r2, #0]
 80020c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020cc:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 80020ce:	f7ff fc09 	bl	80018e4 <HAL_GetTick>
 80020d2:	4604      	mov	r4, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80020d4:	4d08      	ldr	r5, [pc, #32]	; (80020f8 <HAL_PWREx_EnableOverDrive+0x78>)
 80020d6:	686b      	ldr	r3, [r5, #4]
 80020d8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80020dc:	d107      	bne.n	80020ee <HAL_PWREx_EnableOverDrive+0x6e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80020de:	f7ff fc01 	bl	80018e4 <HAL_GetTick>
 80020e2:	1b00      	subs	r0, r0, r4
 80020e4:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80020e8:	d9f5      	bls.n	80020d6 <HAL_PWREx_EnableOverDrive+0x56>
      return HAL_TIMEOUT;
 80020ea:	2003      	movs	r0, #3
 80020ec:	e7e8      	b.n	80020c0 <HAL_PWREx_EnableOverDrive+0x40>
  return HAL_OK;
 80020ee:	2000      	movs	r0, #0
 80020f0:	e7e6      	b.n	80020c0 <HAL_PWREx_EnableOverDrive+0x40>
 80020f2:	bf00      	nop
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40007000 	.word	0x40007000

080020fc <HAL_RCC_OscConfig>:
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020fc:	2800      	cmp	r0, #0
 80020fe:	f000 8209 	beq.w	8002514 <HAL_RCC_OscConfig+0x418>
{
 8002102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800210a:	6803      	ldr	r3, [r0, #0]
 800210c:	f013 0f01 	tst.w	r3, #1
 8002110:	d029      	beq.n	8002166 <HAL_RCC_OscConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002112:	4ba8      	ldr	r3, [pc, #672]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	f003 030c 	and.w	r3, r3, #12
 800211a:	2b04      	cmp	r3, #4
 800211c:	d01a      	beq.n	8002154 <HAL_RCC_OscConfig+0x58>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800211e:	4ba5      	ldr	r3, [pc, #660]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	f003 030c 	and.w	r3, r3, #12
 8002126:	2b08      	cmp	r3, #8
 8002128:	d00f      	beq.n	800214a <HAL_RCC_OscConfig+0x4e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800212a:	6863      	ldr	r3, [r4, #4]
 800212c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002130:	d040      	beq.n	80021b4 <HAL_RCC_OscConfig+0xb8>
 8002132:	2b00      	cmp	r3, #0
 8002134:	d154      	bne.n	80021e0 <HAL_RCC_OscConfig+0xe4>
 8002136:	4b9f      	ldr	r3, [pc, #636]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	e039      	b.n	80021be <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800214a:	4b9a      	ldr	r3, [pc, #616]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002152:	d0ea      	beq.n	800212a <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002154:	4b97      	ldr	r3, [pc, #604]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800215c:	d003      	beq.n	8002166 <HAL_RCC_OscConfig+0x6a>
 800215e:	6863      	ldr	r3, [r4, #4]
 8002160:	2b00      	cmp	r3, #0
 8002162:	f000 81d9 	beq.w	8002518 <HAL_RCC_OscConfig+0x41c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002166:	6823      	ldr	r3, [r4, #0]
 8002168:	f013 0f02 	tst.w	r3, #2
 800216c:	d074      	beq.n	8002258 <HAL_RCC_OscConfig+0x15c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800216e:	4b91      	ldr	r3, [pc, #580]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f013 0f0c 	tst.w	r3, #12
 8002176:	d05e      	beq.n	8002236 <HAL_RCC_OscConfig+0x13a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002178:	4b8e      	ldr	r3, [pc, #568]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	f003 030c 	and.w	r3, r3, #12
 8002180:	2b08      	cmp	r3, #8
 8002182:	d053      	beq.n	800222c <HAL_RCC_OscConfig+0x130>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002184:	68e3      	ldr	r3, [r4, #12]
 8002186:	2b00      	cmp	r3, #0
 8002188:	f000 8089 	beq.w	800229e <HAL_RCC_OscConfig+0x1a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800218c:	4a89      	ldr	r2, [pc, #548]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 800218e:	6813      	ldr	r3, [r2, #0]
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002196:	f7ff fba5 	bl	80018e4 <HAL_GetTick>
 800219a:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800219c:	4e85      	ldr	r6, [pc, #532]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 800219e:	6833      	ldr	r3, [r6, #0]
 80021a0:	f013 0f02 	tst.w	r3, #2
 80021a4:	d172      	bne.n	800228c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021a6:	f7ff fb9d 	bl	80018e4 <HAL_GetTick>
 80021aa:	1b40      	subs	r0, r0, r5
 80021ac:	2802      	cmp	r0, #2
 80021ae:	d9f6      	bls.n	800219e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_TIMEOUT;
 80021b0:	2003      	movs	r0, #3
 80021b2:	e1b6      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021b4:	4a7f      	ldr	r2, [pc, #508]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80021b6:	6813      	ldr	r3, [r2, #0]
 80021b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021bc:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021be:	6863      	ldr	r3, [r4, #4]
 80021c0:	b32b      	cbz	r3, 800220e <HAL_RCC_OscConfig+0x112>
        tickstart = HAL_GetTick();
 80021c2:	f7ff fb8f 	bl	80018e4 <HAL_GetTick>
 80021c6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021c8:	4e7a      	ldr	r6, [pc, #488]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80021ca:	6833      	ldr	r3, [r6, #0]
 80021cc:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80021d0:	d1c9      	bne.n	8002166 <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d2:	f7ff fb87 	bl	80018e4 <HAL_GetTick>
 80021d6:	1b40      	subs	r0, r0, r5
 80021d8:	2864      	cmp	r0, #100	; 0x64
 80021da:	d9f6      	bls.n	80021ca <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
 80021dc:	2003      	movs	r0, #3
 80021de:	e1a0      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021e4:	d009      	beq.n	80021fa <HAL_RCC_OscConfig+0xfe>
 80021e6:	4b73      	ldr	r3, [pc, #460]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80021ee:	601a      	str	r2, [r3, #0]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021f6:	601a      	str	r2, [r3, #0]
 80021f8:	e7e1      	b.n	80021be <HAL_RCC_OscConfig+0xc2>
 80021fa:	4b6e      	ldr	r3, [pc, #440]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002202:	601a      	str	r2, [r3, #0]
 8002204:	681a      	ldr	r2, [r3, #0]
 8002206:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	e7d7      	b.n	80021be <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 800220e:	f7ff fb69 	bl	80018e4 <HAL_GetTick>
 8002212:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002214:	4e67      	ldr	r6, [pc, #412]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002216:	6833      	ldr	r3, [r6, #0]
 8002218:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800221c:	d0a3      	beq.n	8002166 <HAL_RCC_OscConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800221e:	f7ff fb61 	bl	80018e4 <HAL_GetTick>
 8002222:	1b40      	subs	r0, r0, r5
 8002224:	2864      	cmp	r0, #100	; 0x64
 8002226:	d9f6      	bls.n	8002216 <HAL_RCC_OscConfig+0x11a>
            return HAL_TIMEOUT;
 8002228:	2003      	movs	r0, #3
 800222a:	e17a      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800222c:	4b61      	ldr	r3, [pc, #388]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002234:	d1a6      	bne.n	8002184 <HAL_RCC_OscConfig+0x88>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002236:	4b5f      	ldr	r3, [pc, #380]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f013 0f02 	tst.w	r3, #2
 800223e:	d003      	beq.n	8002248 <HAL_RCC_OscConfig+0x14c>
 8002240:	68e3      	ldr	r3, [r4, #12]
 8002242:	2b01      	cmp	r3, #1
 8002244:	f040 816a 	bne.w	800251c <HAL_RCC_OscConfig+0x420>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002248:	4a5a      	ldr	r2, [pc, #360]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 800224a:	6813      	ldr	r3, [r2, #0]
 800224c:	6921      	ldr	r1, [r4, #16]
 800224e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002252:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002256:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002258:	6823      	ldr	r3, [r4, #0]
 800225a:	f013 0f08 	tst.w	r3, #8
 800225e:	d046      	beq.n	80022ee <HAL_RCC_OscConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002260:	6963      	ldr	r3, [r4, #20]
 8002262:	b383      	cbz	r3, 80022c6 <HAL_RCC_OscConfig+0x1ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002264:	4a53      	ldr	r2, [pc, #332]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002266:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800226e:	f7ff fb39 	bl	80018e4 <HAL_GetTick>
 8002272:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002274:	4e4f      	ldr	r6, [pc, #316]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002276:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8002278:	f013 0f02 	tst.w	r3, #2
 800227c:	d137      	bne.n	80022ee <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227e:	f7ff fb31 	bl	80018e4 <HAL_GetTick>
 8002282:	1b40      	subs	r0, r0, r5
 8002284:	2802      	cmp	r0, #2
 8002286:	d9f6      	bls.n	8002276 <HAL_RCC_OscConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8002288:	2003      	movs	r0, #3
 800228a:	e14a      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800228c:	4a49      	ldr	r2, [pc, #292]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 800228e:	6813      	ldr	r3, [r2, #0]
 8002290:	6921      	ldr	r1, [r4, #16]
 8002292:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002296:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800229a:	6013      	str	r3, [r2, #0]
 800229c:	e7dc      	b.n	8002258 <HAL_RCC_OscConfig+0x15c>
        __HAL_RCC_HSI_DISABLE();
 800229e:	4a45      	ldr	r2, [pc, #276]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80022a0:	6813      	ldr	r3, [r2, #0]
 80022a2:	f023 0301 	bic.w	r3, r3, #1
 80022a6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80022a8:	f7ff fb1c 	bl	80018e4 <HAL_GetTick>
 80022ac:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80022ae:	4e41      	ldr	r6, [pc, #260]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80022b0:	6833      	ldr	r3, [r6, #0]
 80022b2:	f013 0f02 	tst.w	r3, #2
 80022b6:	d0cf      	beq.n	8002258 <HAL_RCC_OscConfig+0x15c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80022b8:	f7ff fb14 	bl	80018e4 <HAL_GetTick>
 80022bc:	1b40      	subs	r0, r0, r5
 80022be:	2802      	cmp	r0, #2
 80022c0:	d9f6      	bls.n	80022b0 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 80022c2:	2003      	movs	r0, #3
 80022c4:	e12d      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022c6:	4a3b      	ldr	r2, [pc, #236]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80022c8:	6f53      	ldr	r3, [r2, #116]	; 0x74
 80022ca:	f023 0301 	bic.w	r3, r3, #1
 80022ce:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022d0:	f7ff fb08 	bl	80018e4 <HAL_GetTick>
 80022d4:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022d6:	4e37      	ldr	r6, [pc, #220]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80022d8:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80022da:	f013 0f02 	tst.w	r3, #2
 80022de:	d006      	beq.n	80022ee <HAL_RCC_OscConfig+0x1f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022e0:	f7ff fb00 	bl	80018e4 <HAL_GetTick>
 80022e4:	1b40      	subs	r0, r0, r5
 80022e6:	2802      	cmp	r0, #2
 80022e8:	d9f6      	bls.n	80022d8 <HAL_RCC_OscConfig+0x1dc>
        {
          return HAL_TIMEOUT;
 80022ea:	2003      	movs	r0, #3
 80022ec:	e119      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022ee:	6823      	ldr	r3, [r4, #0]
 80022f0:	f013 0f04 	tst.w	r3, #4
 80022f4:	d07e      	beq.n	80023f4 <HAL_RCC_OscConfig+0x2f8>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022f6:	4b2f      	ldr	r3, [pc, #188]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80022f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fa:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80022fe:	d10b      	bne.n	8002318 <HAL_RCC_OscConfig+0x21c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002300:	4b2c      	ldr	r3, [pc, #176]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002302:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002304:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002308:	641a      	str	r2, [r3, #64]	; 0x40
 800230a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002310:	9301      	str	r3, [sp, #4]
 8002312:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002314:	2501      	movs	r5, #1
 8002316:	e000      	b.n	800231a <HAL_RCC_OscConfig+0x21e>
  FlagStatus pwrclkchanged = RESET;
 8002318:	2500      	movs	r5, #0
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800231a:	4b27      	ldr	r3, [pc, #156]	; (80023b8 <HAL_RCC_OscConfig+0x2bc>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002322:	d00e      	beq.n	8002342 <HAL_RCC_OscConfig+0x246>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002324:	68a3      	ldr	r3, [r4, #8]
 8002326:	2b01      	cmp	r3, #1
 8002328:	d01f      	beq.n	800236a <HAL_RCC_OscConfig+0x26e>
 800232a:	2b00      	cmp	r3, #0
 800232c:	d135      	bne.n	800239a <HAL_RCC_OscConfig+0x29e>
 800232e:	4b21      	ldr	r3, [pc, #132]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 8002330:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	671a      	str	r2, [r3, #112]	; 0x70
 8002338:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800233a:	f022 0204 	bic.w	r2, r2, #4
 800233e:	671a      	str	r2, [r3, #112]	; 0x70
 8002340:	e018      	b.n	8002374 <HAL_RCC_OscConfig+0x278>
      PWR->CR1 |= PWR_CR1_DBP;
 8002342:	4a1d      	ldr	r2, [pc, #116]	; (80023b8 <HAL_RCC_OscConfig+0x2bc>)
 8002344:	6813      	ldr	r3, [r2, #0]
 8002346:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800234a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800234c:	f7ff faca 	bl	80018e4 <HAL_GetTick>
 8002350:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002352:	4f19      	ldr	r7, [pc, #100]	; (80023b8 <HAL_RCC_OscConfig+0x2bc>)
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	f413 7f80 	tst.w	r3, #256	; 0x100
 800235a:	d1e3      	bne.n	8002324 <HAL_RCC_OscConfig+0x228>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800235c:	f7ff fac2 	bl	80018e4 <HAL_GetTick>
 8002360:	1b80      	subs	r0, r0, r6
 8002362:	2864      	cmp	r0, #100	; 0x64
 8002364:	d9f6      	bls.n	8002354 <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8002366:	2003      	movs	r0, #3
 8002368:	e0db      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800236a:	4a12      	ldr	r2, [pc, #72]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 800236c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002374:	68a3      	ldr	r3, [r4, #8]
 8002376:	b35b      	cbz	r3, 80023d0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002378:	f7ff fab4 	bl	80018e4 <HAL_GetTick>
 800237c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800237e:	4f0d      	ldr	r7, [pc, #52]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002380:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002384:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002386:	f013 0f02 	tst.w	r3, #2
 800238a:	d132      	bne.n	80023f2 <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800238c:	f7ff faaa 	bl	80018e4 <HAL_GetTick>
 8002390:	1b80      	subs	r0, r0, r6
 8002392:	4540      	cmp	r0, r8
 8002394:	d9f6      	bls.n	8002384 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8002396:	2003      	movs	r0, #3
 8002398:	e0c3      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800239a:	2b05      	cmp	r3, #5
 800239c:	d00e      	beq.n	80023bc <HAL_RCC_OscConfig+0x2c0>
 800239e:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <HAL_RCC_OscConfig+0x2b8>)
 80023a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80023a2:	f022 0201 	bic.w	r2, r2, #1
 80023a6:	671a      	str	r2, [r3, #112]	; 0x70
 80023a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80023aa:	f022 0204 	bic.w	r2, r2, #4
 80023ae:	671a      	str	r2, [r3, #112]	; 0x70
 80023b0:	e7e0      	b.n	8002374 <HAL_RCC_OscConfig+0x278>
 80023b2:	bf00      	nop
 80023b4:	40023800 	.word	0x40023800
 80023b8:	40007000 	.word	0x40007000
 80023bc:	4b60      	ldr	r3, [pc, #384]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 80023be:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80023c0:	f042 0204 	orr.w	r2, r2, #4
 80023c4:	671a      	str	r2, [r3, #112]	; 0x70
 80023c6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80023c8:	f042 0201 	orr.w	r2, r2, #1
 80023cc:	671a      	str	r2, [r3, #112]	; 0x70
 80023ce:	e7d1      	b.n	8002374 <HAL_RCC_OscConfig+0x278>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023d0:	f7ff fa88 	bl	80018e4 <HAL_GetTick>
 80023d4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023d6:	4f5a      	ldr	r7, [pc, #360]	; (8002540 <HAL_RCC_OscConfig+0x444>)
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d8:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023dc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023de:	f013 0f02 	tst.w	r3, #2
 80023e2:	d006      	beq.n	80023f2 <HAL_RCC_OscConfig+0x2f6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023e4:	f7ff fa7e 	bl	80018e4 <HAL_GetTick>
 80023e8:	1b80      	subs	r0, r0, r6
 80023ea:	4540      	cmp	r0, r8
 80023ec:	d9f6      	bls.n	80023dc <HAL_RCC_OscConfig+0x2e0>
        {
          return HAL_TIMEOUT;
 80023ee:	2003      	movs	r0, #3
 80023f0:	e097      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023f2:	b9fd      	cbnz	r5, 8002434 <HAL_RCC_OscConfig+0x338>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023f4:	69a3      	ldr	r3, [r4, #24]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f000 8092 	beq.w	8002520 <HAL_RCC_OscConfig+0x424>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023fc:	4a50      	ldr	r2, [pc, #320]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 80023fe:	6892      	ldr	r2, [r2, #8]
 8002400:	f002 020c 	and.w	r2, r2, #12
 8002404:	2a08      	cmp	r2, #8
 8002406:	d059      	beq.n	80024bc <HAL_RCC_OscConfig+0x3c0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002408:	2b02      	cmp	r3, #2
 800240a:	d019      	beq.n	8002440 <HAL_RCC_OscConfig+0x344>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800240c:	4a4c      	ldr	r2, [pc, #304]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 800240e:	6813      	ldr	r3, [r2, #0]
 8002410:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002414:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002416:	f7ff fa65 	bl	80018e4 <HAL_GetTick>
 800241a:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800241c:	4d48      	ldr	r5, [pc, #288]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 800241e:	682b      	ldr	r3, [r5, #0]
 8002420:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002424:	d048      	beq.n	80024b8 <HAL_RCC_OscConfig+0x3bc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002426:	f7ff fa5d 	bl	80018e4 <HAL_GetTick>
 800242a:	1b00      	subs	r0, r0, r4
 800242c:	2802      	cmp	r0, #2
 800242e:	d9f6      	bls.n	800241e <HAL_RCC_OscConfig+0x322>
          {
            return HAL_TIMEOUT;
 8002430:	2003      	movs	r0, #3
 8002432:	e076      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002434:	4a42      	ldr	r2, [pc, #264]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 8002436:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002438:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800243c:	6413      	str	r3, [r2, #64]	; 0x40
 800243e:	e7d9      	b.n	80023f4 <HAL_RCC_OscConfig+0x2f8>
        __HAL_RCC_PLL_DISABLE();
 8002440:	4a3f      	ldr	r2, [pc, #252]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 8002442:	6813      	ldr	r3, [r2, #0]
 8002444:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002448:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800244a:	f7ff fa4b 	bl	80018e4 <HAL_GetTick>
 800244e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002450:	4e3b      	ldr	r6, [pc, #236]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 8002452:	6833      	ldr	r3, [r6, #0]
 8002454:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002458:	d006      	beq.n	8002468 <HAL_RCC_OscConfig+0x36c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800245a:	f7ff fa43 	bl	80018e4 <HAL_GetTick>
 800245e:	1b40      	subs	r0, r0, r5
 8002460:	2802      	cmp	r0, #2
 8002462:	d9f6      	bls.n	8002452 <HAL_RCC_OscConfig+0x356>
            return HAL_TIMEOUT;
 8002464:	2003      	movs	r0, #3
 8002466:	e05c      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002468:	69e3      	ldr	r3, [r4, #28]
 800246a:	6a22      	ldr	r2, [r4, #32]
 800246c:	4313      	orrs	r3, r2
 800246e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002470:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002474:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002476:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800247a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800247c:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002480:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002482:	0852      	lsrs	r2, r2, #1
 8002484:	3a01      	subs	r2, #1
 8002486:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800248a:	4a2d      	ldr	r2, [pc, #180]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 800248c:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800248e:	6813      	ldr	r3, [r2, #0]
 8002490:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002494:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002496:	f7ff fa25 	bl	80018e4 <HAL_GetTick>
 800249a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800249c:	4d28      	ldr	r5, [pc, #160]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 800249e:	682b      	ldr	r3, [r5, #0]
 80024a0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80024a4:	d106      	bne.n	80024b4 <HAL_RCC_OscConfig+0x3b8>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024a6:	f7ff fa1d 	bl	80018e4 <HAL_GetTick>
 80024aa:	1b00      	subs	r0, r0, r4
 80024ac:	2802      	cmp	r0, #2
 80024ae:	d9f6      	bls.n	800249e <HAL_RCC_OscConfig+0x3a2>
            return HAL_TIMEOUT;
 80024b0:	2003      	movs	r0, #3
 80024b2:	e036      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
      {
        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 80024b4:	2000      	movs	r0, #0
 80024b6:	e034      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
 80024b8:	2000      	movs	r0, #0
 80024ba:	e032      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
      pll_config = RCC->PLLCFGR;
 80024bc:	4a20      	ldr	r2, [pc, #128]	; (8002540 <HAL_RCC_OscConfig+0x444>)
 80024be:	6852      	ldr	r2, [r2, #4]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d031      	beq.n	8002528 <HAL_RCC_OscConfig+0x42c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024c4:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024c8:	69e1      	ldr	r1, [r4, #28]
 80024ca:	428b      	cmp	r3, r1
 80024cc:	d12e      	bne.n	800252c <HAL_RCC_OscConfig+0x430>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024ce:	f002 033f 	and.w	r3, r2, #63	; 0x3f
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024d2:	6a21      	ldr	r1, [r4, #32]
 80024d4:	428b      	cmp	r3, r1
 80024d6:	d12b      	bne.n	8002530 <HAL_RCC_OscConfig+0x434>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024d8:	6a61      	ldr	r1, [r4, #36]	; 0x24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024da:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024de:	4013      	ands	r3, r2
 80024e0:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 80024e4:	d126      	bne.n	8002534 <HAL_RCC_OscConfig+0x438>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80024e6:	f402 3140 	and.w	r1, r2, #196608	; 0x30000
 80024ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024ec:	085b      	lsrs	r3, r3, #1
 80024ee:	3b01      	subs	r3, #1
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80024f0:	ebb1 4f03 	cmp.w	r1, r3, lsl #16
 80024f4:	d120      	bne.n	8002538 <HAL_RCC_OscConfig+0x43c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024f6:	f002 6370 	and.w	r3, r2, #251658240	; 0xf000000
 80024fa:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80024fc:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 8002500:	d11c      	bne.n	800253c <HAL_RCC_OscConfig+0x440>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002502:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002504:	f002 42e0 	and.w	r2, r2, #1879048192	; 0x70000000
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002508:	ebb2 7f03 	cmp.w	r2, r3, lsl #28
  return HAL_OK;
 800250c:	bf14      	ite	ne
 800250e:	2001      	movne	r0, #1
 8002510:	2000      	moveq	r0, #0
 8002512:	e006      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
    return HAL_ERROR;
 8002514:	2001      	movs	r0, #1
}
 8002516:	4770      	bx	lr
        return HAL_ERROR;
 8002518:	2001      	movs	r0, #1
 800251a:	e002      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
        return HAL_ERROR;
 800251c:	2001      	movs	r0, #1
 800251e:	e000      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
  return HAL_OK;
 8002520:	2000      	movs	r0, #0
}
 8002522:	b002      	add	sp, #8
 8002524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8002528:	2001      	movs	r0, #1
 800252a:	e7fa      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
 800252c:	2001      	movs	r0, #1
 800252e:	e7f8      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
 8002530:	2001      	movs	r0, #1
 8002532:	e7f6      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
 8002534:	2001      	movs	r0, #1
 8002536:	e7f4      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
 8002538:	2001      	movs	r0, #1
 800253a:	e7f2      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
 800253c:	2001      	movs	r0, #1
 800253e:	e7f0      	b.n	8002522 <HAL_RCC_OscConfig+0x426>
 8002540:	40023800 	.word	0x40023800

08002544 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
  uint32_t sysclockfreq = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002546:	4b24      	ldr	r3, [pc, #144]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f003 030c 	and.w	r3, r3, #12
 800254e:	2b04      	cmp	r3, #4
 8002550:	d03d      	beq.n	80025ce <HAL_RCC_GetSysClockFreq+0x8a>
 8002552:	2b08      	cmp	r3, #8
 8002554:	d13d      	bne.n	80025d2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002556:	4b20      	ldr	r3, [pc, #128]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002558:	685a      	ldr	r2, [r3, #4]
 800255a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002564:	d012      	beq.n	800258c <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002566:	4b1c      	ldr	r3, [pc, #112]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8002568:	6859      	ldr	r1, [r3, #4]
 800256a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800256e:	2300      	movs	r3, #0
 8002570:	481a      	ldr	r0, [pc, #104]	; (80025dc <HAL_RCC_GetSysClockFreq+0x98>)
 8002572:	fba1 0100 	umull	r0, r1, r1, r0
 8002576:	f7fd fe67 	bl	8000248 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800257a:	4b17      	ldr	r3, [pc, #92]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x94>)
 800257c:	685b      	ldr	r3, [r3, #4]
 800257e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002582:	3301      	adds	r3, #1
 8002584:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8002586:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800258a:	e023      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0x90>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800258c:	4b12      	ldr	r3, [pc, #72]	; (80025d8 <HAL_RCC_GetSysClockFreq+0x94>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002594:	015c      	lsls	r4, r3, #5
 8002596:	2500      	movs	r5, #0
 8002598:	1ae4      	subs	r4, r4, r3
 800259a:	f165 0500 	sbc.w	r5, r5, #0
 800259e:	01ae      	lsls	r6, r5, #6
 80025a0:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 80025a4:	01a7      	lsls	r7, r4, #6
 80025a6:	1b38      	subs	r0, r7, r4
 80025a8:	eb66 0105 	sbc.w	r1, r6, r5
 80025ac:	00cc      	lsls	r4, r1, #3
 80025ae:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 80025b2:	00c5      	lsls	r5, r0, #3
 80025b4:	18e8      	adds	r0, r5, r3
 80025b6:	f144 0100 	adc.w	r1, r4, #0
 80025ba:	028b      	lsls	r3, r1, #10
 80025bc:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 80025c0:	0284      	lsls	r4, r0, #10
 80025c2:	4620      	mov	r0, r4
 80025c4:	4619      	mov	r1, r3
 80025c6:	2300      	movs	r3, #0
 80025c8:	f7fd fe3e 	bl	8000248 <__aeabi_uldivmod>
 80025cc:	e7d5      	b.n	800257a <HAL_RCC_GetSysClockFreq+0x36>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025ce:	4803      	ldr	r0, [pc, #12]	; (80025dc <HAL_RCC_GetSysClockFreq+0x98>)
 80025d0:	e000      	b.n	80025d4 <HAL_RCC_GetSysClockFreq+0x90>
      sysclockfreq = HSI_VALUE;
 80025d2:	4803      	ldr	r0, [pc, #12]	; (80025e0 <HAL_RCC_GetSysClockFreq+0x9c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80025d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025d6:	bf00      	nop
 80025d8:	40023800 	.word	0x40023800
 80025dc:	017d7840 	.word	0x017d7840
 80025e0:	00f42400 	.word	0x00f42400

080025e4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80025e4:	2800      	cmp	r0, #0
 80025e6:	f000 80a2 	beq.w	800272e <HAL_RCC_ClockConfig+0x14a>
{
 80025ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025ee:	460d      	mov	r5, r1
 80025f0:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025f2:	4b53      	ldr	r3, [pc, #332]	; (8002740 <HAL_RCC_ClockConfig+0x15c>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	428b      	cmp	r3, r1
 80025fc:	d20b      	bcs.n	8002616 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025fe:	4a50      	ldr	r2, [pc, #320]	; (8002740 <HAL_RCC_ClockConfig+0x15c>)
 8002600:	6813      	ldr	r3, [r2, #0]
 8002602:	f023 030f 	bic.w	r3, r3, #15
 8002606:	430b      	orrs	r3, r1
 8002608:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800260a:	6813      	ldr	r3, [r2, #0]
 800260c:	f003 030f 	and.w	r3, r3, #15
 8002610:	428b      	cmp	r3, r1
 8002612:	f040 808e 	bne.w	8002732 <HAL_RCC_ClockConfig+0x14e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002616:	6823      	ldr	r3, [r4, #0]
 8002618:	f013 0f02 	tst.w	r3, #2
 800261c:	d017      	beq.n	800264e <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800261e:	f013 0f04 	tst.w	r3, #4
 8002622:	d004      	beq.n	800262e <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002624:	4a47      	ldr	r2, [pc, #284]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 8002626:	6893      	ldr	r3, [r2, #8]
 8002628:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800262c:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800262e:	6823      	ldr	r3, [r4, #0]
 8002630:	f013 0f08 	tst.w	r3, #8
 8002634:	d004      	beq.n	8002640 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002636:	4a43      	ldr	r2, [pc, #268]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 8002638:	6893      	ldr	r3, [r2, #8]
 800263a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800263e:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002640:	4a40      	ldr	r2, [pc, #256]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 8002642:	6893      	ldr	r3, [r2, #8]
 8002644:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002648:	68a1      	ldr	r1, [r4, #8]
 800264a:	430b      	orrs	r3, r1
 800264c:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800264e:	6823      	ldr	r3, [r4, #0]
 8002650:	f013 0f01 	tst.w	r3, #1
 8002654:	d031      	beq.n	80026ba <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002656:	6862      	ldr	r2, [r4, #4]
 8002658:	2a01      	cmp	r2, #1
 800265a:	d020      	beq.n	800269e <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800265c:	2a02      	cmp	r2, #2
 800265e:	d025      	beq.n	80026ac <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002660:	4b38      	ldr	r3, [pc, #224]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f013 0f02 	tst.w	r3, #2
 8002668:	d065      	beq.n	8002736 <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800266a:	4936      	ldr	r1, [pc, #216]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 800266c:	688b      	ldr	r3, [r1, #8]
 800266e:	f023 0303 	bic.w	r3, r3, #3
 8002672:	4313      	orrs	r3, r2
 8002674:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002676:	f7ff f935 	bl	80018e4 <HAL_GetTick>
 800267a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800267c:	4f31      	ldr	r7, [pc, #196]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800267e:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	f003 030c 	and.w	r3, r3, #12
 8002688:	6862      	ldr	r2, [r4, #4]
 800268a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800268e:	d014      	beq.n	80026ba <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002690:	f7ff f928 	bl	80018e4 <HAL_GetTick>
 8002694:	1b80      	subs	r0, r0, r6
 8002696:	4540      	cmp	r0, r8
 8002698:	d9f3      	bls.n	8002682 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 800269a:	2003      	movs	r0, #3
 800269c:	e045      	b.n	800272a <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800269e:	4b29      	ldr	r3, [pc, #164]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80026a6:	d1e0      	bne.n	800266a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80026a8:	2001      	movs	r0, #1
 80026aa:	e03e      	b.n	800272a <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80026ac:	4b25      	ldr	r3, [pc, #148]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80026b4:	d1d9      	bne.n	800266a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 80026b6:	2001      	movs	r0, #1
 80026b8:	e037      	b.n	800272a <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026ba:	4b21      	ldr	r3, [pc, #132]	; (8002740 <HAL_RCC_ClockConfig+0x15c>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 030f 	and.w	r3, r3, #15
 80026c2:	42ab      	cmp	r3, r5
 80026c4:	d90a      	bls.n	80026dc <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026c6:	4a1e      	ldr	r2, [pc, #120]	; (8002740 <HAL_RCC_ClockConfig+0x15c>)
 80026c8:	6813      	ldr	r3, [r2, #0]
 80026ca:	f023 030f 	bic.w	r3, r3, #15
 80026ce:	432b      	orrs	r3, r5
 80026d0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026d2:	6813      	ldr	r3, [r2, #0]
 80026d4:	f003 030f 	and.w	r3, r3, #15
 80026d8:	42ab      	cmp	r3, r5
 80026da:	d12e      	bne.n	800273a <HAL_RCC_ClockConfig+0x156>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026dc:	6823      	ldr	r3, [r4, #0]
 80026de:	f013 0f04 	tst.w	r3, #4
 80026e2:	d006      	beq.n	80026f2 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026e4:	4a17      	ldr	r2, [pc, #92]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 80026e6:	6893      	ldr	r3, [r2, #8]
 80026e8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 80026ec:	68e1      	ldr	r1, [r4, #12]
 80026ee:	430b      	orrs	r3, r1
 80026f0:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026f2:	6823      	ldr	r3, [r4, #0]
 80026f4:	f013 0f08 	tst.w	r3, #8
 80026f8:	d007      	beq.n	800270a <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026fa:	4a12      	ldr	r2, [pc, #72]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 80026fc:	6893      	ldr	r3, [r2, #8]
 80026fe:	6921      	ldr	r1, [r4, #16]
 8002700:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002704:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002708:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800270a:	f7ff ff1b 	bl	8002544 <HAL_RCC_GetSysClockFreq>
 800270e:	4b0d      	ldr	r3, [pc, #52]	; (8002744 <HAL_RCC_ClockConfig+0x160>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002716:	4a0c      	ldr	r2, [pc, #48]	; (8002748 <HAL_RCC_ClockConfig+0x164>)
 8002718:	5cd3      	ldrb	r3, [r2, r3]
 800271a:	40d8      	lsrs	r0, r3
 800271c:	4b0b      	ldr	r3, [pc, #44]	; (800274c <HAL_RCC_ClockConfig+0x168>)
 800271e:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002720:	4b0b      	ldr	r3, [pc, #44]	; (8002750 <HAL_RCC_ClockConfig+0x16c>)
 8002722:	6818      	ldr	r0, [r3, #0]
 8002724:	f7ff f8a2 	bl	800186c <HAL_InitTick>
  return HAL_OK;
 8002728:	2000      	movs	r0, #0
}
 800272a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 800272e:	2001      	movs	r0, #1
}
 8002730:	4770      	bx	lr
      return HAL_ERROR;
 8002732:	2001      	movs	r0, #1
 8002734:	e7f9      	b.n	800272a <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 8002736:	2001      	movs	r0, #1
 8002738:	e7f7      	b.n	800272a <HAL_RCC_ClockConfig+0x146>
      return HAL_ERROR;
 800273a:	2001      	movs	r0, #1
 800273c:	e7f5      	b.n	800272a <HAL_RCC_ClockConfig+0x146>
 800273e:	bf00      	nop
 8002740:	40023c00 	.word	0x40023c00
 8002744:	40023800 	.word	0x40023800
 8002748:	08004ca0 	.word	0x08004ca0
 800274c:	20000000 	.word	0x20000000
 8002750:	20000008 	.word	0x20000008

08002754 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002754:	4b04      	ldr	r3, [pc, #16]	; (8002768 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800275c:	4a03      	ldr	r2, [pc, #12]	; (800276c <HAL_RCC_GetPCLK1Freq+0x18>)
 800275e:	5cd3      	ldrb	r3, [r2, r3]
 8002760:	4a03      	ldr	r2, [pc, #12]	; (8002770 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002762:	6810      	ldr	r0, [r2, #0]
}
 8002764:	40d8      	lsrs	r0, r3
 8002766:	4770      	bx	lr
 8002768:	40023800 	.word	0x40023800
 800276c:	08004cb0 	.word	0x08004cb0
 8002770:	20000000 	.word	0x20000000

08002774 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002774:	4b04      	ldr	r3, [pc, #16]	; (8002788 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800277c:	4a03      	ldr	r2, [pc, #12]	; (800278c <HAL_RCC_GetPCLK2Freq+0x18>)
 800277e:	5cd3      	ldrb	r3, [r2, r3]
 8002780:	4a03      	ldr	r2, [pc, #12]	; (8002790 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002782:	6810      	ldr	r0, [r2, #0]
}
 8002784:	40d8      	lsrs	r0, r3
 8002786:	4770      	bx	lr
 8002788:	40023800 	.word	0x40023800
 800278c:	08004cb0 	.word	0x08004cb0
 8002790:	20000000 	.word	0x20000000

08002794 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002794:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002798:	b083      	sub	sp, #12
 800279a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800279c:	6806      	ldr	r6, [r0, #0]
 800279e:	f016 0601 	ands.w	r6, r6, #1
 80027a2:	d00c      	beq.n	80027be <HAL_RCCEx_PeriphCLKConfig+0x2a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80027a4:	4bb8      	ldr	r3, [pc, #736]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80027a6:	689a      	ldr	r2, [r3, #8]
 80027a8:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80027ac:	609a      	str	r2, [r3, #8]
 80027ae:	689a      	ldr	r2, [r3, #8]
 80027b0:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80027b2:	430a      	orrs	r2, r1
 80027b4:	609a      	str	r2, [r3, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80027b6:	6b46      	ldr	r6, [r0, #52]	; 0x34
 80027b8:	fab6 f686 	clz	r6, r6
 80027bc:	0976      	lsrs	r6, r6, #5
      plli2sused = 1;
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80027be:	6825      	ldr	r5, [r4, #0]
 80027c0:	f415 2500 	ands.w	r5, r5, #524288	; 0x80000
 80027c4:	d010      	beq.n	80027e8 <HAL_RCCEx_PeriphCLKConfig+0x54>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80027c6:	4ab0      	ldr	r2, [pc, #704]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80027c8:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80027cc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80027d0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80027d2:	430b      	orrs	r3, r1
 80027d4:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80027d8:	6be5      	ldr	r5, [r4, #60]	; 0x3c
    {
      plli2sused = 1;
 80027da:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 80027de:	bf08      	it	eq
 80027e0:	2601      	moveq	r6, #1
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80027e2:	fab5 f585 	clz	r5, r5
 80027e6:	096d      	lsrs	r5, r5, #5
      pllsaiused = 1;
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80027e8:	6823      	ldr	r3, [r4, #0]
 80027ea:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80027ee:	d010      	beq.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x7e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80027f0:	4aa5      	ldr	r2, [pc, #660]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80027f2:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 80027f6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80027fa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80027fc:	430b      	orrs	r3, r1
 80027fe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002802:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002804:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002808:	f000 813c 	beq.w	8002a84 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
      plli2sused = 1;
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
    {
      pllsaiused = 1;
 800280c:	2b00      	cmp	r3, #0
 800280e:	bf08      	it	eq
 8002810:	2501      	moveq	r5, #1
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002812:	6823      	ldr	r3, [r4, #0]
  {
      plli2sused = 1;
 8002814:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002818:	bf18      	it	ne
 800281a:	2601      	movne	r6, #1
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800281c:	f013 0f20 	tst.w	r3, #32
 8002820:	f040 8134 	bne.w	8002a8c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002824:	6823      	ldr	r3, [r4, #0]
 8002826:	f013 0f10 	tst.w	r3, #16
 800282a:	d00c      	beq.n	8002846 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800282c:	4b96      	ldr	r3, [pc, #600]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800282e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002832:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002836:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800283a:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800283e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002840:	430a      	orrs	r2, r1
 8002842:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002846:	6823      	ldr	r3, [r4, #0]
 8002848:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800284c:	d008      	beq.n	8002860 <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800284e:	4a8e      	ldr	r2, [pc, #568]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002850:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002854:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002858:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800285a:	430b      	orrs	r3, r1
 800285c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002860:	6823      	ldr	r3, [r4, #0]
 8002862:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002866:	d008      	beq.n	800287a <HAL_RCCEx_PeriphCLKConfig+0xe6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002868:	4a87      	ldr	r2, [pc, #540]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800286a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800286e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002872:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002874:	430b      	orrs	r3, r1
 8002876:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800287a:	6823      	ldr	r3, [r4, #0]
 800287c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002880:	d008      	beq.n	8002894 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002882:	4a81      	ldr	r2, [pc, #516]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002884:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002888:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800288c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800288e:	430b      	orrs	r3, r1
 8002890:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002894:	6823      	ldr	r3, [r4, #0]
 8002896:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800289a:	d008      	beq.n	80028ae <HAL_RCCEx_PeriphCLKConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800289c:	4a7a      	ldr	r2, [pc, #488]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800289e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80028a2:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80028a6:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80028a8:	430b      	orrs	r3, r1
 80028aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80028ae:	6823      	ldr	r3, [r4, #0]
 80028b0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80028b4:	d008      	beq.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80028b6:	4a74      	ldr	r2, [pc, #464]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028b8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80028bc:	f023 0303 	bic.w	r3, r3, #3
 80028c0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80028c2:	430b      	orrs	r3, r1
 80028c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80028c8:	6823      	ldr	r3, [r4, #0]
 80028ca:	f013 0f80 	tst.w	r3, #128	; 0x80
 80028ce:	d008      	beq.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80028d0:	4a6d      	ldr	r2, [pc, #436]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028d2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80028d6:	f023 030c 	bic.w	r3, r3, #12
 80028da:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80028dc:	430b      	orrs	r3, r1
 80028de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80028e2:	6823      	ldr	r3, [r4, #0]
 80028e4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80028e8:	d008      	beq.n	80028fc <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80028ea:	4a67      	ldr	r2, [pc, #412]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80028ec:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80028f0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80028f4:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 80028f6:	430b      	orrs	r3, r1
 80028f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80028fc:	6823      	ldr	r3, [r4, #0]
 80028fe:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002902:	d008      	beq.n	8002916 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002904:	4a60      	ldr	r2, [pc, #384]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002906:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800290a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800290e:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8002910:	430b      	orrs	r3, r1
 8002912:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002916:	6823      	ldr	r3, [r4, #0]
 8002918:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800291c:	d008      	beq.n	8002930 <HAL_RCCEx_PeriphCLKConfig+0x19c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800291e:	4a5a      	ldr	r2, [pc, #360]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002920:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002924:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002928:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800292a:	430b      	orrs	r3, r1
 800292c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002930:	6823      	ldr	r3, [r4, #0]
 8002932:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002936:	d008      	beq.n	800294a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002938:	4a53      	ldr	r2, [pc, #332]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800293a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800293e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002942:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002944:	430b      	orrs	r3, r1
 8002946:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800294a:	6823      	ldr	r3, [r4, #0]
 800294c:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8002950:	d008      	beq.n	8002964 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002952:	4a4d      	ldr	r2, [pc, #308]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002954:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002958:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800295c:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800295e:	430b      	orrs	r3, r1
 8002960:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002964:	6823      	ldr	r3, [r4, #0]
 8002966:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800296a:	d008      	beq.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800296c:	4a46      	ldr	r2, [pc, #280]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800296e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002972:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002976:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8002978:	430b      	orrs	r3, r1
 800297a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800297e:	6823      	ldr	r3, [r4, #0]
 8002980:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002984:	d008      	beq.n	8002998 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002986:	4a40      	ldr	r2, [pc, #256]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002988:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800298c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002990:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8002992:	430b      	orrs	r3, r1
 8002994:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002998:	6823      	ldr	r3, [r4, #0]
 800299a:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800299e:	d00d      	beq.n	80029bc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80029a0:	4a39      	ldr	r2, [pc, #228]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80029a2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80029a6:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 80029aa:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 80029ac:	430b      	orrs	r3, r1
 80029ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80029b2:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    {
      pllsaiused = 1;
 80029b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80029b8:	bf08      	it	eq
 80029ba:	2501      	moveq	r5, #1
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80029bc:	6823      	ldr	r3, [r4, #0]
  {
    pllsaiused = 1;
 80029be:	f013 0f08 	tst.w	r3, #8
 80029c2:	bf18      	it	ne
 80029c4:	2501      	movne	r5, #1
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80029c6:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80029ca:	d008      	beq.n	80029de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80029cc:	4a2e      	ldr	r2, [pc, #184]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80029ce:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80029d2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80029d6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 80029d8:	430b      	orrs	r3, r1
 80029da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80029de:	6823      	ldr	r3, [r4, #0]
 80029e0:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80029e4:	d009      	beq.n	80029fa <HAL_RCCEx_PeriphCLKConfig+0x266>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80029e6:	4a28      	ldr	r2, [pc, #160]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80029e8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80029ec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80029f0:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80029f4:	430b      	orrs	r3, r1
 80029f6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80029fa:	6823      	ldr	r3, [r4, #0]
 80029fc:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 8002a00:	d009      	beq.n	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x282>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002a02:	4a21      	ldr	r2, [pc, #132]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002a04:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a08:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8002a0c:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 8002a10:	430b      	orrs	r3, r1
 8002a12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002a16:	6823      	ldr	r3, [r4, #0]
 8002a18:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002a1c:	d009      	beq.n	8002a32 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002a1e:	4a1a      	ldr	r2, [pc, #104]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002a20:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002a24:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8002a28:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
 8002a2c:	430b      	orrs	r3, r1
 8002a2e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002a32:	6823      	ldr	r3, [r4, #0]
 8002a34:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002a38:	d009      	beq.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002a3a:	4a13      	ldr	r2, [pc, #76]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002a3c:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002a40:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a44:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002a4e:	2e01      	cmp	r6, #1
 8002a50:	d004      	beq.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
 8002a52:	6823      	ldr	r3, [r4, #0]
 8002a54:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002a58:	f000 8100 	beq.w	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002a5c:	4a0a      	ldr	r2, [pc, #40]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002a5e:	6813      	ldr	r3, [r2, #0]
 8002a60:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a66:	f7fe ff3d 	bl	80018e4 <HAL_GetTick>
 8002a6a:	4606      	mov	r6, r0

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002a6c:	4f06      	ldr	r7, [pc, #24]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002a74:	d074      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002a76:	f7fe ff35 	bl	80018e4 <HAL_GetTick>
 8002a7a:	1b80      	subs	r0, r0, r6
 8002a7c:	2864      	cmp	r0, #100	; 0x64
 8002a7e:	d9f6      	bls.n	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x2da>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002a80:	2003      	movs	r0, #3
 8002a82:	e0ee      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
      plli2sused = 1;
 8002a84:	2601      	movs	r6, #1
 8002a86:	e6c4      	b.n	8002812 <HAL_RCCEx_PeriphCLKConfig+0x7e>
 8002a88:	40023800 	.word	0x40023800
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a8c:	4bbb      	ldr	r3, [pc, #748]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002a8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a90:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002a94:	641a      	str	r2, [r3, #64]	; 0x40
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9c:	9301      	str	r3, [sp, #4]
 8002a9e:	9b01      	ldr	r3, [sp, #4]
    PWR->CR1 |= PWR_CR1_DBP;
 8002aa0:	4ab7      	ldr	r2, [pc, #732]	; (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x5ec>)
 8002aa2:	6813      	ldr	r3, [r2, #0]
 8002aa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002aa8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002aaa:	f7fe ff1b 	bl	80018e4 <HAL_GetTick>
 8002aae:	4607      	mov	r7, r0
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ab0:	f8df 82cc 	ldr.w	r8, [pc, #716]	; 8002d80 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
 8002ab4:	f8d8 3000 	ldr.w	r3, [r8]
 8002ab8:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002abc:	d106      	bne.n	8002acc <HAL_RCCEx_PeriphCLKConfig+0x338>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002abe:	f7fe ff11 	bl	80018e4 <HAL_GetTick>
 8002ac2:	1bc0      	subs	r0, r0, r7
 8002ac4:	2864      	cmp	r0, #100	; 0x64
 8002ac6:	d9f5      	bls.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x320>
        return HAL_TIMEOUT;
 8002ac8:	2003      	movs	r0, #3
 8002aca:	e0ca      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002acc:	4bab      	ldr	r3, [pc, #684]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ad0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002ad4:	d015      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8002ad6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002ad8:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d010      	beq.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x36e>
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ae0:	4ba6      	ldr	r3, [pc, #664]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002ae2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002ae4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 8002ae8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002aea:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8002aee:	6719      	str	r1, [r3, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002af0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8002af2:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8002af6:	6719      	str	r1, [r3, #112]	; 0x70
      RCC->BDCR = tmpreg0;
 8002af8:	671a      	str	r2, [r3, #112]	; 0x70
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002afc:	f013 0f01 	tst.w	r3, #1
 8002b00:	d112      	bne.n	8002b28 <HAL_RCCEx_PeriphCLKConfig+0x394>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b02:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002b04:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8002b08:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8002b0c:	d01f      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 8002b0e:	4a9b      	ldr	r2, [pc, #620]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002b10:	6893      	ldr	r3, [r2, #8]
 8002b12:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002b16:	6093      	str	r3, [r2, #8]
 8002b18:	4a98      	ldr	r2, [pc, #608]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002b1a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8002b1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002b1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b22:	430b      	orrs	r3, r1
 8002b24:	6713      	str	r3, [r2, #112]	; 0x70
 8002b26:	e67d      	b.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x90>
        tickstart = HAL_GetTick();
 8002b28:	f7fe fedc 	bl	80018e4 <HAL_GetTick>
 8002b2c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b2e:	f8df 824c 	ldr.w	r8, [pc, #588]	; 8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b32:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b36:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8002b3a:	f013 0f02 	tst.w	r3, #2
 8002b3e:	d1e0      	bne.n	8002b02 <HAL_RCCEx_PeriphCLKConfig+0x36e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b40:	f7fe fed0 	bl	80018e4 <HAL_GetTick>
 8002b44:	1bc0      	subs	r0, r0, r7
 8002b46:	4548      	cmp	r0, r9
 8002b48:	d9f5      	bls.n	8002b36 <HAL_RCCEx_PeriphCLKConfig+0x3a2>
            return HAL_TIMEOUT;
 8002b4a:	2003      	movs	r0, #3
 8002b4c:	e089      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b4e:	488b      	ldr	r0, [pc, #556]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002b50:	6882      	ldr	r2, [r0, #8]
 8002b52:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8002b56:	498b      	ldr	r1, [pc, #556]	; (8002d84 <HAL_RCCEx_PeriphCLKConfig+0x5f0>)
 8002b58:	4019      	ands	r1, r3
 8002b5a:	430a      	orrs	r2, r1
 8002b5c:	6082      	str	r2, [r0, #8]
 8002b5e:	e7db      	b.n	8002b18 <HAL_RCCEx_PeriphCLKConfig+0x384>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002b60:	6823      	ldr	r3, [r4, #0]
 8002b62:	f013 0f01 	tst.w	r3, #1
 8002b66:	d013      	beq.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8002b68:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002b6a:	b98b      	cbnz	r3, 8002b90 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002b6c:	4a83      	ldr	r2, [pc, #524]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002b6e:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002b72:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002b76:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002b7a:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8002b7e:	430b      	orrs	r3, r1
 8002b80:	6861      	ldr	r1, [r4, #4]
 8002b82:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002b86:	68a1      	ldr	r1, [r4, #8]
 8002b88:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002b8c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002b90:	6823      	ldr	r3, [r4, #0]
 8002b92:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002b96:	d003      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8002b98:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002b9a:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8002b9e:	d006      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8002ba0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002ba4:	d01e      	beq.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x450>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002ba6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ba8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002bac:	d11a      	bne.n	8002be4 <HAL_RCCEx_PeriphCLKConfig+0x450>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002bae:	4a73      	ldr	r2, [pc, #460]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002bb0:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002bb4:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002bb8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bbc:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002bc0:	430b      	orrs	r3, r1
 8002bc2:	6861      	ldr	r1, [r4, #4]
 8002bc4:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002bc8:	68e1      	ldr	r1, [r4, #12]
 8002bca:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002bce:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002bd2:	f8d2 108c 	ldr.w	r1, [r2, #140]	; 0x8c
 8002bd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	f021 011f 	bic.w	r1, r1, #31
 8002bde:	430b      	orrs	r3, r1
 8002be0:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002be4:	6823      	ldr	r3, [r4, #0]
 8002be6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8002bea:	d011      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002bec:	4a63      	ldr	r2, [pc, #396]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002bee:	f8d2 3084 	ldr.w	r3, [r2, #132]	; 0x84
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002bf2:	f8d2 1084 	ldr.w	r1, [r2, #132]	; 0x84
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002bf6:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8002bfa:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002bfe:	430b      	orrs	r3, r1
 8002c00:	6861      	ldr	r1, [r4, #4]
 8002c02:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002c06:	6921      	ldr	r1, [r4, #16]
 8002c08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002c0c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002c10:	6823      	ldr	r3, [r4, #0]
 8002c12:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002c16:	d00d      	beq.n	8002c34 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002c18:	6862      	ldr	r2, [r4, #4]
 8002c1a:	6923      	ldr	r3, [r4, #16]
 8002c1c:	041b      	lsls	r3, r3, #16
 8002c1e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002c22:	68e2      	ldr	r2, [r4, #12]
 8002c24:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002c28:	68a2      	ldr	r2, [r4, #8]
 8002c2a:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002c2e:	4a53      	ldr	r2, [pc, #332]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002c30:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002c34:	4a51      	ldr	r2, [pc, #324]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002c36:	6813      	ldr	r3, [r2, #0]
 8002c38:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c3c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c3e:	f7fe fe51 	bl	80018e4 <HAL_GetTick>
 8002c42:	4606      	mov	r6, r0

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002c44:	4f4d      	ldr	r7, [pc, #308]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8002c4c:	d106      	bne.n	8002c5c <HAL_RCCEx_PeriphCLKConfig+0x4c8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002c4e:	f7fe fe49 	bl	80018e4 <HAL_GetTick>
 8002c52:	1b80      	subs	r0, r0, r6
 8002c54:	2864      	cmp	r0, #100	; 0x64
 8002c56:	d9f6      	bls.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002c58:	2003      	movs	r0, #3
 8002c5a:	e002      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8002c5c:	2d01      	cmp	r5, #1
 8002c5e:	d003      	beq.n	8002c68 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002c60:	2000      	movs	r0, #0
}
 8002c62:	b003      	add	sp, #12
 8002c64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_PLLSAI_DISABLE();
 8002c68:	4a44      	ldr	r2, [pc, #272]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002c6a:	6813      	ldr	r3, [r2, #0]
 8002c6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c70:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002c72:	f7fe fe37 	bl	80018e4 <HAL_GetTick>
 8002c76:	4605      	mov	r5, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002c78:	4e40      	ldr	r6, [pc, #256]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002c7a:	6833      	ldr	r3, [r6, #0]
 8002c7c:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8002c80:	d006      	beq.n	8002c90 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002c82:	f7fe fe2f 	bl	80018e4 <HAL_GetTick>
 8002c86:	1b40      	subs	r0, r0, r5
 8002c88:	2864      	cmp	r0, #100	; 0x64
 8002c8a:	d9f6      	bls.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        return HAL_TIMEOUT;
 8002c8c:	2003      	movs	r0, #3
 8002c8e:	e7e8      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8002c96:	d001      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x508>
 8002c98:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002c9a:	b122      	cbz	r2, 8002ca6 <HAL_RCCEx_PeriphCLKConfig+0x512>
 8002c9c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8002ca0:	d01d      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x54a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8002ca2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002ca4:	b9db      	cbnz	r3, 8002cde <HAL_RCCEx_PeriphCLKConfig+0x54a>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002ca6:	4a35      	ldr	r2, [pc, #212]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002ca8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002cac:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8002cb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002cb4:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002cb8:	430b      	orrs	r3, r1
 8002cba:	6961      	ldr	r1, [r4, #20]
 8002cbc:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002cc0:	69a1      	ldr	r1, [r4, #24]
 8002cc2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002cc6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8002cca:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002cce:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002cd0:	3901      	subs	r1, #1
 8002cd2:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8002cd6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002cda:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002cde:	6823      	ldr	r3, [r4, #0]
 8002ce0:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002ce4:	d003      	beq.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x55a>
 8002ce6:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002ce8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002cec:	d031      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x5be>
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8002cee:	6823      	ldr	r3, [r4, #0]
 8002cf0:	f013 0f08 	tst.w	r3, #8
 8002cf4:	d019      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x596>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002cf6:	4a21      	ldr	r2, [pc, #132]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002cf8:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002cfc:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8002d00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002d04:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
 8002d08:	430b      	orrs	r3, r1
 8002d0a:	6961      	ldr	r1, [r4, #20]
 8002d0c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002d10:	69e1      	ldr	r1, [r4, #28]
 8002d12:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
 8002d16:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002d1a:	f8d2 308c 	ldr.w	r3, [r2, #140]	; 0x8c
 8002d1e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002d22:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002d24:	430b      	orrs	r3, r1
 8002d26:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
    __HAL_RCC_PLLSAI_ENABLE();
 8002d2a:	4a14      	ldr	r2, [pc, #80]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002d2c:	6813      	ldr	r3, [r2, #0]
 8002d2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d32:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002d34:	f7fe fdd6 	bl	80018e4 <HAL_GetTick>
 8002d38:	4604      	mov	r4, r0
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002d3a:	4d10      	ldr	r5, [pc, #64]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002d3c:	682b      	ldr	r3, [r5, #0]
 8002d3e:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 8002d42:	d119      	bne.n	8002d78 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002d44:	f7fe fdce 	bl	80018e4 <HAL_GetTick>
 8002d48:	1b00      	subs	r0, r0, r4
 8002d4a:	2864      	cmp	r0, #100	; 0x64
 8002d4c:	d9f6      	bls.n	8002d3c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        return HAL_TIMEOUT;
 8002d4e:	2003      	movs	r0, #3
 8002d50:	e787      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002d52:	4a0a      	ldr	r2, [pc, #40]	; (8002d7c <HAL_RCCEx_PeriphCLKConfig+0x5e8>)
 8002d54:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002d58:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8002d5c:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8002d60:	f001 41e0 	and.w	r1, r1, #1879048192	; 0x70000000
 8002d64:	430b      	orrs	r3, r1
 8002d66:	6961      	ldr	r1, [r4, #20]
 8002d68:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
 8002d6c:	6a21      	ldr	r1, [r4, #32]
 8002d6e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8002d72:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002d76:	e7ba      	b.n	8002cee <HAL_RCCEx_PeriphCLKConfig+0x55a>
  return HAL_OK;
 8002d78:	2000      	movs	r0, #0
 8002d7a:	e772      	b.n	8002c62 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8002d7c:	40023800 	.word	0x40023800
 8002d80:	40007000 	.word	0x40007000
 8002d84:	0ffffcff 	.word	0x0ffffcff

08002d88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d8c:	b082      	sub	sp, #8
 8002d8e:	4681      	mov	r9, r0
 8002d90:	460f      	mov	r7, r1
 8002d92:	4616      	mov	r6, r2
 8002d94:	461d      	mov	r5, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002d96:	f7fe fda5 	bl	80018e4 <HAL_GetTick>
 8002d9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d9c:	442b      	add	r3, r5
 8002d9e:	eba3 0800 	sub.w	r8, r3, r0
  tmp_tickstart = HAL_GetTick();
 8002da2:	f7fe fd9f 	bl	80018e4 <HAL_GetTick>
 8002da6:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002da8:	4b2e      	ldr	r3, [pc, #184]	; (8002e64 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8002db0:	fb08 f303 	mul.w	r3, r8, r3
 8002db4:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002db6:	f8d9 3000 	ldr.w	r3, [r9]
 8002dba:	689c      	ldr	r4, [r3, #8]
 8002dbc:	ea37 0204 	bics.w	r2, r7, r4
 8002dc0:	bf0c      	ite	eq
 8002dc2:	2401      	moveq	r4, #1
 8002dc4:	2400      	movne	r4, #0
 8002dc6:	42b4      	cmp	r4, r6
 8002dc8:	d047      	beq.n	8002e5a <SPI_WaitFlagStateUntilTimeout+0xd2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002dca:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002dce:	d0f4      	beq.n	8002dba <SPI_WaitFlagStateUntilTimeout+0x32>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002dd0:	f7fe fd88 	bl	80018e4 <HAL_GetTick>
 8002dd4:	eba0 000a 	sub.w	r0, r0, sl
 8002dd8:	4540      	cmp	r0, r8
 8002dda:	d20a      	bcs.n	8002df2 <SPI_WaitFlagStateUntilTimeout+0x6a>
 8002ddc:	f1b8 0f00 	cmp.w	r8, #0
 8002de0:	d007      	beq.n	8002df2 <SPI_WaitFlagStateUntilTimeout+0x6a>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002de2:	9b01      	ldr	r3, [sp, #4]
      {
        tmp_timeout = 0U;
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	bf08      	it	eq
 8002de8:	4698      	moveq	r8, r3
      }
      count--;
 8002dea:	9b01      	ldr	r3, [sp, #4]
 8002dec:	3b01      	subs	r3, #1
 8002dee:	9301      	str	r3, [sp, #4]
 8002df0:	e7e1      	b.n	8002db6 <SPI_WaitFlagStateUntilTimeout+0x2e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002df2:	f8d9 2000 	ldr.w	r2, [r9]
 8002df6:	6853      	ldr	r3, [r2, #4]
 8002df8:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8002dfc:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dfe:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002e02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e06:	d00c      	beq.n	8002e22 <SPI_WaitFlagStateUntilTimeout+0x9a>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002e08:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
 8002e0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e10:	d016      	beq.n	8002e40 <SPI_WaitFlagStateUntilTimeout+0xb8>
        hspi->State = HAL_SPI_STATE_READY;
 8002e12:	2301      	movs	r3, #1
 8002e14:	f889 305d 	strb.w	r3, [r9, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8002e18:	2300      	movs	r3, #0
 8002e1a:	f889 305c 	strb.w	r3, [r9, #92]	; 0x5c
        return HAL_TIMEOUT;
 8002e1e:	2003      	movs	r0, #3
 8002e20:	e01c      	b.n	8002e5c <SPI_WaitFlagStateUntilTimeout+0xd4>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e22:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8002e26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e2a:	d002      	beq.n	8002e32 <SPI_WaitFlagStateUntilTimeout+0xaa>
 8002e2c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e30:	d1ea      	bne.n	8002e08 <SPI_WaitFlagStateUntilTimeout+0x80>
          __HAL_SPI_DISABLE(hspi);
 8002e32:	f8d9 2000 	ldr.w	r2, [r9]
 8002e36:	6813      	ldr	r3, [r2, #0]
 8002e38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002e3c:	6013      	str	r3, [r2, #0]
 8002e3e:	e7e3      	b.n	8002e08 <SPI_WaitFlagStateUntilTimeout+0x80>
          SPI_RESET_CRC(hspi);
 8002e40:	f8d9 2000 	ldr.w	r2, [r9]
 8002e44:	6813      	ldr	r3, [r2, #0]
 8002e46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e4a:	6013      	str	r3, [r2, #0]
 8002e4c:	f8d9 2000 	ldr.w	r2, [r9]
 8002e50:	6813      	ldr	r3, [r2, #0]
 8002e52:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e56:	6013      	str	r3, [r2, #0]
 8002e58:	e7db      	b.n	8002e12 <SPI_WaitFlagStateUntilTimeout+0x8a>
    }
  }

  return HAL_OK;
 8002e5a:	2000      	movs	r0, #0
}
 8002e5c:	b002      	add	sp, #8
 8002e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e62:	bf00      	nop
 8002e64:	20000000 	.word	0x20000000

08002e68 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e6c:	b082      	sub	sp, #8
 8002e6e:	4681      	mov	r9, r0
 8002e70:	460d      	mov	r5, r1
 8002e72:	4616      	mov	r6, r2
 8002e74:	461f      	mov	r7, r3
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002e76:	f7fe fd35 	bl	80018e4 <HAL_GetTick>
 8002e7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e7c:	443b      	add	r3, r7
 8002e7e:	eba3 0800 	sub.w	r8, r3, r0
  tmp_tickstart = HAL_GetTick();
 8002e82:	f7fe fd2f 	bl	80018e4 <HAL_GetTick>
 8002e86:	4682      	mov	sl, r0

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002e88:	4b33      	ldr	r3, [pc, #204]	; (8002f58 <SPI_WaitFifoStateUntilTimeout+0xf0>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002e90:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8002e94:	0d1b      	lsrs	r3, r3, #20
 8002e96:	fb08 f303 	mul.w	r3, r8, r3
 8002e9a:	9300      	str	r3, [sp, #0]

  while ((hspi->Instance->SR & Fifo) != State)
 8002e9c:	f8d9 2000 	ldr.w	r2, [r9]
 8002ea0:	e006      	b.n	8002eb0 <SPI_WaitFifoStateUntilTimeout+0x48>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8002ea2:	7b13      	ldrb	r3, [r2, #12]
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	9301      	str	r3, [sp, #4]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8002ea8:	9b01      	ldr	r3, [sp, #4]
    }

    if (Timeout != HAL_MAX_DELAY)
 8002eaa:	f1b7 3fff 	cmp.w	r7, #4294967295
 8002eae:	d109      	bne.n	8002ec4 <SPI_WaitFifoStateUntilTimeout+0x5c>
  while ((hspi->Instance->SR & Fifo) != State)
 8002eb0:	6894      	ldr	r4, [r2, #8]
 8002eb2:	402c      	ands	r4, r5
 8002eb4:	42b4      	cmp	r4, r6
 8002eb6:	d04a      	beq.n	8002f4e <SPI_WaitFifoStateUntilTimeout+0xe6>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8002eb8:	f5b5 6fc0 	cmp.w	r5, #1536	; 0x600
 8002ebc:	d1f5      	bne.n	8002eaa <SPI_WaitFifoStateUntilTimeout+0x42>
 8002ebe:	2e00      	cmp	r6, #0
 8002ec0:	d0ef      	beq.n	8002ea2 <SPI_WaitFifoStateUntilTimeout+0x3a>
 8002ec2:	e7f2      	b.n	8002eaa <SPI_WaitFifoStateUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002ec4:	f7fe fd0e 	bl	80018e4 <HAL_GetTick>
 8002ec8:	eba0 000a 	sub.w	r0, r0, sl
 8002ecc:	4580      	cmp	r8, r0
 8002ece:	d90a      	bls.n	8002ee6 <SPI_WaitFifoStateUntilTimeout+0x7e>
 8002ed0:	f1b8 0f00 	cmp.w	r8, #0
 8002ed4:	d007      	beq.n	8002ee6 <SPI_WaitFifoStateUntilTimeout+0x7e>
        __HAL_UNLOCK(hspi);

        return HAL_TIMEOUT;
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002ed6:	9b00      	ldr	r3, [sp, #0]
      {
        tmp_timeout = 0U;
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	bf08      	it	eq
 8002edc:	4698      	moveq	r8, r3
      }      
      count--;
 8002ede:	9b00      	ldr	r3, [sp, #0]
 8002ee0:	3b01      	subs	r3, #1
 8002ee2:	9300      	str	r3, [sp, #0]
 8002ee4:	e7da      	b.n	8002e9c <SPI_WaitFifoStateUntilTimeout+0x34>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002ee6:	f8d9 2000 	ldr.w	r2, [r9]
 8002eea:	6853      	ldr	r3, [r2, #4]
 8002eec:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 8002ef0:	6053      	str	r3, [r2, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ef2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002ef6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002efa:	d00c      	beq.n	8002f16 <SPI_WaitFifoStateUntilTimeout+0xae>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002efc:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
 8002f00:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f04:	d016      	beq.n	8002f34 <SPI_WaitFifoStateUntilTimeout+0xcc>
        hspi->State = HAL_SPI_STATE_READY;
 8002f06:	2301      	movs	r3, #1
 8002f08:	f889 305d 	strb.w	r3, [r9, #93]	; 0x5d
        __HAL_UNLOCK(hspi);
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	f889 305c 	strb.w	r3, [r9, #92]	; 0x5c
        return HAL_TIMEOUT;
 8002f12:	2003      	movs	r0, #3
 8002f14:	e01c      	b.n	8002f50 <SPI_WaitFifoStateUntilTimeout+0xe8>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f16:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8002f1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002f1e:	d002      	beq.n	8002f26 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8002f20:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002f24:	d1ea      	bne.n	8002efc <SPI_WaitFifoStateUntilTimeout+0x94>
          __HAL_SPI_DISABLE(hspi);
 8002f26:	f8d9 2000 	ldr.w	r2, [r9]
 8002f2a:	6813      	ldr	r3, [r2, #0]
 8002f2c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002f30:	6013      	str	r3, [r2, #0]
 8002f32:	e7e3      	b.n	8002efc <SPI_WaitFifoStateUntilTimeout+0x94>
          SPI_RESET_CRC(hspi);
 8002f34:	f8d9 2000 	ldr.w	r2, [r9]
 8002f38:	6813      	ldr	r3, [r2, #0]
 8002f3a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f3e:	6013      	str	r3, [r2, #0]
 8002f40:	f8d9 2000 	ldr.w	r2, [r9]
 8002f44:	6813      	ldr	r3, [r2, #0]
 8002f46:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f4a:	6013      	str	r3, [r2, #0]
 8002f4c:	e7db      	b.n	8002f06 <SPI_WaitFifoStateUntilTimeout+0x9e>
    }
  }

  return HAL_OK;
 8002f4e:	2000      	movs	r0, #0
}
 8002f50:	b002      	add	sp, #8
 8002f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f56:	bf00      	nop
 8002f58:	20000000 	.word	0x20000000

08002f5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002f5c:	b570      	push	{r4, r5, r6, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	4604      	mov	r4, r0
 8002f62:	460d      	mov	r5, r1
 8002f64:	4616      	mov	r6, r2
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002f66:	9200      	str	r2, [sp, #0]
 8002f68:	460b      	mov	r3, r1
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8002f70:	f7ff ff7a 	bl	8002e68 <SPI_WaitFifoStateUntilTimeout>
 8002f74:	b9b0      	cbnz	r0, 8002fa4 <SPI_EndRxTxTransaction+0x48>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002f76:	9600      	str	r6, [sp, #0]
 8002f78:	462b      	mov	r3, r5
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	2180      	movs	r1, #128	; 0x80
 8002f7e:	4620      	mov	r0, r4
 8002f80:	f7ff ff02 	bl	8002d88 <SPI_WaitFlagStateUntilTimeout>
 8002f84:	b9a8      	cbnz	r0, 8002fb2 <SPI_EndRxTxTransaction+0x56>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002f86:	9600      	str	r6, [sp, #0]
 8002f88:	462b      	mov	r3, r5
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8002f90:	4620      	mov	r0, r4
 8002f92:	f7ff ff69 	bl	8002e68 <SPI_WaitFifoStateUntilTimeout>
 8002f96:	b150      	cbz	r0, 8002fae <SPI_EndRxTxTransaction+0x52>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002f98:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002f9a:	f043 0320 	orr.w	r3, r3, #32
 8002f9e:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002fa0:	2003      	movs	r0, #3
 8002fa2:	e004      	b.n	8002fae <SPI_EndRxTxTransaction+0x52>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fa4:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002fa6:	f043 0320 	orr.w	r3, r3, #32
 8002faa:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002fac:	2003      	movs	r0, #3
  }

  return HAL_OK;
}
 8002fae:	b002      	add	sp, #8
 8002fb0:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002fb2:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8002fb4:	f043 0320 	orr.w	r3, r3, #32
 8002fb8:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 8002fba:	2003      	movs	r0, #3
 8002fbc:	e7f7      	b.n	8002fae <SPI_EndRxTxTransaction+0x52>

08002fbe <SPI_EndRxTransaction>:
{
 8002fbe:	b570      	push	{r4, r5, r6, lr}
 8002fc0:	b082      	sub	sp, #8
 8002fc2:	4604      	mov	r4, r0
 8002fc4:	460d      	mov	r5, r1
 8002fc6:	4616      	mov	r6, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fc8:	6843      	ldr	r3, [r0, #4]
 8002fca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fce:	d00d      	beq.n	8002fec <SPI_EndRxTransaction+0x2e>
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002fd0:	9600      	str	r6, [sp, #0]
 8002fd2:	462b      	mov	r3, r5
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	2180      	movs	r1, #128	; 0x80
 8002fd8:	4620      	mov	r0, r4
 8002fda:	f7ff fed5 	bl	8002d88 <SPI_WaitFlagStateUntilTimeout>
 8002fde:	b990      	cbnz	r0, 8003006 <SPI_EndRxTransaction+0x48>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fe0:	6863      	ldr	r3, [r4, #4]
 8002fe2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002fe6:	d014      	beq.n	8003012 <SPI_EndRxTransaction+0x54>
}
 8002fe8:	b002      	add	sp, #8
 8002fea:	bd70      	pop	{r4, r5, r6, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002fec:	6883      	ldr	r3, [r0, #8]
 8002fee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ff2:	d002      	beq.n	8002ffa <SPI_EndRxTransaction+0x3c>
 8002ff4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ff8:	d1ea      	bne.n	8002fd0 <SPI_EndRxTransaction+0x12>
    __HAL_SPI_DISABLE(hspi);
 8002ffa:	6822      	ldr	r2, [r4, #0]
 8002ffc:	6813      	ldr	r3, [r2, #0]
 8002ffe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003002:	6013      	str	r3, [r2, #0]
 8003004:	e7e4      	b.n	8002fd0 <SPI_EndRxTransaction+0x12>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003006:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003008:	f043 0320 	orr.w	r3, r3, #32
 800300c:	6623      	str	r3, [r4, #96]	; 0x60
    return HAL_TIMEOUT;
 800300e:	2003      	movs	r0, #3
 8003010:	e7ea      	b.n	8002fe8 <SPI_EndRxTransaction+0x2a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003012:	68a3      	ldr	r3, [r4, #8]
 8003014:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003018:	d002      	beq.n	8003020 <SPI_EndRxTransaction+0x62>
 800301a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800301e:	d1e3      	bne.n	8002fe8 <SPI_EndRxTransaction+0x2a>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003020:	9600      	str	r6, [sp, #0]
 8003022:	462b      	mov	r3, r5
 8003024:	2200      	movs	r2, #0
 8003026:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800302a:	4620      	mov	r0, r4
 800302c:	f7ff ff1c 	bl	8002e68 <SPI_WaitFifoStateUntilTimeout>
 8003030:	2800      	cmp	r0, #0
 8003032:	d0d9      	beq.n	8002fe8 <SPI_EndRxTransaction+0x2a>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003034:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003036:	f043 0320 	orr.w	r3, r3, #32
 800303a:	6623      	str	r3, [r4, #96]	; 0x60
      return HAL_TIMEOUT;
 800303c:	2003      	movs	r0, #3
 800303e:	e7d3      	b.n	8002fe8 <SPI_EndRxTransaction+0x2a>

08003040 <HAL_SPI_Init>:
  if (hspi == NULL)
 8003040:	2800      	cmp	r0, #0
 8003042:	d06d      	beq.n	8003120 <HAL_SPI_Init+0xe0>
{
 8003044:	b510      	push	{r4, lr}
 8003046:	4604      	mov	r4, r0
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003048:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800304a:	b933      	cbnz	r3, 800305a <HAL_SPI_Init+0x1a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800304c:	6843      	ldr	r3, [r0, #4]
 800304e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003052:	d005      	beq.n	8003060 <HAL_SPI_Init+0x20>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003054:	2300      	movs	r3, #0
 8003056:	61c3      	str	r3, [r0, #28]
 8003058:	e002      	b.n	8003060 <HAL_SPI_Init+0x20>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800305a:	2300      	movs	r3, #0
 800305c:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800305e:	6143      	str	r3, [r0, #20]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003060:	2300      	movs	r3, #0
 8003062:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003064:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8003068:	2b00      	cmp	r3, #0
 800306a:	d053      	beq.n	8003114 <HAL_SPI_Init+0xd4>
  hspi->State = HAL_SPI_STATE_BUSY;
 800306c:	2302      	movs	r3, #2
 800306e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_SPI_DISABLE(hspi);
 8003072:	6822      	ldr	r2, [r4, #0]
 8003074:	6813      	ldr	r3, [r2, #0]
 8003076:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800307a:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800307c:	68e3      	ldr	r3, [r4, #12]
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800307e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003082:	bf8c      	ite	hi
 8003084:	2100      	movhi	r1, #0
 8003086:	f44f 5180 	movls.w	r1, #4096	; 0x1000
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800308a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800308e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003092:	d001      	beq.n	8003098 <HAL_SPI_Init+0x58>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003094:	2300      	movs	r3, #0
 8003096:	62a3      	str	r3, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003098:	6822      	ldr	r2, [r4, #0]
 800309a:	6863      	ldr	r3, [r4, #4]
 800309c:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80030a0:	68a0      	ldr	r0, [r4, #8]
 80030a2:	f400 4004 	and.w	r0, r0, #33792	; 0x8400
 80030a6:	4303      	orrs	r3, r0
 80030a8:	6920      	ldr	r0, [r4, #16]
 80030aa:	f000 0002 	and.w	r0, r0, #2
 80030ae:	4303      	orrs	r3, r0
 80030b0:	6960      	ldr	r0, [r4, #20]
 80030b2:	f000 0001 	and.w	r0, r0, #1
 80030b6:	4303      	orrs	r3, r0
 80030b8:	69a0      	ldr	r0, [r4, #24]
 80030ba:	f400 7000 	and.w	r0, r0, #512	; 0x200
 80030be:	4303      	orrs	r3, r0
 80030c0:	69e0      	ldr	r0, [r4, #28]
 80030c2:	f000 0038 	and.w	r0, r0, #56	; 0x38
 80030c6:	4303      	orrs	r3, r0
 80030c8:	6a20      	ldr	r0, [r4, #32]
 80030ca:	f000 0080 	and.w	r0, r0, #128	; 0x80
 80030ce:	4303      	orrs	r3, r0
 80030d0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80030d2:	f400 5000 	and.w	r0, r0, #8192	; 0x2000
 80030d6:	4303      	orrs	r3, r0
 80030d8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80030da:	6822      	ldr	r2, [r4, #0]
 80030dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030de:	f003 0310 	and.w	r3, r3, #16
 80030e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80030e4:	f000 0008 	and.w	r0, r0, #8
 80030e8:	4303      	orrs	r3, r0
 80030ea:	68e0      	ldr	r0, [r4, #12]
 80030ec:	f400 6070 	and.w	r0, r0, #3840	; 0xf00
 80030f0:	4303      	orrs	r3, r0
 80030f2:	8b60      	ldrh	r0, [r4, #26]
 80030f4:	f000 0004 	and.w	r0, r0, #4
 80030f8:	4303      	orrs	r3, r0
 80030fa:	430b      	orrs	r3, r1
 80030fc:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030fe:	6822      	ldr	r2, [r4, #0]
 8003100:	69d3      	ldr	r3, [r2, #28]
 8003102:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003106:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003108:	2000      	movs	r0, #0
 800310a:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800310c:	2301      	movs	r3, #1
 800310e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
}
 8003112:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003114:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8003118:	4620      	mov	r0, r4
 800311a:	f7fe f951 	bl	80013c0 <HAL_SPI_MspInit>
 800311e:	e7a5      	b.n	800306c <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8003120:	2001      	movs	r0, #1
}
 8003122:	4770      	bx	lr

08003124 <HAL_SPI_Transmit>:
{
 8003124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003128:	b082      	sub	sp, #8
 800312a:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 800312c:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8003130:	2b01      	cmp	r3, #1
 8003132:	f000 80ea 	beq.w	800330a <HAL_SPI_Transmit+0x1e6>
 8003136:	4604      	mov	r4, r0
 8003138:	4688      	mov	r8, r1
 800313a:	4617      	mov	r7, r2
 800313c:	2301      	movs	r3, #1
 800313e:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 8003142:	f7fe fbcf 	bl	80018e4 <HAL_GetTick>
 8003146:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8003148:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 800314c:	b2c0      	uxtb	r0, r0
 800314e:	2801      	cmp	r0, #1
 8003150:	f040 80c9 	bne.w	80032e6 <HAL_SPI_Transmit+0x1c2>
  if ((pData == NULL) || (Size == 0U))
 8003154:	f1b8 0f00 	cmp.w	r8, #0
 8003158:	f000 80c6 	beq.w	80032e8 <HAL_SPI_Transmit+0x1c4>
 800315c:	2f00      	cmp	r7, #0
 800315e:	f000 80c3 	beq.w	80032e8 <HAL_SPI_Transmit+0x1c4>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003162:	2303      	movs	r3, #3
 8003164:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003168:	2300      	movs	r3, #0
 800316a:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800316c:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8003170:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8003172:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003174:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8003176:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800317a:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
  hspi->TxISR       = NULL;
 800317e:	6523      	str	r3, [r4, #80]	; 0x50
  hspi->RxISR       = NULL;
 8003180:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003182:	68a3      	ldr	r3, [r4, #8]
 8003184:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003188:	d035      	beq.n	80031f6 <HAL_SPI_Transmit+0xd2>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800318a:	6823      	ldr	r3, [r4, #0]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003192:	d103      	bne.n	800319c <HAL_SPI_Transmit+0x78>
    __HAL_SPI_ENABLE(hspi);
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800319a:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800319c:	68e3      	ldr	r3, [r4, #12]
 800319e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80031a2:	d951      	bls.n	8003248 <HAL_SPI_Transmit+0x124>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80031a4:	6863      	ldr	r3, [r4, #4]
 80031a6:	b10b      	cbz	r3, 80031ac <HAL_SPI_Transmit+0x88>
 80031a8:	2f01      	cmp	r7, #1
 80031aa:	d10a      	bne.n	80031c2 <HAL_SPI_Transmit+0x9e>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80031ac:	6823      	ldr	r3, [r4, #0]
 80031ae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80031b0:	8812      	ldrh	r2, [r2, #0]
 80031b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80031b4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80031b6:	3302      	adds	r3, #2
 80031b8:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 80031ba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80031bc:	3b01      	subs	r3, #1
 80031be:	b29b      	uxth	r3, r3
 80031c0:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 80031c2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80031c4:	b29b      	uxth	r3, r3
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d12e      	bne.n	8003228 <HAL_SPI_Transmit+0x104>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80031ca:	4632      	mov	r2, r6
 80031cc:	4629      	mov	r1, r5
 80031ce:	4620      	mov	r0, r4
 80031d0:	f7ff fec4 	bl	8002f5c <SPI_EndRxTxTransaction>
 80031d4:	b108      	cbz	r0, 80031da <HAL_SPI_Transmit+0xb6>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80031d6:	2320      	movs	r3, #32
 80031d8:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80031da:	68a3      	ldr	r3, [r4, #8]
 80031dc:	b933      	cbnz	r3, 80031ec <HAL_SPI_Transmit+0xc8>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80031de:	9301      	str	r3, [sp, #4]
 80031e0:	6823      	ldr	r3, [r4, #0]
 80031e2:	68da      	ldr	r2, [r3, #12]
 80031e4:	9201      	str	r2, [sp, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	9301      	str	r3, [sp, #4]
 80031ea:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80031ec:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 80031ee:	3800      	subs	r0, #0
 80031f0:	bf18      	it	ne
 80031f2:	2001      	movne	r0, #1
error:
 80031f4:	e078      	b.n	80032e8 <HAL_SPI_Transmit+0x1c4>
    __HAL_SPI_DISABLE(hspi);
 80031f6:	6822      	ldr	r2, [r4, #0]
 80031f8:	6813      	ldr	r3, [r2, #0]
 80031fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031fe:	6013      	str	r3, [r2, #0]
    SPI_1LINE_TX(hspi);
 8003200:	6822      	ldr	r2, [r4, #0]
 8003202:	6813      	ldr	r3, [r2, #0]
 8003204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003208:	6013      	str	r3, [r2, #0]
 800320a:	e7be      	b.n	800318a <HAL_SPI_Transmit+0x66>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800320c:	f7fe fb6a 	bl	80018e4 <HAL_GetTick>
 8003210:	1b80      	subs	r0, r0, r6
 8003212:	42a8      	cmp	r0, r5
 8003214:	d302      	bcc.n	800321c <HAL_SPI_Transmit+0xf8>
 8003216:	f1b5 3fff 	cmp.w	r5, #4294967295
 800321a:	d16e      	bne.n	80032fa <HAL_SPI_Transmit+0x1d6>
 800321c:	2d00      	cmp	r5, #0
 800321e:	d06e      	beq.n	80032fe <HAL_SPI_Transmit+0x1da>
    while (hspi->TxXferCount > 0U)
 8003220:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003222:	b29b      	uxth	r3, r3
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0d0      	beq.n	80031ca <HAL_SPI_Transmit+0xa6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003228:	6823      	ldr	r3, [r4, #0]
 800322a:	689a      	ldr	r2, [r3, #8]
 800322c:	f012 0f02 	tst.w	r2, #2
 8003230:	d0ec      	beq.n	800320c <HAL_SPI_Transmit+0xe8>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003232:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003234:	8812      	ldrh	r2, [r2, #0]
 8003236:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003238:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800323a:	3302      	adds	r3, #2
 800323c:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 800323e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003240:	3a01      	subs	r2, #1
 8003242:	b292      	uxth	r2, r2
 8003244:	87e2      	strh	r2, [r4, #62]	; 0x3e
 8003246:	e7eb      	b.n	8003220 <HAL_SPI_Transmit+0xfc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003248:	6863      	ldr	r3, [r4, #4]
 800324a:	b10b      	cbz	r3, 8003250 <HAL_SPI_Transmit+0x12c>
 800324c:	2f01      	cmp	r7, #1
 800324e:	d10e      	bne.n	800326e <HAL_SPI_Transmit+0x14a>
      if (hspi->TxXferCount > 1U)
 8003250:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003252:	b29b      	uxth	r3, r3
 8003254:	2b01      	cmp	r3, #1
 8003256:	d90e      	bls.n	8003276 <HAL_SPI_Transmit+0x152>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003258:	6823      	ldr	r3, [r4, #0]
 800325a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800325c:	8812      	ldrh	r2, [r2, #0]
 800325e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003260:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003262:	3302      	adds	r3, #2
 8003264:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003266:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003268:	3b02      	subs	r3, #2
 800326a:	b29b      	uxth	r3, r3
 800326c:	87e3      	strh	r3, [r4, #62]	; 0x3e
    while (hspi->TxXferCount > 0U)
 800326e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003270:	b29b      	uxth	r3, r3
 8003272:	bb23      	cbnz	r3, 80032be <HAL_SPI_Transmit+0x19a>
 8003274:	e7a9      	b.n	80031ca <HAL_SPI_Transmit+0xa6>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003276:	6823      	ldr	r3, [r4, #0]
 8003278:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800327a:	7812      	ldrb	r2, [r2, #0]
 800327c:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 800327e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003280:	3301      	adds	r3, #1
 8003282:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003284:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003286:	3b01      	subs	r3, #1
 8003288:	b29b      	uxth	r3, r3
 800328a:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800328c:	e7ef      	b.n	800326e <HAL_SPI_Transmit+0x14a>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800328e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8003294:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003296:	3301      	adds	r3, #1
 8003298:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 800329a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800329c:	3b01      	subs	r3, #1
 800329e:	b29b      	uxth	r3, r3
 80032a0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80032a2:	e008      	b.n	80032b6 <HAL_SPI_Transmit+0x192>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032a4:	f7fe fb1e 	bl	80018e4 <HAL_GetTick>
 80032a8:	1b80      	subs	r0, r0, r6
 80032aa:	42a8      	cmp	r0, r5
 80032ac:	d302      	bcc.n	80032b4 <HAL_SPI_Transmit+0x190>
 80032ae:	f1b5 3fff 	cmp.w	r5, #4294967295
 80032b2:	d126      	bne.n	8003302 <HAL_SPI_Transmit+0x1de>
 80032b4:	b33d      	cbz	r5, 8003306 <HAL_SPI_Transmit+0x1e2>
    while (hspi->TxXferCount > 0U)
 80032b6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80032b8:	b292      	uxth	r2, r2
 80032ba:	2a00      	cmp	r2, #0
 80032bc:	d085      	beq.n	80031ca <HAL_SPI_Transmit+0xa6>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032be:	6822      	ldr	r2, [r4, #0]
 80032c0:	6893      	ldr	r3, [r2, #8]
 80032c2:	f013 0f02 	tst.w	r3, #2
 80032c6:	d0ed      	beq.n	80032a4 <HAL_SPI_Transmit+0x180>
        if (hspi->TxXferCount > 1U)
 80032c8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d9de      	bls.n	800328e <HAL_SPI_Transmit+0x16a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80032d2:	881b      	ldrh	r3, [r3, #0]
 80032d4:	60d3      	str	r3, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80032d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80032d8:	3302      	adds	r3, #2
 80032da:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80032dc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80032de:	3b02      	subs	r3, #2
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80032e4:	e7e7      	b.n	80032b6 <HAL_SPI_Transmit+0x192>
    errorcode = HAL_BUSY;
 80032e6:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80032e8:	2301      	movs	r3, #1
 80032ea:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80032ee:	2300      	movs	r3, #0
 80032f0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80032f4:	b002      	add	sp, #8
 80032f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          errorcode = HAL_TIMEOUT;
 80032fa:	2003      	movs	r0, #3
 80032fc:	e7f4      	b.n	80032e8 <HAL_SPI_Transmit+0x1c4>
 80032fe:	2003      	movs	r0, #3
 8003300:	e7f2      	b.n	80032e8 <HAL_SPI_Transmit+0x1c4>
          errorcode = HAL_TIMEOUT;
 8003302:	2003      	movs	r0, #3
 8003304:	e7f0      	b.n	80032e8 <HAL_SPI_Transmit+0x1c4>
 8003306:	2003      	movs	r0, #3
 8003308:	e7ee      	b.n	80032e8 <HAL_SPI_Transmit+0x1c4>
  __HAL_LOCK(hspi);
 800330a:	2002      	movs	r0, #2
 800330c:	e7f2      	b.n	80032f4 <HAL_SPI_Transmit+0x1d0>

0800330e <HAL_SPI_TransmitReceive>:
{
 800330e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003312:	461f      	mov	r7, r3
 8003314:	9d08      	ldr	r5, [sp, #32]
  __HAL_LOCK(hspi);
 8003316:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 800331a:	2b01      	cmp	r3, #1
 800331c:	f000 8155 	beq.w	80035ca <HAL_SPI_TransmitReceive+0x2bc>
 8003320:	4604      	mov	r4, r0
 8003322:	4688      	mov	r8, r1
 8003324:	4691      	mov	r9, r2
 8003326:	2301      	movs	r3, #1
 8003328:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
  tickstart = HAL_GetTick();
 800332c:	f7fe fada 	bl	80018e4 <HAL_GetTick>
 8003330:	4606      	mov	r6, r0
  tmp_state           = hspi->State;
 8003332:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 8003336:	b2c0      	uxtb	r0, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003338:	2801      	cmp	r0, #1
 800333a:	d00a      	beq.n	8003352 <HAL_SPI_TransmitReceive+0x44>
 800333c:	6863      	ldr	r3, [r4, #4]
 800333e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003342:	f040 8131 	bne.w	80035a8 <HAL_SPI_TransmitReceive+0x29a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003346:	68a3      	ldr	r3, [r4, #8]
 8003348:	b90b      	cbnz	r3, 800334e <HAL_SPI_TransmitReceive+0x40>
 800334a:	2804      	cmp	r0, #4
 800334c:	d001      	beq.n	8003352 <HAL_SPI_TransmitReceive+0x44>
    errorcode = HAL_BUSY;
 800334e:	2002      	movs	r0, #2
 8003350:	e12b      	b.n	80035aa <HAL_SPI_TransmitReceive+0x29c>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003352:	f1b9 0f00 	cmp.w	r9, #0
 8003356:	bf18      	it	ne
 8003358:	f1b8 0f00 	cmpne.w	r8, #0
 800335c:	f000 812d 	beq.w	80035ba <HAL_SPI_TransmitReceive+0x2ac>
 8003360:	2f00      	cmp	r7, #0
 8003362:	f000 812a 	beq.w	80035ba <HAL_SPI_TransmitReceive+0x2ac>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003366:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 800336a:	b2db      	uxtb	r3, r3
 800336c:	2b04      	cmp	r3, #4
 800336e:	d002      	beq.n	8003376 <HAL_SPI_TransmitReceive+0x68>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003370:	2305      	movs	r3, #5
 8003372:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003376:	2300      	movs	r3, #0
 8003378:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800337a:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 800337e:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003382:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003386:	f8c4 8038 	str.w	r8, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 800338a:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800338c:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->RxISR       = NULL;
 800338e:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003390:	6523      	str	r3, [r4, #80]	; 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8003392:	68e3      	ldr	r3, [r4, #12]
 8003394:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003398:	d801      	bhi.n	800339e <HAL_SPI_TransmitReceive+0x90>
 800339a:	2f01      	cmp	r7, #1
 800339c:	d924      	bls.n	80033e8 <HAL_SPI_TransmitReceive+0xda>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800339e:	6822      	ldr	r2, [r4, #0]
 80033a0:	6853      	ldr	r3, [r2, #4]
 80033a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033a6:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033a8:	6823      	ldr	r3, [r4, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	f012 0f40 	tst.w	r2, #64	; 0x40
 80033b0:	d103      	bne.n	80033ba <HAL_SPI_TransmitReceive+0xac>
    __HAL_SPI_ENABLE(hspi);
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80033b8:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80033ba:	68e3      	ldr	r3, [r4, #12]
 80033bc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80033c0:	d957      	bls.n	8003472 <HAL_SPI_TransmitReceive+0x164>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033c2:	6863      	ldr	r3, [r4, #4]
 80033c4:	b10b      	cbz	r3, 80033ca <HAL_SPI_TransmitReceive+0xbc>
 80033c6:	2f01      	cmp	r7, #1
 80033c8:	d10a      	bne.n	80033e0 <HAL_SPI_TransmitReceive+0xd2>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033ca:	6823      	ldr	r3, [r4, #0]
 80033cc:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80033ce:	8812      	ldrh	r2, [r2, #0]
 80033d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80033d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033d4:	3302      	adds	r3, #2
 80033d6:	63a3      	str	r3, [r4, #56]	; 0x38
      hspi->TxXferCount--;
 80033d8:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80033da:	3b01      	subs	r3, #1
 80033dc:	b29b      	uxth	r3, r3
 80033de:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80033e0:	2701      	movs	r7, #1
        txallowed = 0U;
 80033e2:	f04f 0800 	mov.w	r8, #0
 80033e6:	e024      	b.n	8003432 <HAL_SPI_TransmitReceive+0x124>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80033e8:	6822      	ldr	r2, [r4, #0]
 80033ea:	6853      	ldr	r3, [r2, #4]
 80033ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80033f0:	6053      	str	r3, [r2, #4]
 80033f2:	e7d9      	b.n	80033a8 <HAL_SPI_TransmitReceive+0x9a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80033f4:	6822      	ldr	r2, [r4, #0]
 80033f6:	6893      	ldr	r3, [r2, #8]
 80033f8:	f013 0301 	ands.w	r3, r3, #1
 80033fc:	d010      	beq.n	8003420 <HAL_SPI_TransmitReceive+0x112>
 80033fe:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8003402:	b289      	uxth	r1, r1
 8003404:	b161      	cbz	r1, 8003420 <HAL_SPI_TransmitReceive+0x112>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003406:	68d1      	ldr	r1, [r2, #12]
 8003408:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800340a:	8011      	strh	r1, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800340c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800340e:	3202      	adds	r2, #2
 8003410:	6422      	str	r2, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8003412:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8003416:	3a01      	subs	r2, #1
 8003418:	b292      	uxth	r2, r2
 800341a:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
        txallowed = 1U;
 800341e:	461f      	mov	r7, r3
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003420:	f7fe fa60 	bl	80018e4 <HAL_GetTick>
 8003424:	1b83      	subs	r3, r0, r6
 8003426:	42ab      	cmp	r3, r5
 8003428:	d303      	bcc.n	8003432 <HAL_SPI_TransmitReceive+0x124>
 800342a:	f1b5 3fff 	cmp.w	r5, #4294967295
 800342e:	f040 80c6 	bne.w	80035be <HAL_SPI_TransmitReceive+0x2b0>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003432:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003434:	b29b      	uxth	r3, r3
 8003436:	b92b      	cbnz	r3, 8003444 <HAL_SPI_TransmitReceive+0x136>
 8003438:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800343c:	b29b      	uxth	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 80a8 	beq.w	8003594 <HAL_SPI_TransmitReceive+0x286>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003444:	6823      	ldr	r3, [r4, #0]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	f012 0f02 	tst.w	r2, #2
 800344c:	d0d2      	beq.n	80033f4 <HAL_SPI_TransmitReceive+0xe6>
 800344e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003450:	b292      	uxth	r2, r2
 8003452:	2f01      	cmp	r7, #1
 8003454:	d1ce      	bne.n	80033f4 <HAL_SPI_TransmitReceive+0xe6>
 8003456:	2a00      	cmp	r2, #0
 8003458:	d0cc      	beq.n	80033f4 <HAL_SPI_TransmitReceive+0xe6>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800345a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800345c:	8812      	ldrh	r2, [r2, #0]
 800345e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003460:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003462:	3302      	adds	r3, #2
 8003464:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003466:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003468:	3b01      	subs	r3, #1
 800346a:	b29b      	uxth	r3, r3
 800346c:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 800346e:	4647      	mov	r7, r8
 8003470:	e7c0      	b.n	80033f4 <HAL_SPI_TransmitReceive+0xe6>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003472:	6863      	ldr	r3, [r4, #4]
 8003474:	b10b      	cbz	r3, 800347a <HAL_SPI_TransmitReceive+0x16c>
 8003476:	2f01      	cmp	r7, #1
 8003478:	d10e      	bne.n	8003498 <HAL_SPI_TransmitReceive+0x18a>
      if (hspi->TxXferCount > 1U)
 800347a:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800347c:	b29b      	uxth	r3, r3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d90e      	bls.n	80034a0 <HAL_SPI_TransmitReceive+0x192>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003482:	6823      	ldr	r3, [r4, #0]
 8003484:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003486:	8812      	ldrh	r2, [r2, #0]
 8003488:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800348a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800348c:	3302      	adds	r3, #2
 800348e:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8003490:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8003492:	3b02      	subs	r3, #2
 8003494:	b29b      	uxth	r3, r3
 8003496:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8003498:	2701      	movs	r7, #1
        txallowed = 0U;
 800349a:	f04f 0800 	mov.w	r8, #0
 800349e:	e045      	b.n	800352c <HAL_SPI_TransmitReceive+0x21e>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80034a4:	7812      	ldrb	r2, [r2, #0]
 80034a6:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 80034a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80034aa:	3301      	adds	r3, #1
 80034ac:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 80034ae:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80034b6:	e7ef      	b.n	8003498 <HAL_SPI_TransmitReceive+0x18a>
        if (hspi->TxXferCount > 1U)
 80034b8:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80034ba:	b292      	uxth	r2, r2
 80034bc:	2a01      	cmp	r2, #1
 80034be:	d90b      	bls.n	80034d8 <HAL_SPI_TransmitReceive+0x1ca>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034c0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80034c2:	8812      	ldrh	r2, [r2, #0]
 80034c4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80034c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80034c8:	3302      	adds	r3, #2
 80034ca:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80034cc:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80034ce:	3b02      	subs	r3, #2
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 80034d4:	4647      	mov	r7, r8
 80034d6:	e03b      	b.n	8003550 <HAL_SPI_TransmitReceive+0x242>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80034d8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80034da:	7812      	ldrb	r2, [r2, #0]
 80034dc:	731a      	strb	r2, [r3, #12]
          hspi->pTxBuffPtr++;
 80034de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80034e0:	3301      	adds	r3, #1
 80034e2:	63a3      	str	r3, [r4, #56]	; 0x38
          hspi->TxXferCount--;
 80034e4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80034e6:	3b01      	subs	r3, #1
 80034e8:	b29b      	uxth	r3, r3
 80034ea:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 0U;
 80034ec:	4647      	mov	r7, r8
 80034ee:	e02f      	b.n	8003550 <HAL_SPI_TransmitReceive+0x242>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80034f0:	6821      	ldr	r1, [r4, #0]
 80034f2:	684a      	ldr	r2, [r1, #4]
 80034f4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80034f8:	604a      	str	r2, [r1, #4]
        txallowed = 1U;
 80034fa:	461f      	mov	r7, r3
 80034fc:	e00c      	b.n	8003518 <HAL_SPI_TransmitReceive+0x20a>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80034fe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003500:	7b12      	ldrb	r2, [r2, #12]
 8003502:	700a      	strb	r2, [r1, #0]
          hspi->pRxBuffPtr++;
 8003504:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003506:	3201      	adds	r2, #1
 8003508:	6422      	str	r2, [r4, #64]	; 0x40
          hspi->RxXferCount--;
 800350a:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800350e:	3a01      	subs	r2, #1
 8003510:	b292      	uxth	r2, r2
 8003512:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
        txallowed = 1U;
 8003516:	461f      	mov	r7, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003518:	f7fe f9e4 	bl	80018e4 <HAL_GetTick>
 800351c:	1b80      	subs	r0, r0, r6
 800351e:	42a8      	cmp	r0, r5
 8003520:	d302      	bcc.n	8003528 <HAL_SPI_TransmitReceive+0x21a>
 8003522:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003526:	d14c      	bne.n	80035c2 <HAL_SPI_TransmitReceive+0x2b4>
 8003528:	2d00      	cmp	r5, #0
 800352a:	d04c      	beq.n	80035c6 <HAL_SPI_TransmitReceive+0x2b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800352c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800352e:	b29b      	uxth	r3, r3
 8003530:	b91b      	cbnz	r3, 800353a <HAL_SPI_TransmitReceive+0x22c>
 8003532:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003536:	b29b      	uxth	r3, r3
 8003538:	b363      	cbz	r3, 8003594 <HAL_SPI_TransmitReceive+0x286>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800353a:	6823      	ldr	r3, [r4, #0]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	f012 0f02 	tst.w	r2, #2
 8003542:	d005      	beq.n	8003550 <HAL_SPI_TransmitReceive+0x242>
 8003544:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8003546:	b292      	uxth	r2, r2
 8003548:	2f01      	cmp	r7, #1
 800354a:	d101      	bne.n	8003550 <HAL_SPI_TransmitReceive+0x242>
 800354c:	2a00      	cmp	r2, #0
 800354e:	d1b3      	bne.n	80034b8 <HAL_SPI_TransmitReceive+0x1aa>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003550:	6822      	ldr	r2, [r4, #0]
 8003552:	6893      	ldr	r3, [r2, #8]
 8003554:	f013 0301 	ands.w	r3, r3, #1
 8003558:	d0de      	beq.n	8003518 <HAL_SPI_TransmitReceive+0x20a>
 800355a:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 800355e:	b289      	uxth	r1, r1
 8003560:	2900      	cmp	r1, #0
 8003562:	d0d9      	beq.n	8003518 <HAL_SPI_TransmitReceive+0x20a>
        if (hspi->RxXferCount > 1U)
 8003564:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8003568:	b289      	uxth	r1, r1
 800356a:	2901      	cmp	r1, #1
 800356c:	d9c7      	bls.n	80034fe <HAL_SPI_TransmitReceive+0x1f0>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800356e:	68d1      	ldr	r1, [r2, #12]
 8003570:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003572:	8011      	strh	r1, [r2, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003574:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003576:	3202      	adds	r2, #2
 8003578:	6422      	str	r2, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800357a:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800357e:	3a02      	subs	r2, #2
 8003580:	b292      	uxth	r2, r2
 8003582:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8003586:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 800358a:	b292      	uxth	r2, r2
 800358c:	2a01      	cmp	r2, #1
 800358e:	d9af      	bls.n	80034f0 <HAL_SPI_TransmitReceive+0x1e2>
        txallowed = 1U;
 8003590:	461f      	mov	r7, r3
 8003592:	e7c1      	b.n	8003518 <HAL_SPI_TransmitReceive+0x20a>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003594:	4632      	mov	r2, r6
 8003596:	4629      	mov	r1, r5
 8003598:	4620      	mov	r0, r4
 800359a:	f7ff fcdf 	bl	8002f5c <SPI_EndRxTxTransaction>
 800359e:	b120      	cbz	r0, 80035aa <HAL_SPI_TransmitReceive+0x29c>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035a0:	2320      	movs	r3, #32
 80035a2:	6623      	str	r3, [r4, #96]	; 0x60
    errorcode = HAL_ERROR;
 80035a4:	2001      	movs	r0, #1
 80035a6:	e000      	b.n	80035aa <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_BUSY;
 80035a8:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80035aa:	2301      	movs	r3, #1
 80035ac:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80035b0:	2300      	movs	r3, #0
 80035b2:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 80035b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 80035ba:	2001      	movs	r0, #1
 80035bc:	e7f5      	b.n	80035aa <HAL_SPI_TransmitReceive+0x29c>
        errorcode = HAL_TIMEOUT;
 80035be:	2003      	movs	r0, #3
 80035c0:	e7f3      	b.n	80035aa <HAL_SPI_TransmitReceive+0x29c>
        errorcode = HAL_TIMEOUT;
 80035c2:	2003      	movs	r0, #3
 80035c4:	e7f1      	b.n	80035aa <HAL_SPI_TransmitReceive+0x29c>
 80035c6:	2003      	movs	r0, #3
 80035c8:	e7ef      	b.n	80035aa <HAL_SPI_TransmitReceive+0x29c>
  __HAL_LOCK(hspi);
 80035ca:	2002      	movs	r0, #2
 80035cc:	e7f3      	b.n	80035b6 <HAL_SPI_TransmitReceive+0x2a8>

080035ce <HAL_SPI_Receive>:
{
 80035ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	4604      	mov	r4, r0
 80035d6:	4688      	mov	r8, r1
 80035d8:	4617      	mov	r7, r2
 80035da:	461d      	mov	r5, r3
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80035dc:	6843      	ldr	r3, [r0, #4]
 80035de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035e2:	d055      	beq.n	8003690 <HAL_SPI_Receive+0xc2>
  __HAL_LOCK(hspi);
 80035e4:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	f000 80c0 	beq.w	800376e <HAL_SPI_Receive+0x1a0>
 80035ee:	2301      	movs	r3, #1
 80035f0:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  tickstart = HAL_GetTick();
 80035f4:	f7fe f976 	bl	80018e4 <HAL_GetTick>
 80035f8:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 80035fa:	f894 005d 	ldrb.w	r0, [r4, #93]	; 0x5d
 80035fe:	b2c0      	uxtb	r0, r0
 8003600:	2801      	cmp	r0, #1
 8003602:	f040 80a2 	bne.w	800374a <HAL_SPI_Receive+0x17c>
  if ((pData == NULL) || (Size == 0U))
 8003606:	f1b8 0f00 	cmp.w	r8, #0
 800360a:	f000 809f 	beq.w	800374c <HAL_SPI_Receive+0x17e>
 800360e:	2f00      	cmp	r7, #0
 8003610:	f000 809c 	beq.w	800374c <HAL_SPI_Receive+0x17e>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003614:	2304      	movs	r3, #4
 8003616:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800361a:	2300      	movs	r3, #0
 800361c:	6623      	str	r3, [r4, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800361e:	f8c4 8040 	str.w	r8, [r4, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8003622:	f8a4 7044 	strh.w	r7, [r4, #68]	; 0x44
  hspi->RxXferCount = Size;
 8003626:	f8a4 7046 	strh.w	r7, [r4, #70]	; 0x46
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800362a:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800362c:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800362e:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8003630:	64e3      	str	r3, [r4, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003632:	6523      	str	r3, [r4, #80]	; 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003634:	68e3      	ldr	r3, [r4, #12]
 8003636:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800363a:	6822      	ldr	r2, [r4, #0]
 800363c:	6853      	ldr	r3, [r2, #4]
 800363e:	bf8c      	ite	hi
 8003640:	f423 5380 	bichi.w	r3, r3, #4096	; 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003644:	f443 5380 	orrls.w	r3, r3, #4096	; 0x1000
 8003648:	6053      	str	r3, [r2, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800364a:	68a3      	ldr	r3, [r4, #8]
 800364c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003650:	d02a      	beq.n	80036a8 <HAL_SPI_Receive+0xda>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003652:	6823      	ldr	r3, [r4, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	f012 0f40 	tst.w	r2, #64	; 0x40
 800365a:	d103      	bne.n	8003664 <HAL_SPI_Receive+0x96>
    __HAL_SPI_ENABLE(hspi);
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003662:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8003664:	68e3      	ldr	r3, [r4, #12]
 8003666:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800366a:	d928      	bls.n	80036be <HAL_SPI_Receive+0xf0>
    while (hspi->RxXferCount > 0U)
 800366c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003670:	b29b      	uxth	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d157      	bne.n	8003726 <HAL_SPI_Receive+0x158>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003676:	4632      	mov	r2, r6
 8003678:	4629      	mov	r1, r5
 800367a:	4620      	mov	r0, r4
 800367c:	f7ff fc9f 	bl	8002fbe <SPI_EndRxTransaction>
 8003680:	b108      	cbz	r0, 8003686 <HAL_SPI_Receive+0xb8>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003682:	2320      	movs	r3, #32
 8003684:	6623      	str	r3, [r4, #96]	; 0x60
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003686:	6e20      	ldr	r0, [r4, #96]	; 0x60
    errorcode = HAL_BUSY;
 8003688:	3800      	subs	r0, #0
 800368a:	bf18      	it	ne
 800368c:	2001      	movne	r0, #1
error :
 800368e:	e05d      	b.n	800374c <HAL_SPI_Receive+0x17e>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003690:	6883      	ldr	r3, [r0, #8]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d1a6      	bne.n	80035e4 <HAL_SPI_Receive+0x16>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003696:	2304      	movs	r3, #4
 8003698:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800369c:	9500      	str	r5, [sp, #0]
 800369e:	4613      	mov	r3, r2
 80036a0:	460a      	mov	r2, r1
 80036a2:	f7ff fe34 	bl	800330e <HAL_SPI_TransmitReceive>
 80036a6:	e057      	b.n	8003758 <HAL_SPI_Receive+0x18a>
    __HAL_SPI_DISABLE(hspi);
 80036a8:	6822      	ldr	r2, [r4, #0]
 80036aa:	6813      	ldr	r3, [r2, #0]
 80036ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036b0:	6013      	str	r3, [r2, #0]
    SPI_1LINE_RX(hspi);
 80036b2:	6822      	ldr	r2, [r4, #0]
 80036b4:	6813      	ldr	r3, [r2, #0]
 80036b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036ba:	6013      	str	r3, [r2, #0]
 80036bc:	e7c9      	b.n	8003652 <HAL_SPI_Receive+0x84>
    while (hspi->RxXferCount > 0U)
 80036be:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80036c2:	b29b      	uxth	r3, r3
 80036c4:	b97b      	cbnz	r3, 80036e6 <HAL_SPI_Receive+0x118>
 80036c6:	e7d6      	b.n	8003676 <HAL_SPI_Receive+0xa8>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036c8:	f7fe f90c 	bl	80018e4 <HAL_GetTick>
 80036cc:	1b80      	subs	r0, r0, r6
 80036ce:	42a8      	cmp	r0, r5
 80036d0:	d302      	bcc.n	80036d8 <HAL_SPI_Receive+0x10a>
 80036d2:	f1b5 3fff 	cmp.w	r5, #4294967295
 80036d6:	d142      	bne.n	800375e <HAL_SPI_Receive+0x190>
 80036d8:	2d00      	cmp	r5, #0
 80036da:	d042      	beq.n	8003762 <HAL_SPI_Receive+0x194>
    while (hspi->RxXferCount > 0U)
 80036dc:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d0c7      	beq.n	8003676 <HAL_SPI_Receive+0xa8>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80036e6:	6823      	ldr	r3, [r4, #0]
 80036e8:	689a      	ldr	r2, [r3, #8]
 80036ea:	f012 0f01 	tst.w	r2, #1
 80036ee:	d0eb      	beq.n	80036c8 <HAL_SPI_Receive+0xfa>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80036f0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80036f2:	7b1b      	ldrb	r3, [r3, #12]
 80036f4:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80036f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80036f8:	3301      	adds	r3, #1
 80036fa:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 80036fc:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8003700:	3a01      	subs	r2, #1
 8003702:	b292      	uxth	r2, r2
 8003704:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
 8003708:	e7e8      	b.n	80036dc <HAL_SPI_Receive+0x10e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800370a:	f7fe f8eb 	bl	80018e4 <HAL_GetTick>
 800370e:	1b80      	subs	r0, r0, r6
 8003710:	42a8      	cmp	r0, r5
 8003712:	d302      	bcc.n	800371a <HAL_SPI_Receive+0x14c>
 8003714:	f1b5 3fff 	cmp.w	r5, #4294967295
 8003718:	d125      	bne.n	8003766 <HAL_SPI_Receive+0x198>
 800371a:	b335      	cbz	r5, 800376a <HAL_SPI_Receive+0x19c>
    while (hspi->RxXferCount > 0U)
 800371c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003720:	b29b      	uxth	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d0a7      	beq.n	8003676 <HAL_SPI_Receive+0xa8>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003726:	6823      	ldr	r3, [r4, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	f012 0f01 	tst.w	r2, #1
 800372e:	d0ec      	beq.n	800370a <HAL_SPI_Receive+0x13c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003730:	68da      	ldr	r2, [r3, #12]
 8003732:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003734:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003736:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003738:	3302      	adds	r3, #2
 800373a:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 800373c:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8003740:	3a01      	subs	r2, #1
 8003742:	b292      	uxth	r2, r2
 8003744:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
 8003748:	e7e8      	b.n	800371c <HAL_SPI_Receive+0x14e>
    errorcode = HAL_BUSY;
 800374a:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 800374c:	2301      	movs	r3, #1
 800374e:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8003752:	2300      	movs	r3, #0
 8003754:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
}
 8003758:	b002      	add	sp, #8
 800375a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          errorcode = HAL_TIMEOUT;
 800375e:	2003      	movs	r0, #3
 8003760:	e7f4      	b.n	800374c <HAL_SPI_Receive+0x17e>
 8003762:	2003      	movs	r0, #3
 8003764:	e7f2      	b.n	800374c <HAL_SPI_Receive+0x17e>
          errorcode = HAL_TIMEOUT;
 8003766:	2003      	movs	r0, #3
 8003768:	e7f0      	b.n	800374c <HAL_SPI_Receive+0x17e>
 800376a:	2003      	movs	r0, #3
 800376c:	e7ee      	b.n	800374c <HAL_SPI_Receive+0x17e>
  __HAL_LOCK(hspi);
 800376e:	2002      	movs	r0, #2
 8003770:	e7f2      	b.n	8003758 <HAL_SPI_Receive+0x18a>
	...

08003774 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003774:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003776:	6a03      	ldr	r3, [r0, #32]
 8003778:	f023 0301 	bic.w	r3, r3, #1
 800377c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800377e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003780:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003782:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003784:	4a10      	ldr	r2, [pc, #64]	; (80037c8 <TIM_OC1_SetConfig+0x54>)
 8003786:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003788:	680d      	ldr	r5, [r1, #0]
 800378a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800378c:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003790:	688d      	ldr	r5, [r1, #8]
 8003792:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003794:	4d0d      	ldr	r5, [pc, #52]	; (80037cc <TIM_OC1_SetConfig+0x58>)
 8003796:	42a8      	cmp	r0, r5
 8003798:	d003      	beq.n	80037a2 <TIM_OC1_SetConfig+0x2e>
 800379a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800379e:	42a8      	cmp	r0, r5
 80037a0:	d10b      	bne.n	80037ba <TIM_OC1_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037a2:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037a6:	68cd      	ldr	r5, [r1, #12]
 80037a8:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80037aa:	f023 0304 	bic.w	r3, r3, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037ae:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80037b2:	694d      	ldr	r5, [r1, #20]
 80037b4:	698e      	ldr	r6, [r1, #24]
 80037b6:	4335      	orrs	r5, r6
 80037b8:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037ba:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80037bc:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80037be:	684a      	ldr	r2, [r1, #4]
 80037c0:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037c2:	6203      	str	r3, [r0, #32]
}
 80037c4:	bc70      	pop	{r4, r5, r6}
 80037c6:	4770      	bx	lr
 80037c8:	fffeff8c 	.word	0xfffeff8c
 80037cc:	40010000 	.word	0x40010000

080037d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80037d0:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80037d2:	6a03      	ldr	r3, [r0, #32]
 80037d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037d8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037da:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80037dc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80037de:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80037e0:	4a12      	ldr	r2, [pc, #72]	; (800382c <TIM_OC3_SetConfig+0x5c>)
 80037e2:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80037e4:	680d      	ldr	r5, [r1, #0]
 80037e6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80037e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80037ec:	688d      	ldr	r5, [r1, #8]
 80037ee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80037f2:	4d0f      	ldr	r5, [pc, #60]	; (8003830 <TIM_OC3_SetConfig+0x60>)
 80037f4:	42a8      	cmp	r0, r5
 80037f6:	d003      	beq.n	8003800 <TIM_OC3_SetConfig+0x30>
 80037f8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80037fc:	42a8      	cmp	r0, r5
 80037fe:	d10d      	bne.n	800381c <TIM_OC3_SetConfig+0x4c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003800:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003804:	68cd      	ldr	r5, [r1, #12]
 8003806:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800380a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800380e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003812:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003814:	698e      	ldr	r6, [r1, #24]
 8003816:	4335      	orrs	r5, r6
 8003818:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800381c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800381e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003820:	684a      	ldr	r2, [r1, #4]
 8003822:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003824:	6203      	str	r3, [r0, #32]
}
 8003826:	bc70      	pop	{r4, r5, r6}
 8003828:	4770      	bx	lr
 800382a:	bf00      	nop
 800382c:	fffeff8c 	.word	0xfffeff8c
 8003830:	40010000 	.word	0x40010000

08003834 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003834:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003836:	6a03      	ldr	r3, [r0, #32]
 8003838:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800383c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800383e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003840:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003842:	69c5      	ldr	r5, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003844:	4a0e      	ldr	r2, [pc, #56]	; (8003880 <TIM_OC4_SetConfig+0x4c>)
 8003846:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003848:	680d      	ldr	r5, [r1, #0]
 800384a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800384e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003852:	688d      	ldr	r5, [r1, #8]
 8003854:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003858:	4d0a      	ldr	r5, [pc, #40]	; (8003884 <TIM_OC4_SetConfig+0x50>)
 800385a:	42a8      	cmp	r0, r5
 800385c:	d003      	beq.n	8003866 <TIM_OC4_SetConfig+0x32>
 800385e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003862:	42a8      	cmp	r0, r5
 8003864:	d104      	bne.n	8003870 <TIM_OC4_SetConfig+0x3c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003866:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800386a:	694d      	ldr	r5, [r1, #20]
 800386c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003870:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003872:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003874:	684a      	ldr	r2, [r1, #4]
 8003876:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003878:	6203      	str	r3, [r0, #32]
}
 800387a:	bc30      	pop	{r4, r5}
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	feff8cff 	.word	0xfeff8cff
 8003884:	40010000 	.word	0x40010000

08003888 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8003888:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800388a:	6a03      	ldr	r3, [r0, #32]
 800388c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003890:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003892:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003894:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003896:	6d45      	ldr	r5, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003898:	4a0d      	ldr	r2, [pc, #52]	; (80038d0 <TIM_OC5_SetConfig+0x48>)
 800389a:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800389c:	680d      	ldr	r5, [r1, #0]
 800389e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80038a0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80038a4:	688d      	ldr	r5, [r1, #8]
 80038a6:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038aa:	4d0a      	ldr	r5, [pc, #40]	; (80038d4 <TIM_OC5_SetConfig+0x4c>)
 80038ac:	42a8      	cmp	r0, r5
 80038ae:	d003      	beq.n	80038b8 <TIM_OC5_SetConfig+0x30>
 80038b0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80038b4:	42a8      	cmp	r0, r5
 80038b6:	d104      	bne.n	80038c2 <TIM_OC5_SetConfig+0x3a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80038b8:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80038bc:	694d      	ldr	r5, [r1, #20]
 80038be:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038c2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80038c4:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80038c6:	684a      	ldr	r2, [r1, #4]
 80038c8:	6582      	str	r2, [r0, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038ca:	6203      	str	r3, [r0, #32]
}
 80038cc:	bc30      	pop	{r4, r5}
 80038ce:	4770      	bx	lr
 80038d0:	fffeff8f 	.word	0xfffeff8f
 80038d4:	40010000 	.word	0x40010000

080038d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80038d8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80038da:	6a03      	ldr	r3, [r0, #32]
 80038dc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80038e0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038e2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038e4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80038e6:	6d45      	ldr	r5, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80038e8:	4a0e      	ldr	r2, [pc, #56]	; (8003924 <TIM_OC6_SetConfig+0x4c>)
 80038ea:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038ec:	680d      	ldr	r5, [r1, #0]
 80038ee:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80038f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80038f6:	688d      	ldr	r5, [r1, #8]
 80038f8:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038fc:	4d0a      	ldr	r5, [pc, #40]	; (8003928 <TIM_OC6_SetConfig+0x50>)
 80038fe:	42a8      	cmp	r0, r5
 8003900:	d003      	beq.n	800390a <TIM_OC6_SetConfig+0x32>
 8003902:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003906:	42a8      	cmp	r0, r5
 8003908:	d104      	bne.n	8003914 <TIM_OC6_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800390a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800390e:	694d      	ldr	r5, [r1, #20]
 8003910:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003914:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003916:	6542      	str	r2, [r0, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003918:	684a      	ldr	r2, [r1, #4]
 800391a:	65c2      	str	r2, [r0, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800391c:	6203      	str	r3, [r0, #32]
}
 800391e:	bc30      	pop	{r4, r5}
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	feff8fff 	.word	0xfeff8fff
 8003928:	40010000 	.word	0x40010000

0800392c <TIM_Base_SetConfig>:
{
 800392c:	b410      	push	{r4}
  tmpcr1 = TIMx->CR1;
 800392e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003930:	4a34      	ldr	r2, [pc, #208]	; (8003a04 <TIM_Base_SetConfig+0xd8>)
 8003932:	4290      	cmp	r0, r2
 8003934:	bf14      	ite	ne
 8003936:	2200      	movne	r2, #0
 8003938:	2201      	moveq	r2, #1
 800393a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800393e:	d044      	beq.n	80039ca <TIM_Base_SetConfig+0x9e>
 8003940:	2a00      	cmp	r2, #0
 8003942:	d142      	bne.n	80039ca <TIM_Base_SetConfig+0x9e>
 8003944:	4c30      	ldr	r4, [pc, #192]	; (8003a08 <TIM_Base_SetConfig+0xdc>)
 8003946:	42a0      	cmp	r0, r4
 8003948:	d00b      	beq.n	8003962 <TIM_Base_SetConfig+0x36>
 800394a:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800394e:	42a0      	cmp	r0, r4
 8003950:	d007      	beq.n	8003962 <TIM_Base_SetConfig+0x36>
 8003952:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003956:	42a0      	cmp	r0, r4
 8003958:	d003      	beq.n	8003962 <TIM_Base_SetConfig+0x36>
 800395a:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 800395e:	42a0      	cmp	r0, r4
 8003960:	d10a      	bne.n	8003978 <TIM_Base_SetConfig+0x4c>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003966:	684c      	ldr	r4, [r1, #4]
 8003968:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800396a:	4c27      	ldr	r4, [pc, #156]	; (8003a08 <TIM_Base_SetConfig+0xdc>)
 800396c:	42a0      	cmp	r0, r4
 800396e:	d030      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
 8003970:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003974:	42a0      	cmp	r0, r4
 8003976:	d02c      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
 8003978:	4c24      	ldr	r4, [pc, #144]	; (8003a0c <TIM_Base_SetConfig+0xe0>)
 800397a:	42a0      	cmp	r0, r4
 800397c:	d029      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
 800397e:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 8003982:	42a0      	cmp	r0, r4
 8003984:	d025      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
 8003986:	f504 5470 	add.w	r4, r4, #15360	; 0x3c00
 800398a:	42a0      	cmp	r0, r4
 800398c:	d021      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
 800398e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8003992:	42a0      	cmp	r0, r4
 8003994:	d01d      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
 8003996:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800399a:	42a0      	cmp	r0, r4
 800399c:	d019      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
 800399e:	f5a4 3498 	sub.w	r4, r4, #77824	; 0x13000
 80039a2:	42a0      	cmp	r0, r4
 80039a4:	d015      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
 80039a6:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80039aa:	42a0      	cmp	r0, r4
 80039ac:	d011      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
 80039ae:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80039b2:	42a0      	cmp	r0, r4
 80039b4:	d00d      	beq.n	80039d2 <TIM_Base_SetConfig+0xa6>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039ba:	694a      	ldr	r2, [r1, #20]
 80039bc:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80039be:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c0:	688b      	ldr	r3, [r1, #8]
 80039c2:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80039c4:	680b      	ldr	r3, [r1, #0]
 80039c6:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039c8:	e016      	b.n	80039f8 <TIM_Base_SetConfig+0xcc>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80039ce:	684c      	ldr	r4, [r1, #4]
 80039d0:	4323      	orrs	r3, r4
    tmpcr1 &= ~TIM_CR1_CKD;
 80039d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039d6:	68cc      	ldr	r4, [r1, #12]
 80039d8:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80039de:	694c      	ldr	r4, [r1, #20]
 80039e0:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 80039e2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039e4:	688b      	ldr	r3, [r1, #8]
 80039e6:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80039e8:	680b      	ldr	r3, [r1, #0]
 80039ea:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039ec:	4b08      	ldr	r3, [pc, #32]	; (8003a10 <TIM_Base_SetConfig+0xe4>)
 80039ee:	4298      	cmp	r0, r3
 80039f0:	d000      	beq.n	80039f4 <TIM_Base_SetConfig+0xc8>
 80039f2:	b10a      	cbz	r2, 80039f8 <TIM_Base_SetConfig+0xcc>
    TIMx->RCR = Structure->RepetitionCounter;
 80039f4:	690b      	ldr	r3, [r1, #16]
 80039f6:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80039f8:	2301      	movs	r3, #1
 80039fa:	6143      	str	r3, [r0, #20]
}
 80039fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	40010000 	.word	0x40010000
 8003a08:	40000400 	.word	0x40000400
 8003a0c:	40000c00 	.word	0x40000c00
 8003a10:	40010400 	.word	0x40010400

08003a14 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003a14:	b360      	cbz	r0, 8003a70 <HAL_TIM_PWM_Init+0x5c>
{
 8003a16:	b510      	push	{r4, lr}
 8003a18:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003a1a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003a1e:	b313      	cbz	r3, 8003a66 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003a20:	2302      	movs	r3, #2
 8003a22:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a26:	4621      	mov	r1, r4
 8003a28:	f851 0b04 	ldr.w	r0, [r1], #4
 8003a2c:	f7ff ff7e 	bl	800392c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a30:	2301      	movs	r3, #1
 8003a32:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a36:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003a3a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003a3e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003a42:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003a46:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a4e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003a52:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003a56:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003a5a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003a5e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003a62:	2000      	movs	r0, #0
}
 8003a64:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003a66:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003a6a:	f7fd fde5 	bl	8001638 <HAL_TIM_PWM_MspInit>
 8003a6e:	e7d7      	b.n	8003a20 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003a70:	2001      	movs	r0, #1
}
 8003a72:	4770      	bx	lr

08003a74 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8003a74:	b360      	cbz	r0, 8003ad0 <HAL_TIM_IC_Init+0x5c>
{
 8003a76:	b510      	push	{r4, lr}
 8003a78:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003a7a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003a7e:	b313      	cbz	r3, 8003ac6 <HAL_TIM_IC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003a80:	2302      	movs	r3, #2
 8003a82:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a86:	4621      	mov	r1, r4
 8003a88:	f851 0b04 	ldr.w	r0, [r1], #4
 8003a8c:	f7ff ff4e 	bl	800392c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a90:	2301      	movs	r3, #1
 8003a92:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a96:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003a9a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003a9e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003aa2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003aa6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003aaa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aae:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003ab2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003ab6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003aba:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003abe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003ac2:	2000      	movs	r0, #0
}
 8003ac4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003ac6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8003aca:	f7fd fd7f 	bl	80015cc <HAL_TIM_IC_MspInit>
 8003ace:	e7d7      	b.n	8003a80 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8003ad0:	2001      	movs	r0, #1
}
 8003ad2:	4770      	bx	lr

08003ad4 <TIM_OC2_SetConfig>:
{
 8003ad4:	b470      	push	{r4, r5, r6}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ad6:	6a03      	ldr	r3, [r0, #32]
 8003ad8:	f023 0310 	bic.w	r3, r3, #16
 8003adc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003ade:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003ae0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003ae2:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003ae4:	4a12      	ldr	r2, [pc, #72]	; (8003b30 <TIM_OC2_SetConfig+0x5c>)
 8003ae6:	402a      	ands	r2, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ae8:	680d      	ldr	r5, [r1, #0]
 8003aea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003aee:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003af2:	688d      	ldr	r5, [r1, #8]
 8003af4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003af8:	4d0e      	ldr	r5, [pc, #56]	; (8003b34 <TIM_OC2_SetConfig+0x60>)
 8003afa:	42a8      	cmp	r0, r5
 8003afc:	d003      	beq.n	8003b06 <TIM_OC2_SetConfig+0x32>
 8003afe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003b02:	42a8      	cmp	r0, r5
 8003b04:	d10d      	bne.n	8003b22 <TIM_OC2_SetConfig+0x4e>
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b0a:	68cd      	ldr	r5, [r1, #12]
 8003b0c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b10:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b14:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003b18:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003b1a:	698e      	ldr	r6, [r1, #24]
 8003b1c:	4335      	orrs	r5, r6
 8003b1e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003b22:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003b24:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003b26:	684a      	ldr	r2, [r1, #4]
 8003b28:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003b2a:	6203      	str	r3, [r0, #32]
}
 8003b2c:	bc70      	pop	{r4, r5, r6}
 8003b2e:	4770      	bx	lr
 8003b30:	feff8cff 	.word	0xfeff8cff
 8003b34:	40010000 	.word	0x40010000

08003b38 <HAL_TIM_PWM_ConfigChannel>:
{
 8003b38:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003b3a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	f000 808c 	beq.w	8003c5c <HAL_TIM_PWM_ConfigChannel+0x124>
 8003b44:	4604      	mov	r4, r0
 8003b46:	460d      	mov	r5, r1
 8003b48:	2301      	movs	r3, #1
 8003b4a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003b4e:	2a14      	cmp	r2, #20
 8003b50:	d81e      	bhi.n	8003b90 <HAL_TIM_PWM_ConfigChannel+0x58>
 8003b52:	e8df f002 	tbb	[pc, r2]
 8003b56:	1d0b      	.short	0x1d0b
 8003b58:	1d211d1d 	.word	0x1d211d1d
 8003b5c:	1d351d1d 	.word	0x1d351d1d
 8003b60:	1d481d1d 	.word	0x1d481d1d
 8003b64:	1d5c1d1d 	.word	0x1d5c1d1d
 8003b68:	1d1d      	.short	0x1d1d
 8003b6a:	6f          	.byte	0x6f
 8003b6b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b6c:	6800      	ldr	r0, [r0, #0]
 8003b6e:	f7ff fe01 	bl	8003774 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b72:	6822      	ldr	r2, [r4, #0]
 8003b74:	6993      	ldr	r3, [r2, #24]
 8003b76:	f043 0308 	orr.w	r3, r3, #8
 8003b7a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b7c:	6822      	ldr	r2, [r4, #0]
 8003b7e:	6993      	ldr	r3, [r2, #24]
 8003b80:	f023 0304 	bic.w	r3, r3, #4
 8003b84:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b86:	6822      	ldr	r2, [r4, #0]
 8003b88:	6993      	ldr	r3, [r2, #24]
 8003b8a:	6929      	ldr	r1, [r5, #16]
 8003b8c:	430b      	orrs	r3, r1
 8003b8e:	6193      	str	r3, [r2, #24]
  __HAL_UNLOCK(htim);
 8003b90:	2000      	movs	r0, #0
 8003b92:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003b96:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b98:	6800      	ldr	r0, [r0, #0]
 8003b9a:	f7ff ff9b 	bl	8003ad4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b9e:	6822      	ldr	r2, [r4, #0]
 8003ba0:	6993      	ldr	r3, [r2, #24]
 8003ba2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003ba6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ba8:	6822      	ldr	r2, [r4, #0]
 8003baa:	6993      	ldr	r3, [r2, #24]
 8003bac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bb0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003bb2:	6822      	ldr	r2, [r4, #0]
 8003bb4:	6993      	ldr	r3, [r2, #24]
 8003bb6:	6929      	ldr	r1, [r5, #16]
 8003bb8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003bbc:	6193      	str	r3, [r2, #24]
      break;
 8003bbe:	e7e7      	b.n	8003b90 <HAL_TIM_PWM_ConfigChannel+0x58>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bc0:	6800      	ldr	r0, [r0, #0]
 8003bc2:	f7ff fe05 	bl	80037d0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bc6:	6822      	ldr	r2, [r4, #0]
 8003bc8:	69d3      	ldr	r3, [r2, #28]
 8003bca:	f043 0308 	orr.w	r3, r3, #8
 8003bce:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bd0:	6822      	ldr	r2, [r4, #0]
 8003bd2:	69d3      	ldr	r3, [r2, #28]
 8003bd4:	f023 0304 	bic.w	r3, r3, #4
 8003bd8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003bda:	6822      	ldr	r2, [r4, #0]
 8003bdc:	69d3      	ldr	r3, [r2, #28]
 8003bde:	6929      	ldr	r1, [r5, #16]
 8003be0:	430b      	orrs	r3, r1
 8003be2:	61d3      	str	r3, [r2, #28]
      break;
 8003be4:	e7d4      	b.n	8003b90 <HAL_TIM_PWM_ConfigChannel+0x58>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003be6:	6800      	ldr	r0, [r0, #0]
 8003be8:	f7ff fe24 	bl	8003834 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bec:	6822      	ldr	r2, [r4, #0]
 8003bee:	69d3      	ldr	r3, [r2, #28]
 8003bf0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003bf4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bf6:	6822      	ldr	r2, [r4, #0]
 8003bf8:	69d3      	ldr	r3, [r2, #28]
 8003bfa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003bfe:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c00:	6822      	ldr	r2, [r4, #0]
 8003c02:	69d3      	ldr	r3, [r2, #28]
 8003c04:	6929      	ldr	r1, [r5, #16]
 8003c06:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003c0a:	61d3      	str	r3, [r2, #28]
      break;
 8003c0c:	e7c0      	b.n	8003b90 <HAL_TIM_PWM_ConfigChannel+0x58>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003c0e:	6800      	ldr	r0, [r0, #0]
 8003c10:	f7ff fe3a 	bl	8003888 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003c14:	6822      	ldr	r2, [r4, #0]
 8003c16:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003c18:	f043 0308 	orr.w	r3, r3, #8
 8003c1c:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003c1e:	6822      	ldr	r2, [r4, #0]
 8003c20:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003c22:	f023 0304 	bic.w	r3, r3, #4
 8003c26:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003c28:	6822      	ldr	r2, [r4, #0]
 8003c2a:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003c2c:	6929      	ldr	r1, [r5, #16]
 8003c2e:	430b      	orrs	r3, r1
 8003c30:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8003c32:	e7ad      	b.n	8003b90 <HAL_TIM_PWM_ConfigChannel+0x58>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003c34:	6800      	ldr	r0, [r0, #0]
 8003c36:	f7ff fe4f 	bl	80038d8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003c3a:	6822      	ldr	r2, [r4, #0]
 8003c3c:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003c3e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003c42:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003c44:	6822      	ldr	r2, [r4, #0]
 8003c46:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003c48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c4c:	6553      	str	r3, [r2, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003c4e:	6822      	ldr	r2, [r4, #0]
 8003c50:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8003c52:	6929      	ldr	r1, [r5, #16]
 8003c54:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003c58:	6553      	str	r3, [r2, #84]	; 0x54
      break;
 8003c5a:	e799      	b.n	8003b90 <HAL_TIM_PWM_ConfigChannel+0x58>
  __HAL_LOCK(htim);
 8003c5c:	2002      	movs	r0, #2
 8003c5e:	e79a      	b.n	8003b96 <HAL_TIM_PWM_ConfigChannel+0x5e>

08003c60 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8003c60:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c62:	6a04      	ldr	r4, [r0, #32]
 8003c64:	f024 0401 	bic.w	r4, r4, #1
 8003c68:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c6a:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8003c6c:	6a06      	ldr	r6, [r0, #32]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003c6e:	4d19      	ldr	r5, [pc, #100]	; (8003cd4 <TIM_TI1_SetConfig+0x74>)
 8003c70:	42a8      	cmp	r0, r5
 8003c72:	d01d      	beq.n	8003cb0 <TIM_TI1_SetConfig+0x50>
 8003c74:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003c78:	d01a      	beq.n	8003cb0 <TIM_TI1_SetConfig+0x50>
 8003c7a:	f5a5 457c 	sub.w	r5, r5, #64512	; 0xfc00
 8003c7e:	42a8      	cmp	r0, r5
 8003c80:	d016      	beq.n	8003cb0 <TIM_TI1_SetConfig+0x50>
 8003c82:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003c86:	42a8      	cmp	r0, r5
 8003c88:	d012      	beq.n	8003cb0 <TIM_TI1_SetConfig+0x50>
 8003c8a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003c8e:	42a8      	cmp	r0, r5
 8003c90:	d00e      	beq.n	8003cb0 <TIM_TI1_SetConfig+0x50>
 8003c92:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 8003c96:	42a8      	cmp	r0, r5
 8003c98:	d00a      	beq.n	8003cb0 <TIM_TI1_SetConfig+0x50>
 8003c9a:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 8003c9e:	42a8      	cmp	r0, r5
 8003ca0:	d006      	beq.n	8003cb0 <TIM_TI1_SetConfig+0x50>
 8003ca2:	f5a5 3594 	sub.w	r5, r5, #75776	; 0x12800
 8003ca6:	42a8      	cmp	r0, r5
 8003ca8:	d002      	beq.n	8003cb0 <TIM_TI1_SetConfig+0x50>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003caa:	f044 0201 	orr.w	r2, r4, #1
 8003cae:	e002      	b.n	8003cb6 <TIM_TI1_SetConfig+0x56>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003cb0:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8003cb4:	4322      	orrs	r2, r4
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cb6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003cba:	011b      	lsls	r3, r3, #4
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cc0:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003cc4:	f001 010a 	and.w	r1, r1, #10
 8003cc8:	4311      	orrs	r1, r2

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003cca:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003ccc:	6201      	str	r1, [r0, #32]
}
 8003cce:	bc70      	pop	{r4, r5, r6}
 8003cd0:	4770      	bx	lr
 8003cd2:	bf00      	nop
 8003cd4:	40010000 	.word	0x40010000

08003cd8 <HAL_TIM_IC_ConfigChannel>:
{
 8003cd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003cda:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	f000 8092 	beq.w	8003e08 <HAL_TIM_IC_ConfigChannel+0x130>
 8003ce4:	4604      	mov	r4, r0
 8003ce6:	460d      	mov	r5, r1
 8003ce8:	2301      	movs	r3, #1
 8003cea:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8003cee:	2a00      	cmp	r2, #0
 8003cf0:	d02d      	beq.n	8003d4e <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_2)
 8003cf2:	2a04      	cmp	r2, #4
 8003cf4:	d03c      	beq.n	8003d70 <HAL_TIM_IC_ConfigChannel+0x98>
  else if (Channel == TIM_CHANNEL_3)
 8003cf6:	2a08      	cmp	r2, #8
 8003cf8:	d061      	beq.n	8003dbe <HAL_TIM_IC_ConfigChannel+0xe6>
    TIM_TI4_SetConfig(htim->Instance,
 8003cfa:	6800      	ldr	r0, [r0, #0]
 8003cfc:	680b      	ldr	r3, [r1, #0]
 8003cfe:	684f      	ldr	r7, [r1, #4]
 8003d00:	68ca      	ldr	r2, [r1, #12]
{
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d02:	6a06      	ldr	r6, [r0, #32]
 8003d04:	f426 5680 	bic.w	r6, r6, #4096	; 0x1000
 8003d08:	6206      	str	r6, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003d0a:	69c1      	ldr	r1, [r0, #28]
  tmpccer = TIMx->CCER;
 8003d0c:	6a06      	ldr	r6, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003d0e:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003d12:	ea41 2107 	orr.w	r1, r1, r7, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003d16:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003d1a:	0312      	lsls	r2, r2, #12
 8003d1c:	b292      	uxth	r2, r2
 8003d1e:	430a      	orrs	r2, r1

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003d20:	f426 4120 	bic.w	r1, r6, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003d24:	031b      	lsls	r3, r3, #12
 8003d26:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8003d2a:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003d2c:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 8003d2e:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003d30:	6822      	ldr	r2, [r4, #0]
 8003d32:	69d3      	ldr	r3, [r2, #28]
 8003d34:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003d38:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003d3a:	6822      	ldr	r2, [r4, #0]
 8003d3c:	69d3      	ldr	r3, [r2, #28]
 8003d3e:	68a9      	ldr	r1, [r5, #8]
 8003d40:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003d44:	61d3      	str	r3, [r2, #28]
  __HAL_UNLOCK(htim);
 8003d46:	2000      	movs	r0, #0
 8003d48:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8003d4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8003d4e:	68cb      	ldr	r3, [r1, #12]
 8003d50:	684a      	ldr	r2, [r1, #4]
 8003d52:	6809      	ldr	r1, [r1, #0]
 8003d54:	6800      	ldr	r0, [r0, #0]
 8003d56:	f7ff ff83 	bl	8003c60 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003d5a:	6822      	ldr	r2, [r4, #0]
 8003d5c:	6993      	ldr	r3, [r2, #24]
 8003d5e:	f023 030c 	bic.w	r3, r3, #12
 8003d62:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003d64:	6822      	ldr	r2, [r4, #0]
 8003d66:	6993      	ldr	r3, [r2, #24]
 8003d68:	68a9      	ldr	r1, [r5, #8]
 8003d6a:	430b      	orrs	r3, r1
 8003d6c:	6193      	str	r3, [r2, #24]
 8003d6e:	e7ea      	b.n	8003d46 <HAL_TIM_IC_ConfigChannel+0x6e>
    TIM_TI2_SetConfig(htim->Instance,
 8003d70:	6800      	ldr	r0, [r0, #0]
 8003d72:	680b      	ldr	r3, [r1, #0]
 8003d74:	684f      	ldr	r7, [r1, #4]
 8003d76:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d78:	6a06      	ldr	r6, [r0, #32]
 8003d7a:	f026 0610 	bic.w	r6, r6, #16
 8003d7e:	6206      	str	r6, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d80:	6981      	ldr	r1, [r0, #24]
  tmpccer = TIMx->CCER;
 8003d82:	6a06      	ldr	r6, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003d84:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003d88:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d8c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003d90:	0312      	lsls	r2, r2, #12
 8003d92:	b292      	uxth	r2, r2
 8003d94:	430a      	orrs	r2, r1
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d96:	f026 01a0 	bic.w	r1, r6, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003d9a:	011b      	lsls	r3, r3, #4
 8003d9c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8003da0:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8003da2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003da4:	6203      	str	r3, [r0, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003da6:	6822      	ldr	r2, [r4, #0]
 8003da8:	6993      	ldr	r3, [r2, #24]
 8003daa:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003dae:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003db0:	6822      	ldr	r2, [r4, #0]
 8003db2:	6993      	ldr	r3, [r2, #24]
 8003db4:	68a9      	ldr	r1, [r5, #8]
 8003db6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003dba:	6193      	str	r3, [r2, #24]
 8003dbc:	e7c3      	b.n	8003d46 <HAL_TIM_IC_ConfigChannel+0x6e>
    TIM_TI3_SetConfig(htim->Instance,
 8003dbe:	6801      	ldr	r1, [r0, #0]
 8003dc0:	682b      	ldr	r3, [r5, #0]
 8003dc2:	6868      	ldr	r0, [r5, #4]
 8003dc4:	68ea      	ldr	r2, [r5, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003dc6:	6a0e      	ldr	r6, [r1, #32]
 8003dc8:	f426 7680 	bic.w	r6, r6, #256	; 0x100
 8003dcc:	620e      	str	r6, [r1, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003dce:	69cf      	ldr	r7, [r1, #28]
  tmpccer = TIMx->CCER;
 8003dd0:	6a0e      	ldr	r6, [r1, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003dd2:	f027 0703 	bic.w	r7, r7, #3
  tmpccmr2 |= TIM_ICSelection;
 8003dd6:	4338      	orrs	r0, r7
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003dd8:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003ddc:	0112      	lsls	r2, r2, #4
 8003dde:	b2d2      	uxtb	r2, r2
 8003de0:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003de2:	f426 6020 	bic.w	r0, r6, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003de6:	021b      	lsls	r3, r3, #8
 8003de8:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8003dec:	4303      	orrs	r3, r0
  TIMx->CCMR2 = tmpccmr2;
 8003dee:	61ca      	str	r2, [r1, #28]
  TIMx->CCER = tmpccer;
 8003df0:	620b      	str	r3, [r1, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003df2:	6822      	ldr	r2, [r4, #0]
 8003df4:	69d3      	ldr	r3, [r2, #28]
 8003df6:	f023 030c 	bic.w	r3, r3, #12
 8003dfa:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003dfc:	6822      	ldr	r2, [r4, #0]
 8003dfe:	69d3      	ldr	r3, [r2, #28]
 8003e00:	68a9      	ldr	r1, [r5, #8]
 8003e02:	430b      	orrs	r3, r1
 8003e04:	61d3      	str	r3, [r2, #28]
 8003e06:	e79e      	b.n	8003d46 <HAL_TIM_IC_ConfigChannel+0x6e>
  __HAL_LOCK(htim);
 8003e08:	2002      	movs	r0, #2
 8003e0a:	e79f      	b.n	8003d4c <HAL_TIM_IC_ConfigChannel+0x74>

08003e0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e0c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e0e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e10:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e14:	430a      	orrs	r2, r1
 8003e16:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8003e1a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e1c:	6082      	str	r2, [r0, #8]
}
 8003e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <TIM_SlaveTimer_SetConfig>:
{
 8003e24:	b538      	push	{r3, r4, r5, lr}
  tmpsmcr = htim->Instance->SMCR;
 8003e26:	6804      	ldr	r4, [r0, #0]
 8003e28:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e2a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003e2e:	684b      	ldr	r3, [r1, #4]
 8003e30:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003e32:	4b2d      	ldr	r3, [pc, #180]	; (8003ee8 <TIM_SlaveTimer_SetConfig+0xc4>)
 8003e34:	4013      	ands	r3, r2
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003e36:	680a      	ldr	r2, [r1, #0]
 8003e38:	4313      	orrs	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8003e3a:	60a3      	str	r3, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8003e3c:	684b      	ldr	r3, [r1, #4]
 8003e3e:	2b60      	cmp	r3, #96	; 0x60
 8003e40:	d039      	beq.n	8003eb6 <TIM_SlaveTimer_SetConfig+0x92>
 8003e42:	d819      	bhi.n	8003e78 <TIM_SlaveTimer_SetConfig+0x54>
 8003e44:	2b40      	cmp	r3, #64	; 0x40
 8003e46:	d021      	beq.n	8003e8c <TIM_SlaveTimer_SetConfig+0x68>
 8003e48:	2b50      	cmp	r3, #80	; 0x50
 8003e4a:	d113      	bne.n	8003e74 <TIM_SlaveTimer_SetConfig+0x50>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e4c:	6803      	ldr	r3, [r0, #0]
 8003e4e:	6888      	ldr	r0, [r1, #8]
 8003e50:	690d      	ldr	r5, [r1, #16]
  tmpccer = TIMx->CCER;
 8003e52:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e54:	6a1c      	ldr	r4, [r3, #32]
 8003e56:	f024 0401 	bic.w	r4, r4, #1
 8003e5a:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e5c:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e5e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e62:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e66:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8003e6a:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003e6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e6e:	6219      	str	r1, [r3, #32]
  return HAL_OK;
 8003e70:	2000      	movs	r0, #0
}
 8003e72:	e036      	b.n	8003ee2 <TIM_SlaveTimer_SetConfig+0xbe>
  switch (sSlaveConfig->InputTrigger)
 8003e74:	2000      	movs	r0, #0
 8003e76:	e034      	b.n	8003ee2 <TIM_SlaveTimer_SetConfig+0xbe>
 8003e78:	2b70      	cmp	r3, #112	; 0x70
 8003e7a:	d131      	bne.n	8003ee0 <TIM_SlaveTimer_SetConfig+0xbc>
      TIM_ETR_SetConfig(htim->Instance,
 8003e7c:	690b      	ldr	r3, [r1, #16]
 8003e7e:	688a      	ldr	r2, [r1, #8]
 8003e80:	68c9      	ldr	r1, [r1, #12]
 8003e82:	6800      	ldr	r0, [r0, #0]
 8003e84:	f7ff ffc2 	bl	8003e0c <TIM_ETR_SetConfig>
  return HAL_OK;
 8003e88:	2000      	movs	r0, #0
      break;
 8003e8a:	e02a      	b.n	8003ee2 <TIM_SlaveTimer_SetConfig+0xbe>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8003e8c:	680b      	ldr	r3, [r1, #0]
 8003e8e:	2b05      	cmp	r3, #5
 8003e90:	d028      	beq.n	8003ee4 <TIM_SlaveTimer_SetConfig+0xc0>
      tmpccer = htim->Instance->CCER;
 8003e92:	6803      	ldr	r3, [r0, #0]
 8003e94:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003e96:	6a1a      	ldr	r2, [r3, #32]
 8003e98:	f022 0201 	bic.w	r2, r2, #1
 8003e9c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8003e9e:	6802      	ldr	r2, [r0, #0]
 8003ea0:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ea2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003ea6:	6909      	ldr	r1, [r1, #16]
 8003ea8:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8003eac:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 8003eae:	6803      	ldr	r3, [r0, #0]
 8003eb0:	621c      	str	r4, [r3, #32]
  return HAL_OK;
 8003eb2:	2000      	movs	r0, #0
      break;
 8003eb4:	e015      	b.n	8003ee2 <TIM_SlaveTimer_SetConfig+0xbe>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003eb6:	6803      	ldr	r3, [r0, #0]
 8003eb8:	688c      	ldr	r4, [r1, #8]
 8003eba:	690d      	ldr	r5, [r1, #16]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ebc:	6a18      	ldr	r0, [r3, #32]
 8003ebe:	f020 0010 	bic.w	r0, r0, #16
 8003ec2:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ec4:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8003ec6:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ec8:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ecc:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ed0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ed4:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8003ed8:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8003eda:	621a      	str	r2, [r3, #32]
  return HAL_OK;
 8003edc:	2000      	movs	r0, #0
}
 8003ede:	e000      	b.n	8003ee2 <TIM_SlaveTimer_SetConfig+0xbe>
  switch (sSlaveConfig->InputTrigger)
 8003ee0:	2000      	movs	r0, #0
}
 8003ee2:	bd38      	pop	{r3, r4, r5, pc}
        return HAL_ERROR;
 8003ee4:	2001      	movs	r0, #1
 8003ee6:	e7fc      	b.n	8003ee2 <TIM_SlaveTimer_SetConfig+0xbe>
 8003ee8:	fffefff8 	.word	0xfffefff8

08003eec <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8003eec:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d022      	beq.n	8003f3a <HAL_TIM_SlaveConfigSynchro+0x4e>
{
 8003ef4:	b510      	push	{r4, lr}
 8003ef6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003ef8:	2301      	movs	r3, #1
 8003efa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003efe:	2302      	movs	r3, #2
 8003f00:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003f04:	f7ff ff8e 	bl	8003e24 <TIM_SlaveTimer_SetConfig>
 8003f08:	b980      	cbnz	r0, 8003f2c <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003f0a:	6822      	ldr	r2, [r4, #0]
 8003f0c:	68d3      	ldr	r3, [r2, #12]
 8003f0e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f12:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003f14:	6822      	ldr	r2, [r4, #0]
 8003f16:	68d3      	ldr	r3, [r2, #12]
 8003f18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003f1c:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003f24:	2300      	movs	r3, #0
 8003f26:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003f2a:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 8003f2c:	2001      	movs	r0, #1
 8003f2e:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003f32:	2300      	movs	r3, #0
 8003f34:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8003f38:	e7f7      	b.n	8003f2a <HAL_TIM_SlaveConfigSynchro+0x3e>
  __HAL_LOCK(htim);
 8003f3a:	2002      	movs	r0, #2
}
 8003f3c:	4770      	bx	lr
	...

08003f40 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f40:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d051      	beq.n	8003fec <HAL_TIMEx_MasterConfigSynchronization+0xac>
{
 8003f48:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	2302      	movs	r3, #2
 8003f52:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f56:	6802      	ldr	r2, [r0, #0]
 8003f58:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f5a:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003f5c:	4d24      	ldr	r5, [pc, #144]	; (8003ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003f5e:	42aa      	cmp	r2, r5
 8003f60:	d003      	beq.n	8003f6a <HAL_TIMEx_MasterConfigSynchronization+0x2a>
 8003f62:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003f66:	42aa      	cmp	r2, r5
 8003f68:	d103      	bne.n	8003f72 <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003f6a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003f6e:	684d      	ldr	r5, [r1, #4]
 8003f70:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f76:	680d      	ldr	r5, [r1, #0]
 8003f78:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f7a:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f7c:	6802      	ldr	r2, [r0, #0]
 8003f7e:	4b1c      	ldr	r3, [pc, #112]	; (8003ff0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003f80:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8003f84:	bf18      	it	ne
 8003f86:	429a      	cmpne	r2, r3
 8003f88:	bf0c      	ite	eq
 8003f8a:	2301      	moveq	r3, #1
 8003f8c:	2300      	movne	r3, #0
 8003f8e:	4d19      	ldr	r5, [pc, #100]	; (8003ff4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003f90:	42aa      	cmp	r2, r5
 8003f92:	bf08      	it	eq
 8003f94:	f043 0301 	orreq.w	r3, r3, #1
 8003f98:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003f9c:	42aa      	cmp	r2, r5
 8003f9e:	bf08      	it	eq
 8003fa0:	f043 0301 	orreq.w	r3, r3, #1
 8003fa4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003fa8:	42aa      	cmp	r2, r5
 8003faa:	bf08      	it	eq
 8003fac:	f043 0301 	orreq.w	r3, r3, #1
 8003fb0:	f505 4578 	add.w	r5, r5, #63488	; 0xf800
 8003fb4:	42aa      	cmp	r2, r5
 8003fb6:	bf08      	it	eq
 8003fb8:	f043 0301 	orreq.w	r3, r3, #1
 8003fbc:	f505 5570 	add.w	r5, r5, #15360	; 0x3c00
 8003fc0:	42aa      	cmp	r2, r5
 8003fc2:	bf08      	it	eq
 8003fc4:	f043 0301 	orreq.w	r3, r3, #1
 8003fc8:	b913      	cbnz	r3, 8003fd0 <HAL_TIMEx_MasterConfigSynchronization+0x90>
 8003fca:	4b0b      	ldr	r3, [pc, #44]	; (8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d104      	bne.n	8003fda <HAL_TIMEx_MasterConfigSynchronization+0x9a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fd0:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fd4:	688b      	ldr	r3, [r1, #8]
 8003fd6:	431c      	orrs	r4, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fd8:	6094      	str	r4, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003fe6:	4618      	mov	r0, r3
}
 8003fe8:	bc30      	pop	{r4, r5}
 8003fea:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003fec:	2002      	movs	r0, #2
}
 8003fee:	4770      	bx	lr
 8003ff0:	40010000 	.word	0x40010000
 8003ff4:	40000400 	.word	0x40000400
 8003ff8:	40001800 	.word	0x40001800

08003ffc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ffc:	b510      	push	{r4, lr}
 8003ffe:	4604      	mov	r4, r0
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004000:	6801      	ldr	r1, [r0, #0]
 8004002:	6808      	ldr	r0, [r1, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004004:	68a3      	ldr	r3, [r4, #8]
 8004006:	6922      	ldr	r2, [r4, #16]
 8004008:	4313      	orrs	r3, r2
 800400a:	6962      	ldr	r2, [r4, #20]
 800400c:	4313      	orrs	r3, r2
 800400e:	69e2      	ldr	r2, [r4, #28]
 8004010:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004012:	4ab3      	ldr	r2, [pc, #716]	; (80042e0 <UART_SetConfig+0x2e4>)
 8004014:	4002      	ands	r2, r0
 8004016:	4313      	orrs	r3, r2
 8004018:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800401a:	6822      	ldr	r2, [r4, #0]
 800401c:	6853      	ldr	r3, [r2, #4]
 800401e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004022:	68e1      	ldr	r1, [r4, #12]
 8004024:	430b      	orrs	r3, r1
 8004026:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004028:	69a3      	ldr	r3, [r4, #24]

  tmpreg |= huart->Init.OneBitSampling;
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800402a:	6821      	ldr	r1, [r4, #0]
 800402c:	688a      	ldr	r2, [r1, #8]
  tmpreg |= huart->Init.OneBitSampling;
 800402e:	6a20      	ldr	r0, [r4, #32]
 8004030:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004032:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8004036:	4313      	orrs	r3, r2
 8004038:	608b      	str	r3, [r1, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800403a:	6823      	ldr	r3, [r4, #0]
 800403c:	4aa9      	ldr	r2, [pc, #676]	; (80042e4 <UART_SetConfig+0x2e8>)
 800403e:	4293      	cmp	r3, r2
 8004040:	d019      	beq.n	8004076 <UART_SetConfig+0x7a>
 8004042:	4aa9      	ldr	r2, [pc, #676]	; (80042e8 <UART_SetConfig+0x2ec>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d024      	beq.n	8004092 <UART_SetConfig+0x96>
 8004048:	4aa8      	ldr	r2, [pc, #672]	; (80042ec <UART_SetConfig+0x2f0>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d038      	beq.n	80040c0 <UART_SetConfig+0xc4>
 800404e:	4aa8      	ldr	r2, [pc, #672]	; (80042f0 <UART_SetConfig+0x2f4>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d058      	beq.n	8004106 <UART_SetConfig+0x10a>
 8004054:	4aa7      	ldr	r2, [pc, #668]	; (80042f4 <UART_SetConfig+0x2f8>)
 8004056:	4293      	cmp	r3, r2
 8004058:	d069      	beq.n	800412e <UART_SetConfig+0x132>
 800405a:	4aa7      	ldr	r2, [pc, #668]	; (80042f8 <UART_SetConfig+0x2fc>)
 800405c:	4293      	cmp	r3, r2
 800405e:	f000 808b 	beq.w	8004178 <UART_SetConfig+0x17c>
 8004062:	4aa6      	ldr	r2, [pc, #664]	; (80042fc <UART_SetConfig+0x300>)
 8004064:	4293      	cmp	r3, r2
 8004066:	f000 809e 	beq.w	80041a6 <UART_SetConfig+0x1aa>
 800406a:	4aa5      	ldr	r2, [pc, #660]	; (8004300 <UART_SetConfig+0x304>)
 800406c:	4293      	cmp	r3, r2
 800406e:	f000 80b1 	beq.w	80041d4 <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 8004072:	2001      	movs	r0, #1
 8004074:	e14f      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004076:	4ba3      	ldr	r3, [pc, #652]	; (8004304 <UART_SetConfig+0x308>)
 8004078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407c:	f003 0303 	and.w	r3, r3, #3
 8004080:	2b03      	cmp	r3, #3
 8004082:	f200 8123 	bhi.w	80042cc <UART_SetConfig+0x2d0>
 8004086:	e8df f013 	tbh	[pc, r3, lsl #1]
 800408a:	00bc      	.short	0x00bc
 800408c:	014a0029 	.word	0x014a0029
 8004090:	0034      	.short	0x0034
 8004092:	4b9c      	ldr	r3, [pc, #624]	; (8004304 <UART_SetConfig+0x308>)
 8004094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004098:	f003 030c 	and.w	r3, r3, #12
 800409c:	2b0c      	cmp	r3, #12
 800409e:	f200 8117 	bhi.w	80042d0 <UART_SetConfig+0x2d4>
 80040a2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80040a6:	00cb      	.short	0x00cb
 80040a8:	01150115 	.word	0x01150115
 80040ac:	001b0115 	.word	0x001b0115
 80040b0:	01150115 	.word	0x01150115
 80040b4:	013c0115 	.word	0x013c0115
 80040b8:	01150115 	.word	0x01150115
 80040bc:	00260115 	.word	0x00260115
 80040c0:	4b90      	ldr	r3, [pc, #576]	; (8004304 <UART_SetConfig+0x308>)
 80040c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040c6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80040ca:	2b20      	cmp	r3, #32
 80040cc:	f000 8127 	beq.w	800431e <UART_SetConfig+0x322>
 80040d0:	d80d      	bhi.n	80040ee <UART_SetConfig+0xf2>
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f000 812f 	beq.w	8004336 <UART_SetConfig+0x33a>
 80040d8:	2b10      	cmp	r3, #16
 80040da:	d106      	bne.n	80040ea <UART_SetConfig+0xee>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040dc:	69e3      	ldr	r3, [r4, #28]
 80040de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040e2:	d038      	beq.n	8004156 <UART_SetConfig+0x15a>
        break;
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040e4:	f7fe fa2e 	bl	8002544 <HAL_RCC_GetSysClockFreq>
        break;
 80040e8:	e0d6      	b.n	8004298 <UART_SetConfig+0x29c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 80040ea:	2001      	movs	r0, #1
 80040ec:	e113      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80040ee:	2b30      	cmp	r3, #48	; 0x30
 80040f0:	d107      	bne.n	8004102 <UART_SetConfig+0x106>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040f2:	69e3      	ldr	r3, [r4, #28]
 80040f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040f8:	f000 80c9 	beq.w	800428e <UART_SetConfig+0x292>
        pclk = (uint32_t) LSE_VALUE;
 80040fc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004100:	e0cc      	b.n	800429c <UART_SetConfig+0x2a0>
        ret = HAL_ERROR;
 8004102:	2001      	movs	r0, #1
 8004104:	e107      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004106:	4b7f      	ldr	r3, [pc, #508]	; (8004304 <UART_SetConfig+0x308>)
 8004108:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800410c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004110:	2b80      	cmp	r3, #128	; 0x80
 8004112:	f000 8104 	beq.w	800431e <UART_SetConfig+0x322>
 8004116:	d806      	bhi.n	8004126 <UART_SetConfig+0x12a>
 8004118:	2b00      	cmp	r3, #0
 800411a:	f000 810c 	beq.w	8004336 <UART_SetConfig+0x33a>
 800411e:	2b40      	cmp	r3, #64	; 0x40
 8004120:	d0dc      	beq.n	80040dc <UART_SetConfig+0xe0>
        ret = HAL_ERROR;
 8004122:	2001      	movs	r0, #1
 8004124:	e0f7      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004126:	2bc0      	cmp	r3, #192	; 0xc0
 8004128:	d0e3      	beq.n	80040f2 <UART_SetConfig+0xf6>
        ret = HAL_ERROR;
 800412a:	2001      	movs	r0, #1
 800412c:	e0f3      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800412e:	4b75      	ldr	r3, [pc, #468]	; (8004304 <UART_SetConfig+0x308>)
 8004130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004134:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800413c:	f000 80f5 	beq.w	800432a <UART_SetConfig+0x32e>
 8004140:	d80e      	bhi.n	8004160 <UART_SetConfig+0x164>
 8004142:	2b00      	cmp	r3, #0
 8004144:	f000 80f7 	beq.w	8004336 <UART_SetConfig+0x33a>
 8004148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800414c:	d106      	bne.n	800415c <UART_SetConfig+0x160>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800414e:	69e3      	ldr	r3, [r4, #28]
 8004150:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004154:	d1c6      	bne.n	80040e4 <UART_SetConfig+0xe8>
        pclk = HAL_RCC_GetSysClockFreq();
 8004156:	f7fe f9f5 	bl	8002544 <HAL_RCC_GetSysClockFreq>
        break;
 800415a:	e076      	b.n	800424a <UART_SetConfig+0x24e>
        ret = HAL_ERROR;
 800415c:	2001      	movs	r0, #1
 800415e:	e0da      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004160:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004164:	d106      	bne.n	8004174 <UART_SetConfig+0x178>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004166:	69e0      	ldr	r0, [r4, #28]
 8004168:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800416c:	d06f      	beq.n	800424e <UART_SetConfig+0x252>
        pclk = (uint32_t) LSE_VALUE;
 800416e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004172:	e093      	b.n	800429c <UART_SetConfig+0x2a0>
        ret = HAL_ERROR;
 8004174:	2001      	movs	r0, #1
 8004176:	e0ce      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004178:	4b62      	ldr	r3, [pc, #392]	; (8004304 <UART_SetConfig+0x308>)
 800417a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800417e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004182:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004186:	f000 80d0 	beq.w	800432a <UART_SetConfig+0x32e>
 800418a:	d807      	bhi.n	800419c <UART_SetConfig+0x1a0>
 800418c:	2b00      	cmp	r3, #0
 800418e:	f000 80ef 	beq.w	8004370 <UART_SetConfig+0x374>
 8004192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004196:	d0da      	beq.n	800414e <UART_SetConfig+0x152>
        ret = HAL_ERROR;
 8004198:	2001      	movs	r0, #1
 800419a:	e0bc      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800419c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041a0:	d0e1      	beq.n	8004166 <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 80041a2:	2001      	movs	r0, #1
 80041a4:	e0b7      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041a6:	4b57      	ldr	r3, [pc, #348]	; (8004304 <UART_SetConfig+0x308>)
 80041a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ac:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80041b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041b4:	f000 80b9 	beq.w	800432a <UART_SetConfig+0x32e>
 80041b8:	d807      	bhi.n	80041ca <UART_SetConfig+0x1ce>
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	f000 80bb 	beq.w	8004336 <UART_SetConfig+0x33a>
 80041c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041c4:	d0c3      	beq.n	800414e <UART_SetConfig+0x152>
        ret = HAL_ERROR;
 80041c6:	2001      	movs	r0, #1
 80041c8:	e0a5      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041ca:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80041ce:	d0ca      	beq.n	8004166 <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 80041d0:	2001      	movs	r0, #1
 80041d2:	e0a0      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041d4:	4b4b      	ldr	r3, [pc, #300]	; (8004304 <UART_SetConfig+0x308>)
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041da:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80041de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80041e2:	f000 80a2 	beq.w	800432a <UART_SetConfig+0x32e>
 80041e6:	d807      	bhi.n	80041f8 <UART_SetConfig+0x1fc>
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	f000 80a4 	beq.w	8004336 <UART_SetConfig+0x33a>
 80041ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80041f2:	d0ac      	beq.n	800414e <UART_SetConfig+0x152>
        ret = HAL_ERROR;
 80041f4:	2001      	movs	r0, #1
 80041f6:	e08e      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80041f8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80041fc:	d0b3      	beq.n	8004166 <UART_SetConfig+0x16a>
        ret = HAL_ERROR;
 80041fe:	2001      	movs	r0, #1
 8004200:	e089      	b.n	8004316 <UART_SetConfig+0x31a>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004202:	2301      	movs	r3, #1
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004204:	69e2      	ldr	r2, [r4, #28]
 8004206:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800420a:	f040 8099 	bne.w	8004340 <UART_SetConfig+0x344>
    switch (clocksource)
 800420e:	2b08      	cmp	r3, #8
 8004210:	d860      	bhi.n	80042d4 <UART_SetConfig+0x2d8>
 8004212:	a201      	add	r2, pc, #4	; (adr r2, 8004218 <UART_SetConfig+0x21c>)
 8004214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004218:	08004247 	.word	0x08004247
 800421c:	0800427d 	.word	0x0800427d
 8004220:	08004283 	.word	0x08004283
 8004224:	080042d5 	.word	0x080042d5
 8004228:	08004157 	.word	0x08004157
 800422c:	080042d5 	.word	0x080042d5
 8004230:	080042d5 	.word	0x080042d5
 8004234:	080042d5 	.word	0x080042d5
 8004238:	08004241 	.word	0x08004241
  UART_GETCLOCKSOURCE(huart, clocksource);
 800423c:	2300      	movs	r3, #0
 800423e:	e7e1      	b.n	8004204 <UART_SetConfig+0x208>
        pclk = (uint32_t) LSE_VALUE;
 8004240:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004244:	e003      	b.n	800424e <UART_SetConfig+0x252>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004246:	f7fe fa85 	bl	8002754 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800424a:	2800      	cmp	r0, #0
 800424c:	d044      	beq.n	80042d8 <UART_SetConfig+0x2dc>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800424e:	6862      	ldr	r2, [r4, #4]
 8004250:	0853      	lsrs	r3, r2, #1
 8004252:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8004256:	fbb3 f3f2 	udiv	r3, r3, r2
 800425a:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800425c:	f1a2 0010 	sub.w	r0, r2, #16
 8004260:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8004264:	4288      	cmp	r0, r1
 8004266:	d839      	bhi.n	80042dc <UART_SetConfig+0x2e0>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004268:	f023 030f 	bic.w	r3, r3, #15
 800426c:	b29b      	uxth	r3, r3
        huart->Instance->BRR = brrtemp;
 800426e:	6821      	ldr	r1, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004270:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 8004274:	4313      	orrs	r3, r2
 8004276:	60cb      	str	r3, [r1, #12]
 8004278:	2000      	movs	r0, #0
 800427a:	e04c      	b.n	8004316 <UART_SetConfig+0x31a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800427c:	f7fe fa7a 	bl	8002774 <HAL_RCC_GetPCLK2Freq>
        break;
 8004280:	e7e3      	b.n	800424a <UART_SetConfig+0x24e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004282:	4821      	ldr	r0, [pc, #132]	; (8004308 <UART_SetConfig+0x30c>)
 8004284:	e7e3      	b.n	800424e <UART_SetConfig+0x252>
 8004286:	4820      	ldr	r0, [pc, #128]	; (8004308 <UART_SetConfig+0x30c>)
 8004288:	e7e1      	b.n	800424e <UART_SetConfig+0x252>
        pclk = (uint32_t) HSI_VALUE;
 800428a:	481f      	ldr	r0, [pc, #124]	; (8004308 <UART_SetConfig+0x30c>)
 800428c:	e7df      	b.n	800424e <UART_SetConfig+0x252>
        pclk = (uint32_t) LSE_VALUE;
 800428e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004292:	e7dc      	b.n	800424e <UART_SetConfig+0x252>
        pclk = HAL_RCC_GetPCLK1Freq();
 8004294:	f7fe fa5e 	bl	8002754 <HAL_RCC_GetPCLK1Freq>
        break;
    }

    if (pclk != 0U)
 8004298:	2800      	cmp	r0, #0
 800429a:	d039      	beq.n	8004310 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800429c:	6863      	ldr	r3, [r4, #4]
 800429e:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80042a2:	fbb0 f0f3 	udiv	r0, r0, r3
 80042a6:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042a8:	f1a0 0210 	sub.w	r2, r0, #16
 80042ac:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d82f      	bhi.n	8004314 <UART_SetConfig+0x318>
      {
        huart->Instance->BRR = usartdiv;
 80042b4:	6823      	ldr	r3, [r4, #0]
 80042b6:	60d8      	str	r0, [r3, #12]
 80042b8:	2000      	movs	r0, #0
 80042ba:	e02c      	b.n	8004316 <UART_SetConfig+0x31a>
        pclk = HAL_RCC_GetPCLK2Freq();
 80042bc:	f7fe fa5a 	bl	8002774 <HAL_RCC_GetPCLK2Freq>
        break;
 80042c0:	e7ea      	b.n	8004298 <UART_SetConfig+0x29c>
        pclk = (uint32_t) LSE_VALUE;
 80042c2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80042c6:	e7e9      	b.n	800429c <UART_SetConfig+0x2a0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042c8:	480f      	ldr	r0, [pc, #60]	; (8004308 <UART_SetConfig+0x30c>)
 80042ca:	e7e7      	b.n	800429c <UART_SetConfig+0x2a0>
        ret = HAL_ERROR;
 80042cc:	2001      	movs	r0, #1
 80042ce:	e022      	b.n	8004316 <UART_SetConfig+0x31a>
 80042d0:	2001      	movs	r0, #1
 80042d2:	e020      	b.n	8004316 <UART_SetConfig+0x31a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042d4:	2001      	movs	r0, #1
 80042d6:	e01e      	b.n	8004316 <UART_SetConfig+0x31a>
 80042d8:	2000      	movs	r0, #0
 80042da:	e01c      	b.n	8004316 <UART_SetConfig+0x31a>
        ret = HAL_ERROR;
 80042dc:	2001      	movs	r0, #1
 80042de:	e01a      	b.n	8004316 <UART_SetConfig+0x31a>
 80042e0:	efff69f3 	.word	0xefff69f3
 80042e4:	40011000 	.word	0x40011000
 80042e8:	40004400 	.word	0x40004400
 80042ec:	40004800 	.word	0x40004800
 80042f0:	40004c00 	.word	0x40004c00
 80042f4:	40005000 	.word	0x40005000
 80042f8:	40011400 	.word	0x40011400
 80042fc:	40007800 	.word	0x40007800
 8004300:	40007c00 	.word	0x40007c00
 8004304:	40023800 	.word	0x40023800
 8004308:	00f42400 	.word	0x00f42400
 800430c:	2001      	movs	r0, #1
 800430e:	e002      	b.n	8004316 <UART_SetConfig+0x31a>
 8004310:	2000      	movs	r0, #0
 8004312:	e000      	b.n	8004316 <UART_SetConfig+0x31a>
      }
      else
      {
        ret = HAL_ERROR;
 8004314:	2001      	movs	r0, #1
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004316:	2300      	movs	r3, #0
 8004318:	6663      	str	r3, [r4, #100]	; 0x64
  huart->TxISR = NULL;
 800431a:	66a3      	str	r3, [r4, #104]	; 0x68

  return ret;
}
 800431c:	bd10      	pop	{r4, pc}
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800431e:	69e3      	ldr	r3, [r4, #28]
 8004320:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004324:	d0af      	beq.n	8004286 <UART_SetConfig+0x28a>
        pclk = (uint32_t) HSI_VALUE;
 8004326:	4815      	ldr	r0, [pc, #84]	; (800437c <UART_SetConfig+0x380>)
 8004328:	e7b8      	b.n	800429c <UART_SetConfig+0x2a0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800432a:	69e3      	ldr	r3, [r4, #28]
 800432c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004330:	d0ab      	beq.n	800428a <UART_SetConfig+0x28e>
 8004332:	4812      	ldr	r0, [pc, #72]	; (800437c <UART_SetConfig+0x380>)
 8004334:	e7b2      	b.n	800429c <UART_SetConfig+0x2a0>
 8004336:	69e3      	ldr	r3, [r4, #28]
 8004338:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800433c:	d083      	beq.n	8004246 <UART_SetConfig+0x24a>
 800433e:	2300      	movs	r3, #0
    switch (clocksource)
 8004340:	2b08      	cmp	r3, #8
 8004342:	d8e3      	bhi.n	800430c <UART_SetConfig+0x310>
 8004344:	a201      	add	r2, pc, #4	; (adr r2, 800434c <UART_SetConfig+0x350>)
 8004346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800434a:	bf00      	nop
 800434c:	08004295 	.word	0x08004295
 8004350:	080042bd 	.word	0x080042bd
 8004354:	080042c9 	.word	0x080042c9
 8004358:	0800430d 	.word	0x0800430d
 800435c:	080040e5 	.word	0x080040e5
 8004360:	0800430d 	.word	0x0800430d
 8004364:	0800430d 	.word	0x0800430d
 8004368:	0800430d 	.word	0x0800430d
 800436c:	080042c3 	.word	0x080042c3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004370:	69e3      	ldr	r3, [r4, #28]
 8004372:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004376:	d081      	beq.n	800427c <UART_SetConfig+0x280>
 8004378:	2301      	movs	r3, #1
 800437a:	e7e1      	b.n	8004340 <UART_SetConfig+0x344>
 800437c:	00f42400 	.word	0x00f42400

08004380 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004380:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004382:	f013 0f01 	tst.w	r3, #1
 8004386:	d006      	beq.n	8004396 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004388:	6802      	ldr	r2, [r0, #0]
 800438a:	6853      	ldr	r3, [r2, #4]
 800438c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004390:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8004392:	430b      	orrs	r3, r1
 8004394:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004396:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004398:	f013 0f02 	tst.w	r3, #2
 800439c:	d006      	beq.n	80043ac <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800439e:	6802      	ldr	r2, [r0, #0]
 80043a0:	6853      	ldr	r3, [r2, #4]
 80043a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043a6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80043a8:	430b      	orrs	r3, r1
 80043aa:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80043ac:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80043ae:	f013 0f04 	tst.w	r3, #4
 80043b2:	d006      	beq.n	80043c2 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80043b4:	6802      	ldr	r2, [r0, #0]
 80043b6:	6853      	ldr	r3, [r2, #4]
 80043b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043bc:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80043be:	430b      	orrs	r3, r1
 80043c0:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80043c2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80043c4:	f013 0f08 	tst.w	r3, #8
 80043c8:	d006      	beq.n	80043d8 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80043ca:	6802      	ldr	r2, [r0, #0]
 80043cc:	6853      	ldr	r3, [r2, #4]
 80043ce:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80043d2:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80043d4:	430b      	orrs	r3, r1
 80043d6:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80043d8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80043da:	f013 0f10 	tst.w	r3, #16
 80043de:	d006      	beq.n	80043ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80043e0:	6802      	ldr	r2, [r0, #0]
 80043e2:	6893      	ldr	r3, [r2, #8]
 80043e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043e8:	6b81      	ldr	r1, [r0, #56]	; 0x38
 80043ea:	430b      	orrs	r3, r1
 80043ec:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80043ee:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80043f0:	f013 0f20 	tst.w	r3, #32
 80043f4:	d006      	beq.n	8004404 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043f6:	6802      	ldr	r2, [r0, #0]
 80043f8:	6893      	ldr	r3, [r2, #8]
 80043fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80043fe:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8004400:	430b      	orrs	r3, r1
 8004402:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004404:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004406:	f013 0f40 	tst.w	r3, #64	; 0x40
 800440a:	d00a      	beq.n	8004422 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800440c:	6802      	ldr	r2, [r0, #0]
 800440e:	6853      	ldr	r3, [r2, #4]
 8004410:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004414:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004416:	430b      	orrs	r3, r1
 8004418:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800441a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800441c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004420:	d00b      	beq.n	800443a <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004422:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004424:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004428:	d006      	beq.n	8004438 <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800442a:	6802      	ldr	r2, [r0, #0]
 800442c:	6853      	ldr	r3, [r2, #4]
 800442e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004432:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004434:	430b      	orrs	r3, r1
 8004436:	6053      	str	r3, [r2, #4]
  }
}
 8004438:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800443a:	6802      	ldr	r2, [r0, #0]
 800443c:	6853      	ldr	r3, [r2, #4]
 800443e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004442:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8004444:	430b      	orrs	r3, r1
 8004446:	6053      	str	r3, [r2, #4]
 8004448:	e7eb      	b.n	8004422 <UART_AdvFeatureConfig+0xa2>

0800444a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800444a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800444e:	4680      	mov	r8, r0
 8004450:	460e      	mov	r6, r1
 8004452:	4615      	mov	r5, r2
 8004454:	4699      	mov	r9, r3
 8004456:	9f08      	ldr	r7, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004458:	f8d8 2000 	ldr.w	r2, [r8]
 800445c:	69d4      	ldr	r4, [r2, #28]
 800445e:	ea36 0304 	bics.w	r3, r6, r4
 8004462:	bf0c      	ite	eq
 8004464:	2401      	moveq	r4, #1
 8004466:	2400      	movne	r4, #0
 8004468:	42ac      	cmp	r4, r5
 800446a:	d144      	bne.n	80044f6 <UART_WaitOnFlagUntilTimeout+0xac>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800446c:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004470:	d0f4      	beq.n	800445c <UART_WaitOnFlagUntilTimeout+0x12>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004472:	f7fd fa37 	bl	80018e4 <HAL_GetTick>
 8004476:	eba0 0009 	sub.w	r0, r0, r9
 800447a:	42b8      	cmp	r0, r7
 800447c:	d825      	bhi.n	80044ca <UART_WaitOnFlagUntilTimeout+0x80>
 800447e:	b327      	cbz	r7, 80044ca <UART_WaitOnFlagUntilTimeout+0x80>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004480:	f8d8 3000 	ldr.w	r3, [r8]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	f012 0f04 	tst.w	r2, #4
 800448a:	d0e5      	beq.n	8004458 <UART_WaitOnFlagUntilTimeout+0xe>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800448c:	69da      	ldr	r2, [r3, #28]
 800448e:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8004492:	d0e1      	beq.n	8004458 <UART_WaitOnFlagUntilTimeout+0xe>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004494:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004498:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800449a:	f8d8 2000 	ldr.w	r2, [r8]
 800449e:	6813      	ldr	r3, [r2, #0]
 80044a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044a4:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044a6:	f8d8 2000 	ldr.w	r2, [r8]
 80044aa:	6893      	ldr	r3, [r2, #8]
 80044ac:	f023 0301 	bic.w	r3, r3, #1
 80044b0:	6093      	str	r3, [r2, #8]

          huart->gState = HAL_UART_STATE_READY;
 80044b2:	2320      	movs	r3, #32
 80044b4:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80044b8:	f8c8 307c 	str.w	r3, [r8, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80044bc:	f8c8 3080 	str.w	r3, [r8, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044c0:	2300      	movs	r3, #0
 80044c2:	f888 3074 	strb.w	r3, [r8, #116]	; 0x74

          return HAL_TIMEOUT;
 80044c6:	2003      	movs	r0, #3
 80044c8:	e016      	b.n	80044f8 <UART_WaitOnFlagUntilTimeout+0xae>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044ca:	f8d8 2000 	ldr.w	r2, [r8]
 80044ce:	6813      	ldr	r3, [r2, #0]
 80044d0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044d4:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044d6:	f8d8 2000 	ldr.w	r2, [r8]
 80044da:	6893      	ldr	r3, [r2, #8]
 80044dc:	f023 0301 	bic.w	r3, r3, #1
 80044e0:	6093      	str	r3, [r2, #8]
        huart->gState = HAL_UART_STATE_READY;
 80044e2:	2320      	movs	r3, #32
 80044e4:	f8c8 3078 	str.w	r3, [r8, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80044e8:	f8c8 307c 	str.w	r3, [r8, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 80044ec:	2300      	movs	r3, #0
 80044ee:	f888 3074 	strb.w	r3, [r8, #116]	; 0x74
        return HAL_TIMEOUT;
 80044f2:	2003      	movs	r0, #3
 80044f4:	e000      	b.n	80044f8 <UART_WaitOnFlagUntilTimeout+0xae>
        }
      }
    }
  }
  return HAL_OK;
 80044f6:	2000      	movs	r0, #0
}
 80044f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080044fc <HAL_UART_Transmit>:
{
 80044fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004500:	b082      	sub	sp, #8
 8004502:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8004504:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8004506:	2b20      	cmp	r3, #32
 8004508:	d15d      	bne.n	80045c6 <HAL_UART_Transmit+0xca>
 800450a:	4604      	mov	r4, r0
 800450c:	460d      	mov	r5, r1
 800450e:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8004510:	2900      	cmp	r1, #0
 8004512:	d05c      	beq.n	80045ce <HAL_UART_Transmit+0xd2>
 8004514:	2a00      	cmp	r2, #0
 8004516:	d05a      	beq.n	80045ce <HAL_UART_Transmit+0xd2>
    __HAL_LOCK(huart);
 8004518:	f890 3074 	ldrb.w	r3, [r0, #116]	; 0x74
 800451c:	2b01      	cmp	r3, #1
 800451e:	d058      	beq.n	80045d2 <HAL_UART_Transmit+0xd6>
 8004520:	2301      	movs	r3, #1
 8004522:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004526:	2300      	movs	r3, #0
 8004528:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800452c:	2321      	movs	r3, #33	; 0x21
 800452e:	6783      	str	r3, [r0, #120]	; 0x78
    tickstart = HAL_GetTick();
 8004530:	f7fd f9d8 	bl	80018e4 <HAL_GetTick>
 8004534:	4607      	mov	r7, r0
    huart->TxXferSize  = Size;
 8004536:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    huart->TxXferCount = Size;
 800453a:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800453e:	68a3      	ldr	r3, [r4, #8]
 8004540:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004544:	d00d      	beq.n	8004562 <HAL_UART_Transmit+0x66>
      pdata16bits = NULL;
 8004546:	f04f 0a00 	mov.w	sl, #0
    __HAL_UNLOCK(huart);
 800454a:	2300      	movs	r3, #0
 800454c:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    while (huart->TxXferCount > 0U)
 8004550:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8004554:	b29b      	uxth	r3, r3
 8004556:	b35b      	cbz	r3, 80045b0 <HAL_UART_Transmit+0xb4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004558:	f04f 0900 	mov.w	r9, #0
 800455c:	f04f 0880 	mov.w	r8, #128	; 0x80
 8004560:	e017      	b.n	8004592 <HAL_UART_Transmit+0x96>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004562:	6923      	ldr	r3, [r4, #16]
 8004564:	b913      	cbnz	r3, 800456c <HAL_UART_Transmit+0x70>
      pdata16bits = (uint16_t *) pData;
 8004566:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 8004568:	2500      	movs	r5, #0
 800456a:	e7ee      	b.n	800454a <HAL_UART_Transmit+0x4e>
      pdata16bits = NULL;
 800456c:	f04f 0a00 	mov.w	sl, #0
 8004570:	e7eb      	b.n	800454a <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004572:	6822      	ldr	r2, [r4, #0]
 8004574:	f83a 3b02 	ldrh.w	r3, [sl], #2
 8004578:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800457c:	6293      	str	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 800457e:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8004582:	3a01      	subs	r2, #1
 8004584:	b292      	uxth	r2, r2
 8004586:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800458a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 800458e:	b29b      	uxth	r3, r3
 8004590:	b173      	cbz	r3, 80045b0 <HAL_UART_Transmit+0xb4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004592:	9600      	str	r6, [sp, #0]
 8004594:	463b      	mov	r3, r7
 8004596:	464a      	mov	r2, r9
 8004598:	4641      	mov	r1, r8
 800459a:	4620      	mov	r0, r4
 800459c:	f7ff ff55 	bl	800444a <UART_WaitOnFlagUntilTimeout>
 80045a0:	b9c8      	cbnz	r0, 80045d6 <HAL_UART_Transmit+0xda>
      if (pdata8bits == NULL)
 80045a2:	2d00      	cmp	r5, #0
 80045a4:	d0e5      	beq.n	8004572 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80045a6:	6823      	ldr	r3, [r4, #0]
 80045a8:	f815 2b01 	ldrb.w	r2, [r5], #1
 80045ac:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80045ae:	e7e6      	b.n	800457e <HAL_UART_Transmit+0x82>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045b0:	9600      	str	r6, [sp, #0]
 80045b2:	463b      	mov	r3, r7
 80045b4:	2200      	movs	r2, #0
 80045b6:	2140      	movs	r1, #64	; 0x40
 80045b8:	4620      	mov	r0, r4
 80045ba:	f7ff ff46 	bl	800444a <UART_WaitOnFlagUntilTimeout>
 80045be:	b960      	cbnz	r0, 80045da <HAL_UART_Transmit+0xde>
    huart->gState = HAL_UART_STATE_READY;
 80045c0:	2320      	movs	r3, #32
 80045c2:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 80045c4:	e000      	b.n	80045c8 <HAL_UART_Transmit+0xcc>
    return HAL_BUSY;
 80045c6:	2002      	movs	r0, #2
}
 80045c8:	b002      	add	sp, #8
 80045ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 80045ce:	2001      	movs	r0, #1
 80045d0:	e7fa      	b.n	80045c8 <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 80045d2:	2002      	movs	r0, #2
 80045d4:	e7f8      	b.n	80045c8 <HAL_UART_Transmit+0xcc>
        return HAL_TIMEOUT;
 80045d6:	2003      	movs	r0, #3
 80045d8:	e7f6      	b.n	80045c8 <HAL_UART_Transmit+0xcc>
      return HAL_TIMEOUT;
 80045da:	2003      	movs	r0, #3
 80045dc:	e7f4      	b.n	80045c8 <HAL_UART_Transmit+0xcc>

080045de <UART_CheckIdleState>:
{
 80045de:	b530      	push	{r4, r5, lr}
 80045e0:	b083      	sub	sp, #12
 80045e2:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e4:	2300      	movs	r3, #0
 80045e6:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
  tickstart = HAL_GetTick();
 80045ea:	f7fd f97b 	bl	80018e4 <HAL_GetTick>
 80045ee:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80045f0:	6823      	ldr	r3, [r4, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f013 0f08 	tst.w	r3, #8
 80045f8:	d10d      	bne.n	8004616 <UART_CheckIdleState+0x38>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045fa:	6823      	ldr	r3, [r4, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f013 0f04 	tst.w	r3, #4
 8004602:	d116      	bne.n	8004632 <UART_CheckIdleState+0x54>
  huart->gState = HAL_UART_STATE_READY;
 8004604:	2320      	movs	r3, #32
 8004606:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004608:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800460a:	2000      	movs	r0, #0
 800460c:	6620      	str	r0, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 800460e:	f884 0074 	strb.w	r0, [r4, #116]	; 0x74
}
 8004612:	b003      	add	sp, #12
 8004614:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004616:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	4603      	mov	r3, r0
 800461e:	2200      	movs	r2, #0
 8004620:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004624:	4620      	mov	r0, r4
 8004626:	f7ff ff10 	bl	800444a <UART_WaitOnFlagUntilTimeout>
 800462a:	2800      	cmp	r0, #0
 800462c:	d0e5      	beq.n	80045fa <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 800462e:	2003      	movs	r0, #3
 8004630:	e7ef      	b.n	8004612 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004632:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004636:	9300      	str	r3, [sp, #0]
 8004638:	462b      	mov	r3, r5
 800463a:	2200      	movs	r2, #0
 800463c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004640:	4620      	mov	r0, r4
 8004642:	f7ff ff02 	bl	800444a <UART_WaitOnFlagUntilTimeout>
 8004646:	2800      	cmp	r0, #0
 8004648:	d0dc      	beq.n	8004604 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 800464a:	2003      	movs	r0, #3
 800464c:	e7e1      	b.n	8004612 <UART_CheckIdleState+0x34>

0800464e <HAL_UART_Init>:
  if (huart == NULL)
 800464e:	b368      	cbz	r0, 80046ac <HAL_UART_Init+0x5e>
{
 8004650:	b510      	push	{r4, lr}
 8004652:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004654:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8004656:	b303      	cbz	r3, 800469a <HAL_UART_Init+0x4c>
  huart->gState = HAL_UART_STATE_BUSY;
 8004658:	2324      	movs	r3, #36	; 0x24
 800465a:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 800465c:	6822      	ldr	r2, [r4, #0]
 800465e:	6813      	ldr	r3, [r2, #0]
 8004660:	f023 0301 	bic.w	r3, r3, #1
 8004664:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004666:	4620      	mov	r0, r4
 8004668:	f7ff fcc8 	bl	8003ffc <UART_SetConfig>
 800466c:	2801      	cmp	r0, #1
 800466e:	d013      	beq.n	8004698 <HAL_UART_Init+0x4a>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004670:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004672:	b9bb      	cbnz	r3, 80046a4 <HAL_UART_Init+0x56>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004674:	6822      	ldr	r2, [r4, #0]
 8004676:	6853      	ldr	r3, [r2, #4]
 8004678:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800467c:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800467e:	6822      	ldr	r2, [r4, #0]
 8004680:	6893      	ldr	r3, [r2, #8]
 8004682:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8004686:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8004688:	6822      	ldr	r2, [r4, #0]
 800468a:	6813      	ldr	r3, [r2, #0]
 800468c:	f043 0301 	orr.w	r3, r3, #1
 8004690:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8004692:	4620      	mov	r0, r4
 8004694:	f7ff ffa3 	bl	80045de <UART_CheckIdleState>
}
 8004698:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800469a:	f880 3074 	strb.w	r3, [r0, #116]	; 0x74
    HAL_UART_MspInit(huart);
 800469e:	f7fd f885 	bl	80017ac <HAL_UART_MspInit>
 80046a2:	e7d9      	b.n	8004658 <HAL_UART_Init+0xa>
    UART_AdvFeatureConfig(huart);
 80046a4:	4620      	mov	r0, r4
 80046a6:	f7ff fe6b 	bl	8004380 <UART_AdvFeatureConfig>
 80046aa:	e7e3      	b.n	8004674 <HAL_UART_Init+0x26>
    return HAL_ERROR;
 80046ac:	2001      	movs	r0, #1
}
 80046ae:	4770      	bx	lr

080046b0 <__libc_init_array>:
 80046b0:	b570      	push	{r4, r5, r6, lr}
 80046b2:	4d0d      	ldr	r5, [pc, #52]	; (80046e8 <__libc_init_array+0x38>)
 80046b4:	4c0d      	ldr	r4, [pc, #52]	; (80046ec <__libc_init_array+0x3c>)
 80046b6:	1b64      	subs	r4, r4, r5
 80046b8:	10a4      	asrs	r4, r4, #2
 80046ba:	2600      	movs	r6, #0
 80046bc:	42a6      	cmp	r6, r4
 80046be:	d109      	bne.n	80046d4 <__libc_init_array+0x24>
 80046c0:	4d0b      	ldr	r5, [pc, #44]	; (80046f0 <__libc_init_array+0x40>)
 80046c2:	4c0c      	ldr	r4, [pc, #48]	; (80046f4 <__libc_init_array+0x44>)
 80046c4:	f000 f864 	bl	8004790 <_init>
 80046c8:	1b64      	subs	r4, r4, r5
 80046ca:	10a4      	asrs	r4, r4, #2
 80046cc:	2600      	movs	r6, #0
 80046ce:	42a6      	cmp	r6, r4
 80046d0:	d105      	bne.n	80046de <__libc_init_array+0x2e>
 80046d2:	bd70      	pop	{r4, r5, r6, pc}
 80046d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80046d8:	4798      	blx	r3
 80046da:	3601      	adds	r6, #1
 80046dc:	e7ee      	b.n	80046bc <__libc_init_array+0xc>
 80046de:	f855 3b04 	ldr.w	r3, [r5], #4
 80046e2:	4798      	blx	r3
 80046e4:	3601      	adds	r6, #1
 80046e6:	e7f2      	b.n	80046ce <__libc_init_array+0x1e>
 80046e8:	08004ce8 	.word	0x08004ce8
 80046ec:	08004ce8 	.word	0x08004ce8
 80046f0:	08004ce8 	.word	0x08004ce8
 80046f4:	08004cec 	.word	0x08004cec

080046f8 <memset>:
 80046f8:	4402      	add	r2, r0
 80046fa:	4603      	mov	r3, r0
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d100      	bne.n	8004702 <memset+0xa>
 8004700:	4770      	bx	lr
 8004702:	f803 1b01 	strb.w	r1, [r3], #1
 8004706:	e7f9      	b.n	80046fc <memset+0x4>

08004708 <__utoa>:
 8004708:	b5f0      	push	{r4, r5, r6, r7, lr}
 800470a:	4c1f      	ldr	r4, [pc, #124]	; (8004788 <__utoa+0x80>)
 800470c:	b08b      	sub	sp, #44	; 0x2c
 800470e:	4605      	mov	r5, r0
 8004710:	460b      	mov	r3, r1
 8004712:	466e      	mov	r6, sp
 8004714:	f104 0c20 	add.w	ip, r4, #32
 8004718:	6820      	ldr	r0, [r4, #0]
 800471a:	6861      	ldr	r1, [r4, #4]
 800471c:	4637      	mov	r7, r6
 800471e:	c703      	stmia	r7!, {r0, r1}
 8004720:	3408      	adds	r4, #8
 8004722:	4564      	cmp	r4, ip
 8004724:	463e      	mov	r6, r7
 8004726:	d1f7      	bne.n	8004718 <__utoa+0x10>
 8004728:	7921      	ldrb	r1, [r4, #4]
 800472a:	7139      	strb	r1, [r7, #4]
 800472c:	1e91      	subs	r1, r2, #2
 800472e:	6820      	ldr	r0, [r4, #0]
 8004730:	6038      	str	r0, [r7, #0]
 8004732:	2922      	cmp	r1, #34	; 0x22
 8004734:	f04f 0100 	mov.w	r1, #0
 8004738:	d904      	bls.n	8004744 <__utoa+0x3c>
 800473a:	7019      	strb	r1, [r3, #0]
 800473c:	460b      	mov	r3, r1
 800473e:	4618      	mov	r0, r3
 8004740:	b00b      	add	sp, #44	; 0x2c
 8004742:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004744:	1e58      	subs	r0, r3, #1
 8004746:	4684      	mov	ip, r0
 8004748:	fbb5 f7f2 	udiv	r7, r5, r2
 800474c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8004750:	fb02 5617 	mls	r6, r2, r7, r5
 8004754:	4476      	add	r6, lr
 8004756:	460c      	mov	r4, r1
 8004758:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800475c:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8004760:	462e      	mov	r6, r5
 8004762:	42b2      	cmp	r2, r6
 8004764:	f101 0101 	add.w	r1, r1, #1
 8004768:	463d      	mov	r5, r7
 800476a:	d9ed      	bls.n	8004748 <__utoa+0x40>
 800476c:	2200      	movs	r2, #0
 800476e:	545a      	strb	r2, [r3, r1]
 8004770:	1919      	adds	r1, r3, r4
 8004772:	1aa5      	subs	r5, r4, r2
 8004774:	42aa      	cmp	r2, r5
 8004776:	dae2      	bge.n	800473e <__utoa+0x36>
 8004778:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800477c:	780e      	ldrb	r6, [r1, #0]
 800477e:	7006      	strb	r6, [r0, #0]
 8004780:	3201      	adds	r2, #1
 8004782:	f801 5901 	strb.w	r5, [r1], #-1
 8004786:	e7f4      	b.n	8004772 <__utoa+0x6a>
 8004788:	08004cb8 	.word	0x08004cb8

0800478c <utoa>:
 800478c:	f7ff bfbc 	b.w	8004708 <__utoa>

08004790 <_init>:
 8004790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004792:	bf00      	nop
 8004794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004796:	bc08      	pop	{r3}
 8004798:	469e      	mov	lr, r3
 800479a:	4770      	bx	lr

0800479c <_fini>:
 800479c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800479e:	bf00      	nop
 80047a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047a2:	bc08      	pop	{r3}
 80047a4:	469e      	mov	lr, r3
 80047a6:	4770      	bx	lr
