Analysis & Synthesis report for processador
Thu Jul 20 16:31:58 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for ram256x16:ram|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated
 15. Parameter Settings for Inferred Entity Instance: ram256x16:ram|altsyncram:memory_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "datapath:dataP|ALU:al|somador:sum"
 18. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m16"
 19. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m1"
 20. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m16"
 21. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m15"
 22. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m2"
 23. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m1"
 24. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m16"
 25. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m15"
 26. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m14"
 27. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m13"
 28. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m4"
 29. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m3"
 30. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m2"
 31. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m1"
 32. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m16"
 33. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m15"
 34. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m14"
 35. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m13"
 36. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m12"
 37. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m11"
 38. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m10"
 39. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m9"
 40. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m8"
 41. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m7"
 42. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m6"
 43. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m5"
 44. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m4"
 45. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m3"
 46. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m2"
 47. Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m1"
 48. Port Connectivity Checks: "datapath:dataP|ALU:al|mux2x1:mux"
 49. Port Connectivity Checks: "datapath:dataP|bancoRegistradores:bregs"
 50. Port Connectivity Checks: "unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4"
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 20 16:31:57 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; processador                                     ;
; Top-level Entity Name              ; processador                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 437                                             ;
;     Total combinational functions  ; 373                                             ;
;     Dedicated logic registers      ; 132                                             ;
; Total registers                    ; 132                                             ;
; Total pins                         ; 113                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; processador        ; processador        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; unidadeDeControle.vhd            ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/unidadeDeControle.vhd   ;         ;
; somador.vhd                      ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/somador.vhd             ;         ;
; registrador16bits.vhd            ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/registrador16bits.vhd   ;         ;
; regEstados4bits.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/regEstados4bits.vhd     ;         ;
; reg8bits.vhd                     ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/reg8bits.vhd            ;         ;
; reg4bits.vhd                     ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/reg4bits.vhd            ;         ;
; reg16bits.vhd                    ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/reg16bits.vhd           ;         ;
; ram256x16.vhd                    ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/ram256x16.vhd           ;         ;
; processador.vhd                  ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/processador.vhd         ;         ;
; mux3x1_16bits.vhd                ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/mux3x1_16bits.vhd       ;         ;
; mux3x1.vhd                       ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/mux3x1.vhd              ;         ;
; mux2x1De4bits.vhd                ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/mux2x1De4bits.vhd       ;         ;
; mux2x1.vhd                       ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/mux2x1.vhd              ;         ;
; memoriaDeInst.vhd                ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/memoriaDeInst.vhd       ;         ;
; logicaCombinacional.vhd          ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/logicaCombinacional.vhd ;         ;
; half_adder.vhd                   ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/half_adder.vhd          ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/full_adder.vhd          ;         ;
; flipFlopD.vhd                    ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/flipFlopD.vhd           ;         ;
; extensorAL.vhd                   ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/extensorAL.vhd          ;         ;
; deslocador8bits.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/deslocador8bits.vhd     ;         ;
; deslocador4bits.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/deslocador4bits.vhd     ;         ;
; deslocador2bits.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/deslocador2bits.vhd     ;         ;
; deslocador1bit.vhd               ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/deslocador1bit.vhd      ;         ;
; decodificador4X16.vhd            ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/decodificador4X16.vhd   ;         ;
; datapath.vhd                     ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/datapath.vhd            ;         ;
; contadorDePrograma.vhd           ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/contadorDePrograma.vhd  ;         ;
; compZero.vhd                     ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/compZero.vhd            ;         ;
; circuito_deslocador.vhd          ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/circuito_deslocador.vhd ;         ;
; cinext.vhd                       ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/cinext.vhd              ;         ;
; buffer3Estados.vhd               ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/buffer3Estados.vhd      ;         ;
; blocoDeControle.vhd              ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/blocoDeControle.vhd     ;         ;
; barrelShifter.vhd                ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/barrelShifter.vhd       ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/ALU.vhd                 ;         ;
; abext.vhd                        ; yes             ; User VHDL File               ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/abext.vhd               ;         ;
; bancoregistradores.vhd           ; yes             ; Auto-Found VHDL File         ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/bancoregistradores.vhd  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_j7i1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/henri/OneDrive/햞ea de Trabalho/CD/Processador-digital/db/altsyncram_j7i1.tdf  ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 437   ;
;                                             ;       ;
; Total combinational functions               ; 373   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 256   ;
;     -- 3 input functions                    ; 92    ;
;     -- <=2 input functions                  ; 25    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 373   ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 132   ;
;     -- Dedicated logic registers            ; 132   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 113   ;
; Total memory bits                           ; 1024  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 148   ;
; Total fan-out                               ; 1955  ;
; Average fan-out                             ; 3.08  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                     ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
; |processador                                  ; 373 (1)           ; 132 (0)      ; 1024        ; 0            ; 0       ; 0         ; 113  ; 0            ; |processador                                                                                            ; work         ;
;    |datapath:dataP|                           ; 297 (0)           ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP                                                                             ; work         ;
;       |ALU:al|                                ; 161 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al                                                                      ; work         ;
;          |barrelShifter:bs|                   ; 112 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs                                                     ; work         ;
;             |deslocador1bit:d1|               ; 36 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1                                   ; work         ;
;                |mux3x1:m10|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m10                        ; work         ;
;                |mux3x1:m11|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m11                        ; work         ;
;                |mux3x1:m12|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m12                        ; work         ;
;                |mux3x1:m13|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m13                        ; work         ;
;                |mux3x1:m14|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m14                        ; work         ;
;                |mux3x1:m15|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m15                        ; work         ;
;                |mux3x1:m16|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m16                        ; work         ;
;                |mux3x1:m1|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m1                         ; work         ;
;                |mux3x1:m2|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m2                         ; work         ;
;                |mux3x1:m3|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m3                         ; work         ;
;                |mux3x1:m4|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m4                         ; work         ;
;                |mux3x1:m5|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m5                         ; work         ;
;                |mux3x1:m6|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m6                         ; work         ;
;                |mux3x1:m7|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m7                         ; work         ;
;                |mux3x1:m8|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m8                         ; work         ;
;                |mux3x1:m9|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m9                         ; work         ;
;             |deslocador2bits:d2|              ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2                                  ; work         ;
;                |mux3x1:m10|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m10                       ; work         ;
;                |mux3x1:m11|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m11                       ; work         ;
;                |mux3x1:m12|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m12                       ; work         ;
;                |mux3x1:m13|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m13                       ; work         ;
;                |mux3x1:m14|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m14                       ; work         ;
;                |mux3x1:m15|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m15                       ; work         ;
;                |mux3x1:m1|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m1                        ; work         ;
;                |mux3x1:m2|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m2                        ; work         ;
;                |mux3x1:m3|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m3                        ; work         ;
;                |mux3x1:m4|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m4                        ; work         ;
;                |mux3x1:m5|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m5                        ; work         ;
;                |mux3x1:m6|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m6                        ; work         ;
;                |mux3x1:m7|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m7                        ; work         ;
;                |mux3x1:m8|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m8                        ; work         ;
;                |mux3x1:m9|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m9                        ; work         ;
;             |deslocador4bits:d4|              ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4                                  ; work         ;
;                |mux3x1:m10|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m10                       ; work         ;
;                |mux3x1:m11|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m11                       ; work         ;
;                |mux3x1:m12|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m12                       ; work         ;
;                |mux3x1:m13|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m13                       ; work         ;
;                |mux3x1:m14|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m14                       ; work         ;
;                |mux3x1:m15|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m15                       ; work         ;
;                |mux3x1:m16|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m16                       ; work         ;
;                |mux3x1:m1|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m1                        ; work         ;
;                |mux3x1:m2|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m2                        ; work         ;
;                |mux3x1:m3|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m3                        ; work         ;
;                |mux3x1:m4|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m4                        ; work         ;
;                |mux3x1:m5|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m5                        ; work         ;
;                |mux3x1:m6|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m6                        ; work         ;
;                |mux3x1:m7|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m7                        ; work         ;
;                |mux3x1:m8|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m8                        ; work         ;
;                |mux3x1:m9|                    ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m9                        ; work         ;
;             |deslocador8bits:d8|              ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8                                  ; work         ;
;                |mux3x1:m10|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m10                       ; work         ;
;                |mux3x1:m11|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m11                       ; work         ;
;                |mux3x1:m12|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m12                       ; work         ;
;                |mux3x1:m1|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m1                        ; work         ;
;                |mux3x1:m5|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m5                        ; work         ;
;                |mux3x1:m6|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m6                        ; work         ;
;                |mux3x1:m7|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m7                        ; work         ;
;                |mux3x1:m8|                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m8                        ; work         ;
;                |mux3x1:m9|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m9                        ; work         ;
;          |extensorAL:ext|                     ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext                                                       ; work         ;
;             |abext:ab10|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab10                                            ; work         ;
;             |abext:ab11|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab11                                            ; work         ;
;             |abext:ab12|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab12                                            ; work         ;
;             |abext:ab13|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab13                                            ; work         ;
;             |abext:ab14|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab14                                            ; work         ;
;             |abext:ab15|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab15                                            ; work         ;
;             |abext:ab1|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab1                                             ; work         ;
;             |abext:ab2|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab2                                             ; work         ;
;             |abext:ab3|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab3                                             ; work         ;
;             |abext:ab4|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab4                                             ; work         ;
;             |abext:ab5|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab5                                             ; work         ;
;             |abext:ab6|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab6                                             ; work         ;
;             |abext:ab7|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab7                                             ; work         ;
;             |abext:ab8|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab8                                             ; work         ;
;             |abext:ab9|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|extensorAL:ext|abext:ab9                                             ; work         ;
;          |mux2x1:mux|                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|mux2x1:mux                                                           ; work         ;
;          |somador:sum|                        ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum                                                          ; work         ;
;             |full_adder:fa0|                  ; 2 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa0                                           ; work         ;
;                |half_adder:ha2|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa0|half_adder:ha2                            ; work         ;
;             |full_adder:fa10|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa10                                          ; work         ;
;             |full_adder:fa11|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa11                                          ; work         ;
;             |full_adder:fa12|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa12                                          ; work         ;
;             |full_adder:fa13|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa13                                          ; work         ;
;             |full_adder:fa14|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa14                                          ; work         ;
;             |full_adder:fa1|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa1                                           ; work         ;
;             |full_adder:fa2|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa2                                           ; work         ;
;             |full_adder:fa3|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa3                                           ; work         ;
;             |full_adder:fa4|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa4                                           ; work         ;
;             |full_adder:fa5|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa5                                           ; work         ;
;             |full_adder:fa6|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa6                                           ; work         ;
;             |full_adder:fa7|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa7                                           ; work         ;
;             |full_adder:fa8|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa8                                           ; work         ;
;             |full_adder:fa9|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|ALU:al|somador:sum|full_adder:fa9                                           ; work         ;
;       |bancoRegistradores:bregs|              ; 101 (97)          ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs                                                    ; work         ;
;          |decodificador4X16:decEsc|           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc                           ; work         ;
;          |registrador16bits:\gen_regs:12:reg| ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg                 ; work         ;
;             |flipFlopD:ffd0|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd0  ; work         ;
;             |flipFlopD:ffd10|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd10 ; work         ;
;             |flipFlopD:ffd11|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd11 ; work         ;
;             |flipFlopD:ffd12|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd12 ; work         ;
;             |flipFlopD:ffd13|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd13 ; work         ;
;             |flipFlopD:ffd14|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd14 ; work         ;
;             |flipFlopD:ffd15|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd15 ; work         ;
;             |flipFlopD:ffd1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd1  ; work         ;
;             |flipFlopD:ffd2|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd2  ; work         ;
;             |flipFlopD:ffd3|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd3  ; work         ;
;             |flipFlopD:ffd4|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd4  ; work         ;
;             |flipFlopD:ffd5|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd5  ; work         ;
;             |flipFlopD:ffd6|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd6  ; work         ;
;             |flipFlopD:ffd7|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd7  ; work         ;
;             |flipFlopD:ffd8|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd8  ; work         ;
;             |flipFlopD:ffd9|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:12:reg|flipFlopD:ffd9  ; work         ;
;          |registrador16bits:\gen_regs:13:reg| ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg                 ; work         ;
;             |flipFlopD:ffd0|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd0  ; work         ;
;             |flipFlopD:ffd10|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd10 ; work         ;
;             |flipFlopD:ffd11|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd11 ; work         ;
;             |flipFlopD:ffd12|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd12 ; work         ;
;             |flipFlopD:ffd13|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd13 ; work         ;
;             |flipFlopD:ffd14|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd14 ; work         ;
;             |flipFlopD:ffd15|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd15 ; work         ;
;             |flipFlopD:ffd1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd1  ; work         ;
;             |flipFlopD:ffd2|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd2  ; work         ;
;             |flipFlopD:ffd3|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd3  ; work         ;
;             |flipFlopD:ffd4|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd4  ; work         ;
;             |flipFlopD:ffd5|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd5  ; work         ;
;             |flipFlopD:ffd6|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd6  ; work         ;
;             |flipFlopD:ffd7|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd7  ; work         ;
;             |flipFlopD:ffd8|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd8  ; work         ;
;             |flipFlopD:ffd9|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:13:reg|flipFlopD:ffd9  ; work         ;
;          |registrador16bits:\gen_regs:14:reg| ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg                 ; work         ;
;             |flipFlopD:ffd0|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd0  ; work         ;
;             |flipFlopD:ffd10|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd10 ; work         ;
;             |flipFlopD:ffd11|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd11 ; work         ;
;             |flipFlopD:ffd12|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd12 ; work         ;
;             |flipFlopD:ffd13|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd13 ; work         ;
;             |flipFlopD:ffd14|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd14 ; work         ;
;             |flipFlopD:ffd15|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd15 ; work         ;
;             |flipFlopD:ffd1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd1  ; work         ;
;             |flipFlopD:ffd2|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd2  ; work         ;
;             |flipFlopD:ffd3|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd3  ; work         ;
;             |flipFlopD:ffd4|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd4  ; work         ;
;             |flipFlopD:ffd5|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd5  ; work         ;
;             |flipFlopD:ffd6|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd6  ; work         ;
;             |flipFlopD:ffd7|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd7  ; work         ;
;             |flipFlopD:ffd8|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd8  ; work         ;
;             |flipFlopD:ffd9|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:14:reg|flipFlopD:ffd9  ; work         ;
;          |registrador16bits:\gen_regs:15:reg| ; 0 (0)             ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg                 ; work         ;
;             |flipFlopD:ffd0|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd0  ; work         ;
;             |flipFlopD:ffd10|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd10 ; work         ;
;             |flipFlopD:ffd11|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd11 ; work         ;
;             |flipFlopD:ffd12|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd12 ; work         ;
;             |flipFlopD:ffd13|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd13 ; work         ;
;             |flipFlopD:ffd14|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd14 ; work         ;
;             |flipFlopD:ffd15|                 ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd15 ; work         ;
;             |flipFlopD:ffd1|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd1  ; work         ;
;             |flipFlopD:ffd2|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd2  ; work         ;
;             |flipFlopD:ffd3|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd3  ; work         ;
;             |flipFlopD:ffd4|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd4  ; work         ;
;             |flipFlopD:ffd5|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd5  ; work         ;
;             |flipFlopD:ffd6|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd6  ; work         ;
;             |flipFlopD:ffd7|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd7  ; work         ;
;             |flipFlopD:ffd8|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd8  ; work         ;
;             |flipFlopD:ffd9|                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:15:reg|flipFlopD:ffd9  ; work         ;
;       |mux3x1_16bits:mux3x1|                  ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|datapath:dataP|mux3x1_16bits:mux3x1                                                        ; work         ;
;    |memoriaDeInst:memoI|                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|memoriaDeInst:memoI                                                                        ; work         ;
;    |ram256x16:ram|                            ; 18 (18)           ; 36 (36)      ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|ram256x16:ram                                                                              ; work         ;
;       |altsyncram:memory_rtl_0|               ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|ram256x16:ram|altsyncram:memory_rtl_0                                                      ; work         ;
;          |altsyncram_j7i1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|ram256x16:ram|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated                       ; work         ;
;    |unidadeDeControle:uniC|                   ; 51 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC                                                                     ; work         ;
;       |blocoDeControle:BC|                    ; 37 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC                                                  ; work         ;
;          |logicaCombinacional:LC|             ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|logicaCombinacional:LC                           ; work         ;
;          |mux2x1De4bits:mx4b0|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|mux2x1De4bits:mx4b0                              ; work         ;
;          |mux2x1De4bits:mx4b1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|mux2x1De4bits:mx4b1                              ; work         ;
;          |mux2x1De4bits:mx4b2|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|mux2x1De4bits:mx4b2                              ; work         ;
;          |reg16bits:reg4|                     ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4                                   ; work         ;
;          |reg4bits:reg0|                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg0                                    ; work         ;
;          |reg4bits:reg1|                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg1                                    ; work         ;
;          |reg4bits:reg2|                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg2                                    ; work         ;
;          |reg8bits:reg3|                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3                                    ; work         ;
;          |regEstados4bits:regE|               ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|blocoDeControle:BC|regEstados4bits:regE                             ; work         ;
;       |contadorDePrograma:contP|              ; 14 (14)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|contadorDePrograma:contP                                            ; work         ;
;       |reg16bits:IR|                          ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processador|unidadeDeControle:uniC|reg16bits:IR                                                        ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ram256x16:ram|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Register name                                                                                ; Reason for Removal                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[8..15]                        ; Stuck at GND due to stuck port data_in                                                                   ;
; memoriaDeInst:memoI|new_s[2..4,6,7,10,11,15]                                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; unidadeDeControle:uniC|reg16bits:IR|new_s[2..4,6,7,10,11,15]                                 ; Stuck at GND due to stuck port data_in                                                                   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[2..4,6,7]                     ; Stuck at GND due to stuck port data_in                                                                   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3|new_s[2..4,6,7]                      ; Stuck at GND due to stuck port data_in                                                                   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg2|new_s[2,3]                           ; Stuck at GND due to stuck port data_in                                                                   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg1|new_s[2,3]                           ; Stuck at GND due to stuck port data_in                                                                   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg0|new_s[2,3]                           ; Stuck at GND due to stuck port data_in                                                                   ;
; memoriaDeInst:memoI|new_s[9]                                                                 ; Merged with memoriaDeInst:memoI|new_s[1]                                                                 ;
; memoriaDeInst:memoI|new_s[14]                                                                ; Merged with memoriaDeInst:memoI|new_s[5]                                                                 ;
; unidadeDeControle:uniC|reg16bits:IR|new_s[9]                                                 ; Merged with unidadeDeControle:uniC|reg16bits:IR|new_s[1]                                                 ;
; unidadeDeControle:uniC|reg16bits:IR|new_s[14]                                                ; Merged with unidadeDeControle:uniC|reg16bits:IR|new_s[5]                                                 ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd15|Q ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd15|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd15|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd15|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd15|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd15|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd15|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd14|Q ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd14|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd14|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd14|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd14|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd14|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd14|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd13|Q ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd13|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd13|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd13|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd13|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd13|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd13|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd12|Q ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd12|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd12|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd12|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd12|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd12|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd12|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd11|Q ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd11|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd11|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd11|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd11|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd11|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd11|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd10|Q ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd10|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd10|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd10|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd10|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd10|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd10|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10|Q ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd9|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd9|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd9|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd9|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd9|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd9|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd9|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd8|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd8|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd8|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd8|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd8|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd8|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd8|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd7|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd7|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd7|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd7|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd7|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd7|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd7|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd6|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd6|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd6|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd6|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd6|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd6|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd6|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd5|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd5|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd5|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd5|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd5|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd5|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd5|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd4|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd4|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd4|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd4|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd4|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd4|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd4|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd3|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd3|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd3|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd3|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd3|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd3|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd3|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd2|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd2|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd2|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd2|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd2|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd2|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd2|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd1|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd1|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd1|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd1|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd1|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd1|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd1|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:11:reg|flipFlopD:ffd0|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:4:reg|flipFlopD:ffd0|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:5:reg|flipFlopD:ffd0|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:6:reg|flipFlopD:ffd0|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:7:reg|flipFlopD:ffd0|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:8:reg|flipFlopD:ffd0|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:9:reg|flipFlopD:ffd0|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd15|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd15|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd15|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd15|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd15|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd15|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd14|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd14|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd14|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd14|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd14|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd14|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd13|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd13|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd13|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd13|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd13|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd13|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd12|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd12|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd12|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd12|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd12|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd12|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd11|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd11|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd11|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd11|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd11|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd11|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd10|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd10|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd10|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd10|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd10|Q  ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd10|Q  ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd9|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd9|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd9|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd9|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd9|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd9|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd8|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd8|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd8|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd8|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd8|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd8|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd7|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd7|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd7|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd7|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd7|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd7|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd6|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd6|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd6|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd6|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd6|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd6|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd5|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd5|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd5|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd5|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd5|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd5|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd4|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd4|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd4|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd4|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd4|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd4|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd3|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd3|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd3|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd3|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd3|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd3|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd2|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd2|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd2|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd2|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd2|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd2|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd1|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd1|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd1|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd1|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd1|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd1|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:1:reg|flipFlopD:ffd0|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd0|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:2:reg|flipFlopD:ffd0|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd0|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:3:reg|flipFlopD:ffd0|Q   ; Merged with datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd0|Q   ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15|Q ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14|Q ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13|Q ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12|Q ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11|Q ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10|Q ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd15|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd14|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd13|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd12|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd11|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd10|Q  ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd9|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd8|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd7|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd6|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd5|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd4|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd3|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd2|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd1|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd0|Q   ; Stuck at GND due to stuck port clear                                                                     ;
; ram256x16:ram|memory_rtl_0_bypass[5..10]                                                     ; Stuck at GND due to stuck port data_in                                                                   ;
; ram256x16:ram|memory_rtl_0_bypass[2]                                                         ; Merged with unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3|new_s[0]                             ;
; ram256x16:ram|memory_rtl_0_bypass[4]                                                         ; Merged with unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3|new_s[1]                             ;
; ram256x16:ram|memory_rtl_0_bypass[12]                                                        ; Merged with unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3|new_s[5]                             ;
; Total Number of Removed Registers = 245                                                      ;                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+--------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; memoriaDeInst:memoI|new_s[2]                                       ; Stuck at GND              ; unidadeDeControle:uniC|reg16bits:IR|new_s[2],                                                 ;
;                                                                    ; due to stuck port data_in ; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[2],                            ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3|new_s[2],                             ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg2|new_s[2],                             ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg0|new_s[2],                             ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd5|Q,  ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd2|Q,  ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd1|Q,  ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd0|Q,  ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd5|Q,   ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd2|Q,   ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd1|Q,   ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd0|Q    ;
; memoriaDeInst:memoI|new_s[3]                                       ; Stuck at GND              ; unidadeDeControle:uniC|reg16bits:IR|new_s[3],                                                 ;
;                                                                    ; due to stuck port data_in ; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[3],                            ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3|new_s[3],                             ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg2|new_s[3],                             ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg0|new_s[3],                             ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd3|Q,  ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd3|Q    ;
; memoriaDeInst:memoI|new_s[6]                                       ; Stuck at GND              ; unidadeDeControle:uniC|reg16bits:IR|new_s[6],                                                 ;
;                                                                    ; due to stuck port data_in ; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[6],                            ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3|new_s[6],                             ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg1|new_s[2],                             ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd6|Q,  ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd6|Q    ;
; memoriaDeInst:memoI|new_s[7]                                       ; Stuck at GND              ; unidadeDeControle:uniC|reg16bits:IR|new_s[7],                                                 ;
;                                                                    ; due to stuck port data_in ; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[7],                            ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3|new_s[7],                             ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg1|new_s[3],                             ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd7|Q,  ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd7|Q    ;
; memoriaDeInst:memoI|new_s[4]                                       ; Stuck at GND              ; unidadeDeControle:uniC|reg16bits:IR|new_s[4],                                                 ;
;                                                                    ; due to stuck port data_in ; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[4],                            ;
;                                                                    ;                           ; unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3|new_s[4],                             ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd4|Q,  ;
;                                                                    ;                           ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd4|Q    ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[8]  ; Stuck at GND              ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd8|Q,  ;
;                                                                    ; due to stuck port data_in ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd8|Q    ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[9]  ; Stuck at GND              ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd9|Q,  ;
;                                                                    ; due to stuck port data_in ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd9|Q    ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[10] ; Stuck at GND              ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd10|Q, ;
;                                                                    ; due to stuck port data_in ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd10|Q   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[11] ; Stuck at GND              ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd11|Q, ;
;                                                                    ; due to stuck port data_in ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd11|Q   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[12] ; Stuck at GND              ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd12|Q, ;
;                                                                    ; due to stuck port data_in ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd12|Q   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[13] ; Stuck at GND              ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd13|Q, ;
;                                                                    ; due to stuck port data_in ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd13|Q   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[14] ; Stuck at GND              ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd14|Q, ;
;                                                                    ; due to stuck port data_in ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd14|Q   ;
; unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4|new_s[15] ; Stuck at GND              ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:10:reg|flipFlopD:ffd15|Q, ;
;                                                                    ; due to stuck port data_in ; datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd15|Q   ;
; memoriaDeInst:memoI|new_s[10]                                      ; Stuck at GND              ; unidadeDeControle:uniC|reg16bits:IR|new_s[10]                                                 ;
;                                                                    ; due to stuck port data_in ;                                                                                               ;
; memoriaDeInst:memoI|new_s[11]                                      ; Stuck at GND              ; unidadeDeControle:uniC|reg16bits:IR|new_s[11]                                                 ;
;                                                                    ; due to stuck port data_in ;                                                                                               ;
; memoriaDeInst:memoI|new_s[15]                                      ; Stuck at GND              ; unidadeDeControle:uniC|reg16bits:IR|new_s[15]                                                 ;
;                                                                    ; due to stuck port data_in ;                                                                                               ;
+--------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 132   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 64    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                         ;
+---------------------------------------+----------------------------+
; Register Name                         ; RAM Name                   ;
+---------------------------------------+----------------------------+
; ram256x16:ram|memory_rtl_0_bypass[0]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[1]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[2]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[3]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[4]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[5]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[6]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[7]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[8]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[9]  ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[10] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[11] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[12] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[13] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[14] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[15] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[16] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[17] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[18] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[19] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[20] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[21] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[22] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[23] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[24] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[25] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[26] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[27] ; ram256x16:ram|memory_rtl_0 ;
; ram256x16:ram|memory_rtl_0_bypass[28] ; ram256x16:ram|memory_rtl_0 ;
+---------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |processador|unidadeDeControle:uniC|contadorDePrograma:contP|count_out[0]           ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |processador|datapath:dataP|mux3x1_16bits:mux3x1|S[15]                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m5|d   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m2|d  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m16|d ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m14|d ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m1|d  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m13|d ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m6|d  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m5|d  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |processador|datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m16|d ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |processador|datapath:dataP|mux3x1_16bits:mux3x1|S[0]                               ;
; 16:1               ; 16 bits   ; 160 LEs       ; 48 LEs               ; 112 LEs                ; No         ; |processador|datapath:dataP|bancoRegistradores:bregs|Rp_data[11]                    ;
; 16:1               ; 16 bits   ; 160 LEs       ; 48 LEs               ; 112 LEs                ; No         ; |processador|datapath:dataP|bancoRegistradores:bregs|Rq_data[10]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for ram256x16:ram|altsyncram:memory_rtl_0|altsyncram_j7i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram256x16:ram|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Untyped                    ;
; WIDTHAD_A                          ; 6                    ; Untyped                    ;
; NUMWORDS_A                         ; 64                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Untyped                    ;
; WIDTHAD_B                          ; 6                    ; Untyped                    ;
; NUMWORDS_B                         ; 64                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_j7i1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 1                                     ;
; Entity Instance                           ; ram256x16:ram|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 16                                    ;
;     -- NUMWORDS_A                         ; 64                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 16                                    ;
;     -- NUMWORDS_B                         ; 64                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
+-------------------------------------------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|somador:sum"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m16" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m1" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m16" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m15" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m2" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m1" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m16" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m15" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m14" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m13" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m4" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m3" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m2" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m1" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m16" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m15" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m14" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m13" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m12" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m11" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m10" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m9" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d2   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m8" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m7" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m6" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m5" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m4" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m3" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m2" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m1" ;
+------+-------+----------+-----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                               ;
+------+-------+----------+-----------------------------------------------------------------------+
; d1   ; Input ; Info     ; Stuck at GND                                                          ;
+------+-------+----------+-----------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|ALU:al|mux2x1:mux" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; a    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:dataP|bancoRegistradores:bregs"                                                                     ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; saida_r0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4" ;
+----------+-------+----------+--------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                ;
+----------+-------+----------+--------------------------------------------------------+
; d[15..8] ; Input ; Info     ; Stuck at GND                                           ;
+----------+-------+----------+--------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jul 20 16:30:57 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd
    Info (12022): Found design unit 1: unidadeDeControle-rtl
    Info (12023): Found entity 1: unidadeDeControle
Info (12021): Found 2 design units, including 1 entities, in source file somador.vhd
    Info (12022): Found design unit 1: somador-rtl
    Info (12023): Found entity 1: somador
Info (12021): Found 2 design units, including 1 entities, in source file registrador16bits.vhd
    Info (12022): Found design unit 1: registrador16bits-behav
    Info (12023): Found entity 1: registrador16bits
Info (12021): Found 2 design units, including 1 entities, in source file regestados4bits.vhd
    Info (12022): Found design unit 1: regEstados4bits-rtl
    Info (12023): Found entity 1: regEstados4bits
Info (12021): Found 2 design units, including 1 entities, in source file reg8bits.vhd
    Info (12022): Found design unit 1: reg8bits-rtl
    Info (12023): Found entity 1: reg8bits
Info (12021): Found 2 design units, including 1 entities, in source file reg4bits.vhd
    Info (12022): Found design unit 1: reg4bits-rtl
    Info (12023): Found entity 1: reg4bits
Info (12021): Found 2 design units, including 1 entities, in source file reg16bits.vhd
    Info (12022): Found design unit 1: reg16bits-rtl
    Info (12023): Found entity 1: reg16bits
Info (12021): Found 2 design units, including 1 entities, in source file ram256x16.vhd
    Info (12022): Found design unit 1: ram256x16-behavioral
    Info (12023): Found entity 1: ram256x16
Info (12021): Found 2 design units, including 1 entities, in source file processador.vhd
    Info (12022): Found design unit 1: processador-rtl
    Info (12023): Found entity 1: processador
Info (12021): Found 2 design units, including 1 entities, in source file mux3x1_16bits.vhd
    Info (12022): Found design unit 1: mux3x1_16bits-behavioral
    Info (12023): Found entity 1: mux3x1_16bits
Info (12021): Found 2 design units, including 1 entities, in source file mux3x1.vhd
    Info (12022): Found design unit 1: mux3x1-rtl
    Info (12023): Found entity 1: mux3x1
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1de4bits.vhd
    Info (12022): Found design unit 1: mux2x1De4bits-rtl
    Info (12023): Found entity 1: mux2x1De4bits
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-rtl
    Info (12023): Found entity 1: mux2x1
Info (12021): Found 2 design units, including 1 entities, in source file memoriadeinst.vhd
    Info (12022): Found design unit 1: memoriaDeInst-hardware
    Info (12023): Found entity 1: memoriaDeInst
Info (12021): Found 2 design units, including 1 entities, in source file logicacombinacional.vhd
    Info (12022): Found design unit 1: logicaCombinacional-rtl
    Info (12023): Found entity 1: logicaCombinacional
Info (12021): Found 2 design units, including 1 entities, in source file half_adder.vhd
    Info (12022): Found design unit 1: half_adder-rtl
    Info (12023): Found entity 1: half_adder
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-rtl
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file flipflopd.vhd
    Info (12022): Found design unit 1: flipFlopD-behav
    Info (12023): Found entity 1: flipFlopD
Info (12021): Found 2 design units, including 1 entities, in source file extensoral.vhd
    Info (12022): Found design unit 1: extensorAL-rtl
    Info (12023): Found entity 1: extensorAL
Info (12021): Found 2 design units, including 1 entities, in source file deslocador8bits.vhd
    Info (12022): Found design unit 1: deslocador8bits-rtl
    Info (12023): Found entity 1: deslocador8bits
Info (12021): Found 2 design units, including 1 entities, in source file deslocador4bits.vhd
    Info (12022): Found design unit 1: deslocador4bits-rtl
    Info (12023): Found entity 1: deslocador4bits
Info (12021): Found 2 design units, including 1 entities, in source file deslocador2bits.vhd
    Info (12022): Found design unit 1: deslocador2bits-rtl
    Info (12023): Found entity 1: deslocador2bits
Info (12021): Found 2 design units, including 1 entities, in source file deslocador1bit.vhd
    Info (12022): Found design unit 1: deslocador1bit-rtl
    Info (12023): Found entity 1: deslocador1bit
Info (12021): Found 2 design units, including 1 entities, in source file decodificador4x16.vhd
    Info (12022): Found design unit 1: decodificador4X16-rtl
    Info (12023): Found entity 1: decodificador4X16
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-rtl
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file contadordeprograma.vhd
    Info (12022): Found design unit 1: contadorDePrograma-rtl
    Info (12023): Found entity 1: contadorDePrograma
Info (12021): Found 2 design units, including 1 entities, in source file compzero.vhd
    Info (12022): Found design unit 1: compZero-rtl
    Info (12023): Found entity 1: compZero
Info (12021): Found 2 design units, including 1 entities, in source file circuito_deslocador.vhd
    Info (12022): Found design unit 1: circuito_deslocador-rtl
    Info (12023): Found entity 1: circuito_deslocador
Info (12021): Found 2 design units, including 1 entities, in source file cinext.vhd
    Info (12022): Found design unit 1: cinext-rtl
    Info (12023): Found entity 1: cinext
Info (12021): Found 2 design units, including 1 entities, in source file buffer3estados.vhd
    Info (12022): Found design unit 1: buffer3Estados-Behavioral
    Info (12023): Found entity 1: buffer3Estados
Info (12021): Found 2 design units, including 1 entities, in source file blocodecontrole.vhd
    Info (12022): Found design unit 1: blocoDeControle-rtl
    Info (12023): Found entity 1: blocoDeControle
Info (12021): Found 2 design units, including 1 entities, in source file barrelshifter.vhd
    Info (12022): Found design unit 1: barrelShifter-rtl
    Info (12023): Found entity 1: barrelShifter
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-rtl
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file abext.vhd
    Info (12022): Found design unit 1: abext-rtl
    Info (12023): Found entity 1: abext
Info (12127): Elaborating entity "processador" for the top level hierarchy
Info (12128): Elaborating entity "memoriaDeInst" for hierarchy "memoriaDeInst:memoI"
Info (12128): Elaborating entity "unidadeDeControle" for hierarchy "unidadeDeControle:uniC"
Info (12128): Elaborating entity "blocoDeControle" for hierarchy "unidadeDeControle:uniC|blocoDeControle:BC"
Info (12128): Elaborating entity "logicaCombinacional" for hierarchy "unidadeDeControle:uniC|blocoDeControle:BC|logicaCombinacional:LC"
Info (12128): Elaborating entity "regEstados4bits" for hierarchy "unidadeDeControle:uniC|blocoDeControle:BC|regEstados4bits:regE"
Info (12128): Elaborating entity "mux2x1De4bits" for hierarchy "unidadeDeControle:uniC|blocoDeControle:BC|mux2x1De4bits:mx4b0"
Warning (10631): VHDL Process Statement warning at mux2x1De4bits.vhd(16): inferring latch(es) for signal or variable "d", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "d[0]" at mux2x1De4bits.vhd(16)
Info (10041): Inferred latch for "d[1]" at mux2x1De4bits.vhd(16)
Info (10041): Inferred latch for "d[2]" at mux2x1De4bits.vhd(16)
Info (10041): Inferred latch for "d[3]" at mux2x1De4bits.vhd(16)
Info (12128): Elaborating entity "reg4bits" for hierarchy "unidadeDeControle:uniC|blocoDeControle:BC|reg4bits:reg0"
Info (12128): Elaborating entity "reg8bits" for hierarchy "unidadeDeControle:uniC|blocoDeControle:BC|reg8bits:reg3"
Info (12128): Elaborating entity "reg16bits" for hierarchy "unidadeDeControle:uniC|blocoDeControle:BC|reg16bits:reg4"
Info (12128): Elaborating entity "contadorDePrograma" for hierarchy "unidadeDeControle:uniC|contadorDePrograma:contP"
Info (12128): Elaborating entity "ram256x16" for hierarchy "ram256x16:ram"
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:dataP"
Info (12128): Elaborating entity "mux3x1_16bits" for hierarchy "datapath:dataP|mux3x1_16bits:mux3x1"
Warning (12125): Using design file bancoregistradores.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: bancoRegistradores-rtl
    Info (12023): Found entity 1: bancoRegistradores
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "datapath:dataP|bancoRegistradores:bregs"
Info (12128): Elaborating entity "decodificador4X16" for hierarchy "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc"
Info (12128): Elaborating entity "registrador16bits" for hierarchy "datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg"
Info (12128): Elaborating entity "flipFlopD" for hierarchy "datapath:dataP|bancoRegistradores:bregs|registrador16bits:\gen_regs:0:reg|flipFlopD:ffd0"
Info (12128): Elaborating entity "buffer3Estados" for hierarchy "datapath:dataP|bancoRegistradores:bregs|buffer3Estados:\gen_regs:0:b3eA"
Info (12128): Elaborating entity "compZero" for hierarchy "datapath:dataP|compZero:cpz"
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:dataP|ALU:al"
Info (12128): Elaborating entity "mux2x1" for hierarchy "datapath:dataP|ALU:al|mux2x1:mux"
Warning (10631): VHDL Process Statement warning at mux2x1.vhd(16): inferring latch(es) for signal or variable "d", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "d[0]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[1]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[2]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[3]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[4]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[5]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[6]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[7]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[8]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[9]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[10]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[11]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[12]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[13]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[14]" at mux2x1.vhd(16)
Info (10041): Inferred latch for "d[15]" at mux2x1.vhd(16)
Info (12128): Elaborating entity "circuito_deslocador" for hierarchy "datapath:dataP|ALU:al|circuito_deslocador:cd"
Info (12128): Elaborating entity "barrelShifter" for hierarchy "datapath:dataP|ALU:al|barrelShifter:bs"
Info (12128): Elaborating entity "deslocador8bits" for hierarchy "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8"
Info (12128): Elaborating entity "mux3x1" for hierarchy "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m1"
Warning (10492): VHDL Process Statement warning at mux3x1.vhd(18): signal "D0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux3x1.vhd(20): signal "D1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mux3x1.vhd(22): signal "D2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at mux3x1.vhd(15): inferring latch(es) for signal or variable "d", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "d" at mux3x1.vhd(15)
Info (12128): Elaborating entity "deslocador4bits" for hierarchy "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4"
Info (12128): Elaborating entity "deslocador2bits" for hierarchy "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2"
Info (12128): Elaborating entity "deslocador1bit" for hierarchy "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1"
Info (12128): Elaborating entity "extensorAL" for hierarchy "datapath:dataP|ALU:al|extensorAL:ext"
Info (12128): Elaborating entity "abext" for hierarchy "datapath:dataP|ALU:al|extensorAL:ext|abext:ab0"
Info (12128): Elaborating entity "cinext" for hierarchy "datapath:dataP|ALU:al|extensorAL:ext|cinext:ci"
Info (12128): Elaborating entity "somador" for hierarchy "datapath:dataP|ALU:al|somador:sum"
Info (12128): Elaborating entity "full_adder" for hierarchy "datapath:dataP|ALU:al|somador:sum|full_adder:fa0"
Info (12128): Elaborating entity "half_adder" for hierarchy "datapath:dataP|ALU:al|somador:sum|full_adder:fa0|half_adder:ha1"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[15]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[14]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[13]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[12]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[10]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[9]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[8]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[7]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[6]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[5]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[4]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[3]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[2]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[1]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rp_data[0]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[15]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[14]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[13]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[12]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[11]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[9]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[8]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[7]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[6]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[5]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[4]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[3]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[2]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[1]" into a selector
    Warning (13048): Converted tri-state node "datapath:dataP|bancoRegistradores:bregs|Rq_data[0]" into a selector
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decEsc|d[15]" feeding internal logic into a wire
Warning (276020): Inferred RAM node "ram256x16:ram|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m1|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m2|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m3|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m4|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m5|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m6|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m7|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m8|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m9|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m10|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m11|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m12|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m13|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m14|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m15|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador1bit:d1|mux3x1:m16|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m1|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m2|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m3|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m4|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m5|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m6|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m7|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m8|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m9|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m10|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m11|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m12|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m13|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m14|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m15|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador2bits:d2|mux3x1:m16|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m3|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m1|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m4|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m2|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m5|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m6|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m7|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m8|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m9|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m10|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m11|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m12|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m13|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m14|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m15|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador4bits:d4|mux3x1:m16|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m7|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m3|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m5|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m1|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m8|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m4|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m6|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m2|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m9|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m10|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m11|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m12|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m13|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m14|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m15|d" is permanently enabled
Warning (14026): LATCH primitive "datapath:dataP|ALU:al|barrelShifter:bs|deslocador8bits:d8|mux3x1:m16|d" is permanently enabled
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram256x16:ram|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ram256x16:ram|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "ram256x16:ram|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j7i1.tdf
    Info (12023): Found entity 1: altsyncram_j7i1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[0]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[1]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[2]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[3]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[4]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[5]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[6]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[7]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[8]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[9]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[10]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[11]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[0]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[1]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[2]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[3]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[4]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[5]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[6]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[7]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[8]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[9]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[10]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
    Warning (13051): Converted the fanout from the open-drain buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[11]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[12]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[13]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDA|d[14]" to the node "datapath:dataP|bancoRegistradores:bregs|Rp_data[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[12]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[13]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "datapath:dataP|bancoRegistradores:bregs|decodificador4X16:decRDB|d[14]" to the node "datapath:dataP|bancoRegistradores:bregs|Rq_data[10]" into an OR gate
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "IR_out[2]" is stuck at GND
    Warning (13410): Pin "IR_out[3]" is stuck at GND
    Warning (13410): Pin "IR_out[4]" is stuck at GND
    Warning (13410): Pin "IR_out[6]" is stuck at GND
    Warning (13410): Pin "IR_out[7]" is stuck at GND
    Warning (13410): Pin "IR_out[10]" is stuck at GND
    Warning (13410): Pin "IR_out[11]" is stuck at GND
    Warning (13410): Pin "IR_out[15]" is stuck at GND
    Warning (13410): Pin "RF_W_data[2]" is stuck at GND
    Warning (13410): Pin "RF_W_data[3]" is stuck at GND
    Warning (13410): Pin "RF_W_data[4]" is stuck at GND
    Warning (13410): Pin "RF_W_data[6]" is stuck at GND
    Warning (13410): Pin "RF_W_data[7]" is stuck at GND
    Warning (13410): Pin "RF_W_data[8]" is stuck at GND
    Warning (13410): Pin "RF_W_data[9]" is stuck at GND
    Warning (13410): Pin "RF_W_data[10]" is stuck at GND
    Warning (13410): Pin "RF_W_data[11]" is stuck at GND
    Warning (13410): Pin "RF_W_data[12]" is stuck at GND
    Warning (13410): Pin "RF_W_data[13]" is stuck at GND
    Warning (13410): Pin "RF_W_data[14]" is stuck at GND
    Warning (13410): Pin "RF_W_data[15]" is stuck at GND
    Warning (13410): Pin "D_addr[2]" is stuck at GND
    Warning (13410): Pin "D_addr[3]" is stuck at GND
    Warning (13410): Pin "D_addr[4]" is stuck at GND
    Warning (13410): Pin "D_addr[6]" is stuck at GND
    Warning (13410): Pin "D_addr[7]" is stuck at GND
    Warning (13410): Pin "RF_W_addr[2]" is stuck at GND
    Warning (13410): Pin "RF_W_addr[3]" is stuck at GND
    Warning (13410): Pin "RF_Rp_addr[2]" is stuck at GND
    Warning (13410): Pin "RF_Rp_addr[3]" is stuck at GND
    Warning (13410): Pin "RF_Rq_addr[2]" is stuck at GND
    Warning (13410): Pin "RF_Rq_addr[3]" is stuck at GND
    Warning (13410): Pin "out_ra[2]" is stuck at GND
    Warning (13410): Pin "out_ra[3]" is stuck at GND
    Warning (13410): Pin "out_rb[0]" is stuck at GND
    Warning (13410): Pin "out_rb[2]" is stuck at GND
    Warning (13410): Pin "out_rb[3]" is stuck at GND
    Warning (13410): Pin "out_rc[2]" is stuck at GND
    Warning (13410): Pin "out_rc[3]" is stuck at GND
    Warning (13410): Pin "out_w[2]" is stuck at GND
    Warning (13410): Pin "out_w[3]" is stuck at GND
    Warning (13410): Pin "out_w[4]" is stuck at GND
    Warning (13410): Pin "out_w[6]" is stuck at GND
    Warning (13410): Pin "out_w[7]" is stuck at GND
    Warning (13410): Pin "out_w[8]" is stuck at GND
    Warning (13410): Pin "out_w[9]" is stuck at GND
    Warning (13410): Pin "out_w[10]" is stuck at GND
    Warning (13410): Pin "out_w[11]" is stuck at GND
    Warning (13410): Pin "out_w[12]" is stuck at GND
    Warning (13410): Pin "out_w[13]" is stuck at GND
    Warning (13410): Pin "out_w[14]" is stuck at GND
    Warning (13410): Pin "out_w[15]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 599 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 112 output pins
    Info (21061): Implemented 470 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 208 warnings
    Info: Peak virtual memory: 4659 megabytes
    Info: Processing ended: Thu Jul 20 16:31:58 2023
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:00:09


