<profile>

<section name = "Vivado HLS Report for 'pid'" level="0">
<item name = "Date">Tue Jul 17 20:20:21 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">pid</item>
<item name = "Solution">pid</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">4.00</item>
<item name = "Clock uncertainty (ns)">0.50</item>
<item name = "Estimated clock period (ns)">4.50</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">69, 69, 69, 69, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, -, -</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, 24, 7355, 7541</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 680</column>
<column name="Register">-, -, 1318, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 10, 8, 15</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="pid_CTRL_s_axi_U">pid_CTRL_s_axi, 0, 0, 758, 1256</column>
<column name="pid_faddfsub_32nsbkb_U1">pid_faddfsub_32nsbkb, 0, 2, 365, 421</column>
<column name="pid_faddfsub_32nsbkb_U2">pid_faddfsub_32nsbkb, 0, 2, 365, 421</column>
<column name="pid_faddfsub_32nsbkb_U3">pid_faddfsub_32nsbkb, 0, 2, 365, 421</column>
<column name="pid_fdiv_32ns_32ndEe_U10">pid_fdiv_32ns_32ndEe, 0, 0, 1436, 1026</column>
<column name="pid_fdiv_32ns_32ndEe_U11">pid_fdiv_32ns_32ndEe, 0, 0, 1436, 1026</column>
<column name="pid_fdiv_32ns_32ndEe_U12">pid_fdiv_32ns_32ndEe, 0, 0, 1436, 1026</column>
<column name="pid_fmul_32ns_32ncud_U4">pid_fmul_32ns_32ncud, 0, 3, 199, 324</column>
<column name="pid_fmul_32ns_32ncud_U5">pid_fmul_32ns_32ncud, 0, 3, 199, 324</column>
<column name="pid_fmul_32ns_32ncud_U6">pid_fmul_32ns_32ncud, 0, 3, 199, 324</column>
<column name="pid_fmul_32ns_32ncud_U7">pid_fmul_32ns_32ncud, 0, 3, 199, 324</column>
<column name="pid_fmul_32ns_32ncud_U8">pid_fmul_32ns_32ncud, 0, 3, 199, 324</column>
<column name="pid_fmul_32ns_32ncud_U9">pid_fmul_32ns_32ncud, 0, 3, 199, 324</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">317, 71, 1, 71</column>
<column name="grp_fu_205_opcode">15, 3, 2, 6</column>
<column name="grp_fu_205_p0">33, 6, 32, 192</column>
<column name="grp_fu_205_p1">33, 6, 32, 192</column>
<column name="grp_fu_209_opcode">15, 3, 2, 6</column>
<column name="grp_fu_209_p0">33, 6, 32, 192</column>
<column name="grp_fu_209_p1">27, 5, 32, 160</column>
<column name="grp_fu_213_opcode">15, 3, 2, 6</column>
<column name="grp_fu_213_p0">33, 6, 32, 192</column>
<column name="grp_fu_213_p1">33, 6, 32, 192</column>
<column name="grp_fu_217_p0">21, 4, 32, 128</column>
<column name="grp_fu_217_p1">21, 4, 32, 128</column>
<column name="grp_fu_221_p0">21, 4, 32, 128</column>
<column name="grp_fu_221_p1">21, 4, 32, 128</column>
<column name="grp_fu_225_p0">21, 4, 32, 128</column>
<column name="grp_fu_225_p1">21, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Kd_pitch_read_reg_471">32, 0, 32, 0</column>
<column name="Kd_roll_read_reg_496">32, 0, 32, 0</column>
<column name="Kd_yaw_read_reg_446">32, 0, 32, 0</column>
<column name="Ki_pitch_read_reg_476">32, 0, 32, 0</column>
<column name="Ki_roll_read_reg_501">32, 0, 32, 0</column>
<column name="Ki_yaw_read_reg_451">32, 0, 32, 0</column>
<column name="Kp_pitch_read_reg_481">32, 0, 32, 0</column>
<column name="Kp_roll_read_reg_506">32, 0, 32, 0</column>
<column name="Kp_yaw_read_reg_456">32, 0, 32, 0</column>
<column name="ap_CS_fsm">70, 0, 70, 0</column>
<column name="current_pitch_read_reg_486">32, 0, 32, 0</column>
<column name="current_roll_read_reg_511">32, 0, 32, 0</column>
<column name="current_yaw_read_reg_461">32, 0, 32, 0</column>
<column name="dt_read_reg_436">32, 0, 32, 0</column>
<column name="integral_pitch">32, 0, 32, 0</column>
<column name="integral_roll">32, 0, 32, 0</column>
<column name="integral_yaw">32, 0, 32, 0</column>
<column name="previous_error_pitch">32, 0, 32, 0</column>
<column name="previous_error_roll">32, 0, 32, 0</column>
<column name="previous_error_yaw">32, 0, 32, 0</column>
<column name="reg_253">32, 0, 32, 0</column>
<column name="reg_262">32, 0, 32, 0</column>
<column name="reg_271">32, 0, 32, 0</column>
<column name="reg_280">32, 0, 32, 0</column>
<column name="reg_286">32, 0, 32, 0</column>
<column name="reg_292">32, 0, 32, 0</column>
<column name="reg_298">32, 0, 32, 0</column>
<column name="reg_304">32, 0, 32, 0</column>
<column name="reg_310">32, 0, 32, 0</column>
<column name="target_pitch_read_reg_491">32, 0, 32, 0</column>
<column name="target_roll_read_reg_516">32, 0, 32, 0</column>
<column name="target_yaw_read_reg_466">32, 0, 32, 0</column>
<column name="tmp_10_reg_536">32, 0, 32, 0</column>
<column name="tmp_14_reg_581">32, 0, 32, 0</column>
<column name="tmp_17_reg_541">32, 0, 32, 0</column>
<column name="tmp_18_reg_546">32, 0, 32, 0</column>
<column name="tmp_19_reg_556">32, 0, 32, 0</column>
<column name="tmp_22_reg_586">32, 0, 32, 0</column>
<column name="tmp_3_reg_551">32, 0, 32, 0</column>
<column name="tmp_6_reg_576">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_AWADDR">in, 8, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_ARADDR">in, 8, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, pointer</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, pid, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, pid, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, pid, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.50</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_s', pid.cpp:84">fsub, 4.50, 4.50, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
