-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Block_proc75 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    arg_in0_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    arg_in0_TVALID : IN STD_LOGIC;
    arg_in0_TREADY : OUT STD_LOGIC;
    arg_in0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of Block_proc75 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal arg_in0_TDATA_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal ap_return_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_arg_in0_V_data_V_U_apdone_blk : STD_LOGIC;
    signal arg_in0_TDATA_int : STD_LOGIC_VECTOR (15 downto 0);
    signal arg_in0_TVALID_int : STD_LOGIC;
    signal arg_in0_TREADY_int : STD_LOGIC;
    signal regslice_both_arg_in0_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_arg_in0_V_tlast_V_U_apdone_blk : STD_LOGIC;
    signal arg_in0_TLAST_int : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_arg_in0_V_tlast_V_U_vld_out : STD_LOGIC;
    signal regslice_both_arg_in0_V_tlast_V_U_ack_in : STD_LOGIC;

    component regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_arg_in0_V_data_V_U : component regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => arg_in0_TDATA,
        vld_in => arg_in0_TVALID,
        ack_in => regslice_both_arg_in0_V_data_V_U_ack_in,
        data_out => arg_in0_TDATA_int,
        vld_out => arg_in0_TVALID_int,
        ack_out => arg_in0_TREADY_int,
        apdone_blk => regslice_both_arg_in0_V_data_V_U_apdone_blk);

    regslice_both_arg_in0_V_tlast_V_U : component regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => arg_in0_TLAST,
        vld_in => arg_in0_TVALID,
        ack_in => regslice_both_arg_in0_V_tlast_V_U_ack_in,
        data_out => arg_in0_TLAST_int,
        vld_out => regslice_both_arg_in0_V_tlast_V_U_vld_out,
        ack_out => arg_in0_TREADY_int,
        apdone_blk => regslice_both_arg_in0_V_tlast_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((arg_in0_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv16_0;
            else
                if ((not(((arg_in0_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_return_preg <= arg_in0_TDATA_int;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, arg_in0_TVALID_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, arg_in0_TVALID_int)
    begin
                ap_block_state1 <= ((arg_in0_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arg_in0_TVALID_int)
    begin
        if ((not(((arg_in0_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arg_in0_TVALID_int)
    begin
        if ((not(((arg_in0_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_return_preg, arg_in0_TDATA_int, arg_in0_TVALID_int)
    begin
        if ((not(((arg_in0_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_return <= arg_in0_TDATA_int;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;


    arg_in0_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arg_in0_TVALID_int)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            arg_in0_TDATA_blk_n <= arg_in0_TVALID_int;
        else 
            arg_in0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    arg_in0_TREADY_assign_proc : process(arg_in0_TVALID, regslice_both_arg_in0_V_data_V_U_ack_in)
    begin
        if (((regslice_both_arg_in0_V_data_V_U_ack_in = ap_const_logic_1) and (arg_in0_TVALID = ap_const_logic_1))) then 
            arg_in0_TREADY <= ap_const_logic_1;
        else 
            arg_in0_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    arg_in0_TREADY_int_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, arg_in0_TVALID_int)
    begin
        if ((not(((arg_in0_TVALID_int = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            arg_in0_TREADY_int <= ap_const_logic_1;
        else 
            arg_in0_TREADY_int <= ap_const_logic_0;
        end if; 
    end process;

end behav;
