Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\rfranca\Development\GitHub\SimuCam_Developmen_Router\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --block-symbol-file --output-directory=D:\rfranca\Development\GitHub\SimuCam_Developmen_Router\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project --family="Stratix IV" --part=EP4SGX530KH40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 18.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding Communication_Module_v2_Ch1 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch1
Progress: Adding Communication_Module_v2_Ch2 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch2
Progress: Adding Communication_Module_v2_Ch3 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch3
Progress: Adding Communication_Module_v2_Ch4 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch4
Progress: Adding Communication_Module_v2_Ch5 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch5
Progress: Adding Communication_Module_v2_Ch6 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch6
Progress: Adding FTDI_UMFT601A_Module [FTDI_UMFT601A_Module 2.3]
Progress: Parameterizing module FTDI_UMFT601A_Module
Progress: Adding Memory_Filler [Memory_Filler 1.0]
Progress: Parameterizing module Memory_Filler
Progress: Adding RMAP_Echoing [RMAP_Echoing 1.2]
Progress: Parameterizing module RMAP_Echoing
Progress: Adding SEVEN_SEGMENT_CONTROLLER [SEVEN_SEGMENT_CONTROLLER 1.0]
Progress: Parameterizing module SEVEN_SEGMENT_CONTROLLER
Progress: Adding SpaceWire_Channel_A [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_A
Progress: Adding SpaceWire_Channel_B [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_B
Progress: Adding SpaceWire_Channel_C [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_C
Progress: Adding SpaceWire_Channel_D [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_D
Progress: Adding SpaceWire_Channel_E [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_E
Progress: Adding SpaceWire_Channel_F [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_F
Progress: Adding SpaceWire_Channel_G [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_G
Progress: Adding SpaceWire_Channel_H [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_H
Progress: Adding SpaceWire_Demux_0 [SpaceWire_Demux 1.1]
Progress: Parameterizing module SpaceWire_Demux_0
Progress: Adding SpaceWire_Demux_1 [SpaceWire_Demux 1.1]
Progress: Parameterizing module SpaceWire_Demux_1
Progress: Adding SpaceWire_PassThrough_0 [SpaceWire_PassThrough 1.0]
Progress: Parameterizing module SpaceWire_PassThrough_0
Progress: Adding SpaceWire_PassThrough_1 [SpaceWire_PassThrough 1.0]
Progress: Parameterizing module SpaceWire_PassThrough_1
Progress: Adding SpaceWire_Router_Controller [SpaceWire_Router_Controller 1.0]
Progress: Parameterizing module SpaceWire_Router_Controller
Progress: Adding Synchronization_COMM_0 [Synchronization_COMM 1.2]
Progress: Parameterizing module Synchronization_COMM_0
Progress: Adding clk_100 [clock_source 18.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 18.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clk_ftdi [clock_source 18.1]
Progress: Parameterizing module clk_ftdi
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding csense_adc_fo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_adc_fo
Progress: Adding csense_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_cs_n
Progress: Adding csense_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sck
Progress: Adding csense_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdi
Progress: Adding csense_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdo
Progress: Adding ddr2_address_span_extender [altera_address_span_extender 18.1]
Progress: Parameterizing module ddr2_address_span_extender
Progress: Adding ext_flash [altera_generic_tristate_controller 18.1]
Progress: Parameterizing module ext_flash
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding m1_clock_bridge [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module m1_clock_bridge
Progress: Adding m1_ddr2_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m1_ddr2_i2c_scl
Progress: Adding m1_ddr2_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m1_ddr2_i2c_sda
Progress: Adding m1_ddr2_memory [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module m1_ddr2_memory
Progress: Adding m2_ddr2_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m2_ddr2_i2c_scl
Progress: Adding m2_ddr2_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m2_ddr2_i2c_sda
Progress: Adding m2_ddr2_memory [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module m2_ddr2_memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_BUTTON [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_BUTTON
Progress: Adding pio_DIP [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_DIP
Progress: Adding pio_EXT [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_EXT
Progress: Adding pio_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED
Progress: Adding pio_LED_painel [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED_painel
Progress: Adding pio_ctrl_io_lvds [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_ctrl_io_lvds
Progress: Adding rmap_mem_nfee_comm_1 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_1
Progress: Adding rmap_mem_nfee_comm_2 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_2
Progress: Adding rmap_mem_nfee_comm_3 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_3
Progress: Adding rmap_mem_nfee_comm_4 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_4
Progress: Adding rmap_mem_nfee_comm_5 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_5
Progress: Adding rmap_mem_nfee_comm_6 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_6
Progress: Adding rmap_mem_nfee_scom_0 [RMAP_Memory_SCOM_Area 1.3]
Progress: Parameterizing module rmap_mem_nfee_scom_0
Progress: Adding rs232_uart [altera_avalon_uart 18.1]
Progress: Parameterizing module rs232_uart
Progress: Adding rst_controller [rst_controller 1.6]
Progress: Parameterizing module rst_controller
Progress: Adding rtcc_alarm [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_alarm
Progress: Adding rtcc_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_cs_n
Progress: Adding rtcc_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sck
Progress: Adding rtcc_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sdi
Progress: Adding rtcc_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sdo
Progress: Adding sd_card_wp_n [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_card_wp_n
Progress: Adding sync [Sync 1.8]
Progress: Parameterizing module sync
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding temp_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_scl
Progress: Adding temp_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_sda
Progress: Adding timer_1ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1us
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 18.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project.m1_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project.m2_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project.m2_ddr2_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: MebX_Qsys_Project.: You have exported the interface m1_ddr2_memory.avl but not its associated clock interface.  Export the driver of m1_ddr2_memory.afi_clk
Warning: MebX_Qsys_Project.: You have exported the interface m2_ddr2_memory.avl but not its associated clock interface.  Export the driver of m2_ddr2_memory.afi_clk
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\rfranca\Development\GitHub\SimuCam_Developmen_Router\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --synthesis=VHDL --output-directory=D:\rfranca\Development\GitHub\SimuCam_Developmen_Router\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project\synthesis --family="Stratix IV" --part=EP4SGX530KH40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding Altera_UP_SD_Card_Avalon_Interface_0 [Altera_UP_SD_Card_Avalon_Interface 18.0]
Progress: Parameterizing module Altera_UP_SD_Card_Avalon_Interface_0
Progress: Adding Communication_Module_v2_Ch1 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch1
Progress: Adding Communication_Module_v2_Ch2 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch2
Progress: Adding Communication_Module_v2_Ch3 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch3
Progress: Adding Communication_Module_v2_Ch4 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch4
Progress: Adding Communication_Module_v2_Ch5 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch5
Progress: Adding Communication_Module_v2_Ch6 [Communication_Module_v2 1.5]
Progress: Parameterizing module Communication_Module_v2_Ch6
Progress: Adding FTDI_UMFT601A_Module [FTDI_UMFT601A_Module 2.3]
Progress: Parameterizing module FTDI_UMFT601A_Module
Progress: Adding Memory_Filler [Memory_Filler 1.0]
Progress: Parameterizing module Memory_Filler
Progress: Adding RMAP_Echoing [RMAP_Echoing 1.2]
Progress: Parameterizing module RMAP_Echoing
Progress: Adding SEVEN_SEGMENT_CONTROLLER [SEVEN_SEGMENT_CONTROLLER 1.0]
Progress: Parameterizing module SEVEN_SEGMENT_CONTROLLER
Progress: Adding SpaceWire_Channel_A [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_A
Progress: Adding SpaceWire_Channel_B [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_B
Progress: Adding SpaceWire_Channel_C [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_C
Progress: Adding SpaceWire_Channel_D [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_D
Progress: Adding SpaceWire_Channel_E [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_E
Progress: Adding SpaceWire_Channel_F [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_F
Progress: Adding SpaceWire_Channel_G [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_G
Progress: Adding SpaceWire_Channel_H [SpaceWire_Channel 1.4]
Progress: Parameterizing module SpaceWire_Channel_H
Progress: Adding SpaceWire_Demux_0 [SpaceWire_Demux 1.1]
Progress: Parameterizing module SpaceWire_Demux_0
Progress: Adding SpaceWire_Demux_1 [SpaceWire_Demux 1.1]
Progress: Parameterizing module SpaceWire_Demux_1
Progress: Adding SpaceWire_PassThrough_0 [SpaceWire_PassThrough 1.0]
Progress: Parameterizing module SpaceWire_PassThrough_0
Progress: Adding SpaceWire_PassThrough_1 [SpaceWire_PassThrough 1.0]
Progress: Parameterizing module SpaceWire_PassThrough_1
Progress: Adding SpaceWire_Router_Controller [SpaceWire_Router_Controller 1.0]
Progress: Parameterizing module SpaceWire_Router_Controller
Progress: Adding Synchronization_COMM_0 [Synchronization_COMM 1.2]
Progress: Parameterizing module Synchronization_COMM_0
Progress: Adding clk_100 [clock_source 18.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 18.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clk_ftdi [clock_source 18.1]
Progress: Parameterizing module clk_ftdi
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding csense_adc_fo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_adc_fo
Progress: Adding csense_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_cs_n
Progress: Adding csense_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sck
Progress: Adding csense_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdi
Progress: Adding csense_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdo
Progress: Adding ddr2_address_span_extender [altera_address_span_extender 18.1]
Progress: Parameterizing module ddr2_address_span_extender
Progress: Adding ext_flash [altera_generic_tristate_controller 18.1]
Progress: Parameterizing module ext_flash
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding m1_clock_bridge [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module m1_clock_bridge
Progress: Adding m1_ddr2_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m1_ddr2_i2c_scl
Progress: Adding m1_ddr2_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m1_ddr2_i2c_sda
Progress: Adding m1_ddr2_memory [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module m1_ddr2_memory
Progress: Adding m2_ddr2_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m2_ddr2_i2c_scl
Progress: Adding m2_ddr2_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m2_ddr2_i2c_sda
Progress: Adding m2_ddr2_memory [altera_mem_if_ddr2_emif 18.1]
Progress: Parameterizing module m2_ddr2_memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_BUTTON [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_BUTTON
Progress: Adding pio_DIP [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_DIP
Progress: Adding pio_EXT [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_EXT
Progress: Adding pio_LED [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED
Progress: Adding pio_LED_painel [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_LED_painel
Progress: Adding pio_ctrl_io_lvds [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_ctrl_io_lvds
Progress: Adding rmap_mem_nfee_comm_1 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_1
Progress: Adding rmap_mem_nfee_comm_2 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_2
Progress: Adding rmap_mem_nfee_comm_3 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_3
Progress: Adding rmap_mem_nfee_comm_4 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_4
Progress: Adding rmap_mem_nfee_comm_5 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_5
Progress: Adding rmap_mem_nfee_comm_6 [RMAP_Memory_NFEE_Area 1.4]
Progress: Parameterizing module rmap_mem_nfee_comm_6
Progress: Adding rmap_mem_nfee_scom_0 [RMAP_Memory_SCOM_Area 1.3]
Progress: Parameterizing module rmap_mem_nfee_scom_0
Progress: Adding rs232_uart [altera_avalon_uart 18.1]
Progress: Parameterizing module rs232_uart
Progress: Adding rst_controller [rst_controller 1.6]
Progress: Parameterizing module rst_controller
Progress: Adding rtcc_alarm [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_alarm
Progress: Adding rtcc_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_cs_n
Progress: Adding rtcc_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sck
Progress: Adding rtcc_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sdi
Progress: Adding rtcc_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module rtcc_sdo
Progress: Adding sd_card_wp_n [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_card_wp_n
Progress: Adding sync [Sync 1.8]
Progress: Parameterizing module sync
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding temp_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_scl
Progress: Adding temp_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_sda
Progress: Adding timer_1ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1us
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 18.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project.m1_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Info: MebX_Qsys_Project.m2_ddr2_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project.m2_ddr2_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Warning: MebX_Qsys_Project.: You have exported the interface m1_ddr2_memory.avl but not its associated clock interface.  Export the driver of m1_ddr2_memory.afi_clk
Warning: MebX_Qsys_Project.: You have exported the interface m2_ddr2_memory.avl but not its associated clock interface.  Export the driver of m2_ddr2_memory.afi_clk
Info: MebX_Qsys_Project: Generating MebX_Qsys_Project "MebX_Qsys_Project" for QUARTUS_SYNTH
Info: SpaceWire_Channel_A: "MebX_Qsys_Project" instantiated SpaceWire_Channel "SpaceWire_Channel_A"
Info: SpaceWire_Demux_0: "MebX_Qsys_Project" instantiated SpaceWire_Demux "SpaceWire_Demux_0"
Info: SpaceWire_PassThrough_0: "MebX_Qsys_Project" instantiated SpaceWire_PassThrough "SpaceWire_PassThrough_0"
Info: SpaceWire_Router_Controller: "MebX_Qsys_Project" instantiated SpaceWire_Router_Controller "SpaceWire_Router_Controller"
Info: m1_ddr2_memory: "MebX_Qsys_Project" instantiated altera_mem_if_ddr2_emif "m1_ddr2_memory"
Info: m2_ddr2_memory: "MebX_Qsys_Project" instantiated altera_mem_if_ddr2_emif "m2_ddr2_memory"
Info: rst_controller: "MebX_Qsys_Project" instantiated altera_reset_controller "rst_controller"
Info: pll0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating MebX_Qsys_Project_m1_ddr2_memory_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the MebX_Qsys_Project_m1_ddr2_memory_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_phy_core "p0"
Info: m0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "m1_ddr2_memory" instantiated altera_mem_if_ddr2_qseq "s0"
Info: c0: "m1_ddr2_memory" instantiated altera_mem_if_nextgen_ddr2_controller "c0"
Info: oct0: "m1_ddr2_memory" instantiated altera_mem_if_oct "oct0"
Info: dll0: "m1_ddr2_memory" instantiated altera_mem_if_dll "dll0"
Info: pll0: "m2_ddr2_memory" instantiated altera_mem_if_ddr2_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating MebX_Qsys_Project_m2_ddr2_memory_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the MebX_Qsys_Project_m2_ddr2_memory_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "m2_ddr2_memory" instantiated altera_mem_if_ddr2_phy_core "p0"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "m2_ddr2_memory" instantiated altera_mem_if_ddr2_qseq "s0"
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_mem_if_sequencer_rst.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_master_agent.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_master_translator.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_slave_translator.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ac_ROM_reg.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_bitcheck.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_core.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_datamux.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_data_broadcast.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_data_decoder.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ddr2.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_di_buffer.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_di_buffer_wrap.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_dm_decoder.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_generic.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_inst_ROM_reg.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_jumplogic.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_lfsr12.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_lfsr36.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_lfsr72.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_pattern_fifo.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ram.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_ram_csr.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_read_datapath.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/rw_manager_write_decoder.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_data_mgr.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_phy_mgr.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_reg_file.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_acv_phase_decode.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_acv_wrapper.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_mgr.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_reg_file.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_siii_phase_decode.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_siii_wrapper.sv
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_sv_phase_decode.v
Info: Reusing file D:/rfranca/Development/GitHub/SimuCam_Developmen_Router/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/sequencer_scc_sv_wrapper.sv
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr2_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: MebX_Qsys_Project: Done "MebX_Qsys_Project" with 20 modules, 263 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
