{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735600582410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735600582410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 31 04:46:22 2024 " "Processing started: Tue Dec 31 04:46:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735600582410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735600582410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735600582410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1735600582857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1735600582857 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(59) " "Verilog HDL information at uart_tx.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/uart_tx.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1735600591432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/uart_tx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735600591432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735600591432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START UART_Tx_Wrapper.v(6) " "Verilog HDL Declaration information at UART_Tx_Wrapper.v(6): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/UART_Tx_Wrapper.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735600591432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data UART_Tx_Wrapper.v(25) " "Verilog HDL Declaration information at UART_Tx_Wrapper.v(25): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/UART_Tx_Wrapper.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1735600591432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Wrapper " "Found entity 1: UART_Tx_Wrapper" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/UART_Tx_Wrapper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735600591432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735600591432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Scaling " "Found entity 1: Frequency_Scaling" {  } { { "output_files/Frequency_Scaling.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/output_files/Frequency_Scaling.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735600591432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735600591432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uart_tx_wrapperr.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/uart_tx_wrapperr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Wrapperr " "Found entity 1: UART_Tx_Wrapperr" {  } { { "output_files/UART_Tx_Wrapperr.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/output_files/UART_Tx_Wrapperr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1735600591447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735600591447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Tx_Wrapperr " "Elaborating entity \"UART_Tx_Wrapperr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1735600591479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Wrapper UART_Tx_Wrapper:u_UART_Tx_Wrapper " "Elaborating entity \"UART_Tx_Wrapper\" for hierarchy \"UART_Tx_Wrapper:u_UART_Tx_Wrapper\"" {  } { { "output_files/UART_Tx_Wrapperr.v" "u_UART_Tx_Wrapper" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/output_files/UART_Tx_Wrapperr.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_Tx_Wrapper.v(97) " "Verilog HDL assignment warning at UART_Tx_Wrapper.v(97): truncated value with size 32 to match size of target (4)" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/UART_Tx_Wrapper.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 "|UART_Tx_Wrapperr|UART_Tx_Wrapper:u_UART_Tx_Wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 UART_Tx_Wrapper.v(109) " "Verilog HDL assignment warning at UART_Tx_Wrapper.v(109): truncated value with size 32 to match size of target (25)" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/UART_Tx_Wrapper.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 "|UART_Tx_Wrapperr|UART_Tx_Wrapper:u_UART_Tx_Wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done UART_Tx_Wrapper.v(21) " "Output port \"done\" at UART_Tx_Wrapper.v(21) has no driver" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/UART_Tx_Wrapper.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 "|UART_Tx_Wrapperr|UART_Tx_Wrapper:u_UART_Tx_Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx UART_Tx_Wrapper:u_UART_Tx_Wrapper\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"UART_Tx_Wrapper:u_UART_Tx_Wrapper\|uart_tx:u_uart_tx\"" {  } { { "UART_Tx_Wrapper.v" "u_uart_tx" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/UART_Tx_Wrapper.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(78) " "Verilog HDL assignment warning at uart_tx.v(78): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/uart_tx.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(95) " "Verilog HDL assignment warning at uart_tx.v(95): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/uart_tx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(100) " "Verilog HDL assignment warning at uart_tx.v(100): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/uart_tx.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(110) " "Verilog HDL assignment warning at uart_tx.v(110): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/uart_tx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(122) " "Verilog HDL assignment warning at uart_tx.v(122): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/uart_tx.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Scaling UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling " "Elaborating entity \"Frequency_Scaling\" for hierarchy \"UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\"" {  } { { "UART_Tx_Wrapper.v" "u_Frequency_Scaling" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/UART_Tx_Wrapper.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735600591495 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1735600591949 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1735600592077 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1735600592420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/output_files/UART_Tx_Wrapper.map.smsg " "Generated suppressed messages file C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART_testing/output_files/UART_Tx_Wrapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1735600592452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1735600592561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1735600592561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1735600592734 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1735600592734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1735600592734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1735600592734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735600592765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 31 04:46:32 2024 " "Processing ended: Tue Dec 31 04:46:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735600592765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735600592765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735600592765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1735600592765 ""}
