Info: Generated random seed: 5835163295606490598
Info: constrained 'clk_100p0' to bel 'X17/Y33/io0'
Info: constrained 'ICE_39' to bel 'X18/Y33/io1'
Info: constrained 'ICE_40' to bel 'X13/Y33/io0'
Info: constrained 'ICE_41' to bel 'X11/Y33/io0'
Info: constrained 'ICE_25' to bel 'X0/Y14/io0'
Info: constrained 'ICE_27' to bel 'X0/Y13/io1'
Info: constrained 'ICE_45' to bel 'X31/Y33/io0'
Info: constrained 'ICE_47' to bel 'X30/Y33/io0'
Info: constrained 'ICE_2' to bel 'X24/Y33/io1'
Info: constrained 'ICE_4' to bel 'X22/Y33/io0'
Info: constrained 'ICE_44' to bel 'X27/Y33/io0'
Info: constrained 'ICE_46' to bel 'X26/Y33/io1'
Info: constrained 'ICE_48' to bel 'X23/Y33/io1'
Info: constrained 'ICE_3' to bel 'X24/Y33/io0'
Info: constrained 'ICE_31' to bel 'X10/Y33/io1'
Info: constrained 'ICE_34' to bel 'X7/Y33/io1'
Info: constrained 'ICE_38' to bel 'X3/Y33/io0'
Info: constrained 'ICE_43' to bel 'X4/Y33/io1'
Info: constrained 'ICE_28' to bel 'X9/Y33/io0'
Info: constrained 'ICE_32' to bel 'X8/Y33/io0'
Info: constrained 'ICE_36' to bel 'X6/Y33/io1'
Info: constrained 'ICE_42' to bel 'X5/Y33/io1'
Info: constraining clock net 'pipelinec_inst.clk_50p0' to 50.00 MHz
Info: constraining clock net 'pipelinec_inst.clk_25p0' to 25.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1084 LCs used as LUT4 only
Info:      431 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      783 LCs used as DFF only
Info: Packing carries..
Info:       27 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       13 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll_inst.uut' has LOCK output, need to pass all outputs via LUT
Info:   LUT strategy for LOCK: move all users to new LUT
Info:   constrained 'pll_inst.uut_PLL$nextpnr_LOCK_lut_through' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk (fanout 906)
Info: promoting ICE_4$SB_IO_IN (fanout 308)
Info: promoting ICE_47_SB_DFFSR_Q_R[1] [reset] (fanout 36)
Info: promoting pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I3_O [reset] (fanout 35)
Info: promoting pipelinec_inst.tx_main_0clk_8a9cc85b.eth_8_tx_ethernet_top_c_l176_c23_dd12.header_SB_DFFESS_Q_S [reset] (fanout 24)
Info: promoting pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.rd_ptr_gray_sync2_reg_SB_LUT4_I1_1_O_SB_LUT4_I3_O [reset] (fanout 23)
Info: promoting pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.valid_out_pipe_reg_SB_LUT4_I2_O_SB_LUT4_I3_O [cen] (fanout 64)
Info: promoting pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_1_O [cen] (fanout 64)
Info: Constraining chains...
Info:       19 LCs used to legalise carry chains.
Info: Checksum: 0xb805dd9a

Info: Device utilisation:
Info: 	         ICESTORM_LC:    2334/   7680    30%
Info: 	        ICESTORM_RAM:       0/     32     0%
Info: 	               SB_IO:      22/    256     8%
Info: 	               SB_GB:       8/      8   100%
Info: 	        ICESTORM_PLL:       1/      2    50%
Info: 	         SB_WARMBOOT:       0/      1     0%

Info: Placed 24 cells based on constraints.
Info: Creating initial analytic placement for 2187 cells, random placement wirelen = 65701.
Info:     at initial placer iter 0, wirelen = 280
Info:     at initial placer iter 1, wirelen = 215
Info:     at initial placer iter 2, wirelen = 202
Info:     at initial placer iter 3, wirelen = 204
Info: Running main analytical placer, max placement attempts per cell = 699153.
Info:     at iteration #1, type ALL: wirelen solved = 202, spread = 7723, legal = 10816; time = 0.09s
Info:     at iteration #2, type ALL: wirelen solved = 1161, spread = 6741, legal = 10629; time = 0.12s
Info:     at iteration #3, type ALL: wirelen solved = 1382, spread = 6484, legal = 10163; time = 0.11s
Info:     at iteration #4, type ALL: wirelen solved = 1763, spread = 6207, legal = 9497; time = 0.09s
Info:     at iteration #5, type ALL: wirelen solved = 2080, spread = 5929, legal = 9381; time = 0.10s
Info:     at iteration #6, type ALL: wirelen solved = 2317, spread = 5981, legal = 9699; time = 0.10s
Info:     at iteration #7, type ALL: wirelen solved = 2671, spread = 5687, legal = 10419; time = 0.13s
Info:     at iteration #8, type ALL: wirelen solved = 2714, spread = 5863, legal = 9675; time = 0.10s
Info:     at iteration #9, type ALL: wirelen solved = 2856, spread = 5861, legal = 8766; time = 0.08s
Info:     at iteration #10, type ALL: wirelen solved = 3142, spread = 6576, legal = 8995; time = 0.08s
Info:     at iteration #11, type ALL: wirelen solved = 3515, spread = 6737, legal = 9385; time = 0.09s
Info:     at iteration #12, type ALL: wirelen solved = 3897, spread = 6371, legal = 10715; time = 0.14s
Info:     at iteration #13, type ALL: wirelen solved = 3800, spread = 6054, legal = 10154; time = 0.10s
Info:     at iteration #14, type ALL: wirelen solved = 3739, spread = 5589, legal = 9273; time = 0.09s
Info: HeAP Placer Time: 1.96s
Info:   of which solving equations: 0.80s
Info:   of which spreading cells: 0.11s
Info:   of which strict legalisation: 0.67s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 162, wirelen = 8766
Info:   at iteration #5: temp = 0.000000, timing cost = 240, wirelen = 7062
Info:   at iteration #10: temp = 0.000000, timing cost = 197, wirelen = 6446
Info:   at iteration #15: temp = 0.000000, timing cost = 202, wirelen = 6134
Info:   at iteration #20: temp = 0.000000, timing cost = 200, wirelen = 5882
Info:   at iteration #25: temp = 0.000000, timing cost = 187, wirelen = 5683
Info:   at iteration #30: temp = 0.000000, timing cost = 186, wirelen = 5623
Info:   at iteration #35: temp = 0.000000, timing cost = 183, wirelen = 5562
Info:   at iteration #37: temp = 0.000000, timing cost = 182, wirelen = 5554 
Info: SA placement time 4.96s

Info: Max frequency for clock 'ICE_4$SB_IO_IN_$glb_clk': 134.66 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock        'pll_clk_$glb_clk': 62.16 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                         -> posedge ICE_4$SB_IO_IN_$glb_clk: 3.03 ns
Info: Max delay posedge ICE_4$SB_IO_IN_$glb_clk -> <async>                        : 2.56 ns
Info: Max delay posedge ICE_4$SB_IO_IN_$glb_clk -> posedge pll_clk_$glb_clk       : 3.07 ns
Info: Max delay posedge pll_clk_$glb_clk        -> posedge ICE_4$SB_IO_IN_$glb_clk: 3.07 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ 12574,  13875) |*+
Info: [ 13875,  15176) |************+
Info: [ 15176,  16477) |***********+
Info: [ 16477,  17778) |****************+
Info: [ 17778,  19079) |*******************+
Info: [ 19079,  20380) | 
Info: [ 20380,  21681) | 
Info: [ 21681,  22982) | 
Info: [ 22982,  24283) |+
Info: [ 24283,  25584) |**+
Info: [ 25584,  26885) |********+
Info: [ 26885,  28186) |******+
Info: [ 28186,  29487) |*******+
Info: [ 29487,  30788) |***************+
Info: [ 30788,  32089) |**************+
Info: [ 32089,  33390) |*****************+
Info: [ 33390,  34691) |**************+
Info: [ 34691,  35992) |**************+
Info: [ 35992,  37293) |**************************+
Info: [ 37293,  38594) |************************************************************ 
Info: Checksum: 0xd216968e

Info: Routing..
Info: Setting up routing queue.
Info: Routing 6340 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       30        969 |   30   969 |      5388|       0.62       0.62|
Info:       2000 |       76       1912 |   46   943 |      4477|       0.29       0.91|
Info:       3000 |      142       2803 |   66   891 |      3561|       0.18       1.09|
Info:       4000 |      295       3619 |  153   816 |      2768|       0.13       1.22|
Info:       5000 |      467       4434 |  172   815 |      2005|       0.18       1.40|
Info:       6000 |      617       5263 |  150   829 |      1221|       0.24       1.63|
Info:       7000 |      720       6156 |  103   893 |       362|       0.15       1.78|
Info:       7364 |      723       6518 |    3   362 |         0|       0.48       2.26|
Info: Routing complete.
Info: Router1 time 2.26s
Info: Checksum: 0x4c502684

Info: Critical path report for clock 'ICE_4$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left_SB_DFFE_Q_1_D_SB_LUT4_O_LC.O
Info:    routing  0.59  1.13 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24_left[4] (15,32) -> (15,31)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.40  1.53 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:    routing  0.59  2.12 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3[2] (15,31) -> (15,31)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  2.43 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:    routing  0.59  3.02 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2] (15,31) -> (16,31)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  3.33 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l158_c31_8c24.left_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_LC.O
Info:    routing  0.59  3.92 Net ICE_47_SB_DFFSR_Q_D[3] (16,31) -> (16,31)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_and_rmii_eth_mac_h_l201_c38_891e.right_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  4.24 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_and_rmii_eth_mac_h_l201_c38_891e.right_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:    routing  0.59  4.82 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_and_rmii_eth_mac_h_l201_c38_891e.right_SB_LUT4_I1_O_SB_LUT4_I1_I3[2] (16,31) -> (16,31)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_and_rmii_eth_mac_h_l201_c38_891e.right_SB_LUT4_I1_O_SB_LUT4_I1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  5.14 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_and_rmii_eth_mac_h_l201_c38_891e.right_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:    routing  1.62  6.76 Net pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_and_rmii_eth_mac_h_l201_c38_891e.right_SB_LUT4_I1_O_SB_LUT4_I1_O (16,31) -> (16,30)
Info:                          Sink pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l167_c6_6409.left_SB_DFFESR_Q_1_DFFLC.CEN
Info:      setup  0.10  6.86 Source pipelinec_inst.rmii_tx_mac_instance_0clk_715a9e3e.rmii_tx_mac_rmii_eth_mac_c_l58_c27_7e55.bin_op_eq_rmii_eth_mac_h_l167_c6_6409.left_SB_DFFESR_Q_1_DFFLC.CEN
Info: 2.30 ns logic, 4.57 ns routing

Info: Critical path report for clock 'pll_clk_$glb_clk' (posedge -> posedge):
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.data_in_SB_DFFE_Q_100_DFFLC.O
Info:    routing  0.59  1.13 Net pipelinec_inst.global_to_module[380] (9,29) -> (9,29)
Info:                          Sink pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:      logic  0.45  1.58 Source pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:    routing  0.90  2.48 Net pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] (9,29) -> (7,29)
Info:                          Sink pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.38  2.86 Source pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_LC.O
Info:    routing  0.59  3.44 Net pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1] (7,29) -> (7,28)
Info:                          Sink pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I1
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.40  3.84 Source pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:    routing  0.90  4.75 Net pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O[2] (7,28) -> (9,28)
Info:                          Sink pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  5.06 Source pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:    routing  0.59  5.65 Net pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O[3] (9,28) -> (10,28)
Info:                          Sink pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.out_counter_mux_ethernet_top_c_l77_c722_6cf8.iffalse_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  5.97 Source pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.out_counter_mux_ethernet_top_c_l77_c722_6cf8.iffalse_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_LC.O
Info:    routing  0.59  6.55 Net pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_and_ethernet_top_c_l77_c725_361a.right_SB_LUT4_I0_O[1] (10,28) -> (10,29)
Info:                          Sink pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_and_ethernet_top_c_l77_c725_361a.right_SB_LUT4_I0_O_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  6.87 Source pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.work_deserialize_type_byte_deserializer_ethernet_top_c_l77_c377_900a.work_deserialize_type_byte_deserializer_deserializer_in_to_out_ethernet_top_c_l77_c1802_576e.bin_op_and_ethernet_top_c_l77_c725_361a.right_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:    routing  1.96  8.83 Net pipelinec_inst.loopback_headers_fifo_fifo.pipelinec_fifo_fwft_inst.wr_ptr_reg_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1] (10,29) -> (4,22)
Info:                          Sink pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_and_axis_h_l282_c631_ef36.return_output_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  9.14 Source pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_and_axis_h_l282_c631_ef36.return_output_SB_LUT4_O_LC.O
Info:    routing  1.96  11.10 Net pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_O[1] (4,22) -> (11,30)
Info:                          Sink pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_O_SB_LUT4_I2_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      logic  0.31  11.42 Source pipelinec_inst.rx_main_0clk_646cd2b5.eth_8_rx_ethernet_top_c_l115_c23_648d.counter_mux_eth_8_h_l94_c7_9a01.cond_SB_LUT4_I2_O_SB_LUT4_I2_LC.O
Info:    routing  1.30  12.72 Net pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.left_SB_DFFESR_Q_E (11,30) -> (10,31)
Info:                          Sink pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.left_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.CEN
Info:      setup  0.10  12.82 Source pipelinec_inst.rx_main_0clk_646cd2b5.work_deserialize_ethernet_top_c_l128_c30_10de.axis8_max_len_limiter_ethernet_top_c_l77_c36_35c2.bin_op_plus_axis_h_l282_c686_1973.left_SB_DFFESR_Q_1_D_SB_LUT4_O_LC.CEN
Info: 3.44 ns logic, 9.38 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge ICE_4$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:     source  0.00  0.00 Source ICE_3$sb_io.D_IN_0
Info:    routing  2.86  2.86 Net ICE_3$SB_IO_IN (24,33) -> (3,31)
Info:                          Sink pipelinec_inst.rmii_connect_0clk_380ecc95.module_to_global.rmii_crs_dv_SB_DFF_Q_DFFLC.I0
Info:                          Defined in:
Info:                               top_pins.svh:20.7-20.12
Info:      setup  0.47  3.33 Source pipelinec_inst.rmii_connect_0clk_380ecc95.module_to_global.rmii_crs_dv_SB_DFF_Q_DFFLC.I0
Info: 0.47 ns logic, 2.86 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_4$SB_IO_IN_$glb_clk' -> '<async>':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source ICE_45_SB_DFFSR_Q_D_SB_LUT4_O_LC.O
Info:    routing  2.22  2.76 Net ICE_45$SB_IO_OUT (18,31) -> (31,33)
Info:                          Sink ICE_45$sb_io.D_OUT_0
Info:                          Defined in:
Info:                               top_pins.svh:12.7-12.13
Info: 0.54 ns logic, 2.22 ns routing

Info: Critical path report for cross-domain path 'posedge ICE_4$SB_IO_IN_$glb_clk' -> 'posedge pll_clk_$glb_clk':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0]_SB_DFFE_Q_5_DFFLC.O
Info:    routing  1.28  1.82 Net pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[0][3] (1,26) -> (3,27)
Info:                          Sink pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.dout_slv_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I1
Info:      logic  0.40  2.22 Source pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.dout_slv_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:    routing  0.59  2.81 Net pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.dout_slv_SB_DFF_Q_4_D_SB_LUT4_O_I2[2] (3,27) -> (4,28)
Info:                          Sink pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.dout_slv_SB_DFF_Q_4_D_SB_LUT4_O_LC.I3
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.34  3.14 Source pipelinec_inst.no_skid_rmii_eth_mac_rx_fifo_fifo.dout_slv_SB_DFF_Q_4_D_SB_LUT4_O_LC.I3
Info: 1.27 ns logic, 1.87 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_$glb_clk' -> 'posedge ICE_4$SB_IO_IN_$glb_clk':
Info:       type curr  total name
Info:   clk-to-q  0.54  0.54 Source pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[2]_SB_DFFE_Q_4_DFFLC.O
Info:    routing  0.90  1.44 Net pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.mem[2][4] (16,19) -> (18,19)
Info:                          Sink pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.output_stream_pipe_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:      logic  0.40  1.84 Source pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.output_stream_pipe_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:    routing  0.59  2.43 Net pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.output_stream_pipe_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1] (18,19) -> (19,20)
Info:                          Sink pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.output_stream_pipe_reg_SB_DFFE_Q_4_D_SB_LUT4_O_LC.I2
Info:                          Defined in:
Info:                               /home/devel/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:      setup  0.40  2.83 Source pipelinec_inst.no_skid_rmii_eth_mac_tx_fifo_fifo.pipelinec_fifo_fwft_inst.output_stream_pipe_reg_SB_DFFE_Q_4_D_SB_LUT4_O_LC.I2
Info: 1.34 ns logic, 1.49 ns routing

Info: Max frequency for clock 'ICE_4$SB_IO_IN_$glb_clk': 145.69 MHz (PASS at 50.00 MHz)
Info: Max frequency for clock        'pll_clk_$glb_clk': 78.00 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                         -> posedge ICE_4$SB_IO_IN_$glb_clk: 3.33 ns
Info: Max delay posedge ICE_4$SB_IO_IN_$glb_clk -> <async>                        : 2.76 ns
Info: Max delay posedge ICE_4$SB_IO_IN_$glb_clk -> posedge pll_clk_$glb_clk       : 3.14 ns
Info: Max delay posedge pll_clk_$glb_clk        -> posedge ICE_4$SB_IO_IN_$glb_clk: 2.83 ns

Info: Slack histogram:
Info:  legend: * represents 14 endpoint(s)
Info:          + represents [1,14) endpoint(s)
Info: [ 13136,  14407) |******+
Info: [ 14407,  15678) |******+
Info: [ 15678,  16949) |****************+
Info: [ 16949,  18220) |***********+
Info: [ 18220,  19491) |***********+
Info: [ 19491,  20762) | 
Info: [ 20762,  22033) | 
Info: [ 22033,  23304) | 
Info: [ 23304,  24575) | 
Info: [ 24575,  25846) | 
Info: [ 25846,  27117) | 
Info: [ 27117,  28388) |****+
Info: [ 28388,  29659) |*********+
Info: [ 29659,  30930) |*************+
Info: [ 30930,  32201) |*******+
Info: [ 32201,  33472) |*******************+
Info: [ 33472,  34743) |***************+
Info: [ 34743,  36014) |****************+
Info: [ 36014,  37285) |***************+
Info: [ 37285,  38556) |************************************************************ 

Info: Program finished normally.
