// Seed: 1775877832
module module_0 (
    output tri id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    output supply1 id_4,
    input wand id_5
);
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    output tri id_1,
    output supply1 id_2,
    input tri id_3,
    output uwire id_4
);
  wire  id_6;
  uwire id_7 = 1'b0;
  module_0(
      id_4, id_0, id_4, id_0, id_2, id_0
  );
  wire id_8;
  initial id_1 = 1;
  always @(posedge 1 or posedge 1) begin
    id_2 = 1 >= 1'b0;
  end
endmodule
