
Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043c4  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .code_in_ram  000000ac  0800454c  0800454c  0000554c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000950  080045f8  080045f8  000055f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08004f48  08004f48  0000607c  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  08004f48  08004f48  00005f48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08004f50  08004f50  0000607c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08004f50  08004f50  00005f50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  08004f54  08004f54  00005f54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         0000007c  20000000  08004f58  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .ccmram       00000000  10000000  10000000  0000607c  2**0
                  CONTENTS
 11 .bss          00000284  2000007c  2000007c  0000607c  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20000300  20000300  0000607c  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 14 .debug_info   00013a67  00000000  00000000  000060ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000372d  00000000  00000000  00019b13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000be0  00000000  00000000  0001d240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000008e4  00000000  00000000  0001de20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024c80  00000000  00000000  0001e704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001583c  00000000  00000000  00043384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d0500  00000000  00000000  00058bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001290c0  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000239c  00000000  00000000  00129104  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loclists 00006552  00000000  00000000  0012b4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000067  00000000  00000000  001319f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004534 	.word	0x08004534

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08004534 	.word	0x08004534

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_uldivmod>:
 8000a74:	b953      	cbnz	r3, 8000a8c <__aeabi_uldivmod+0x18>
 8000a76:	b94a      	cbnz	r2, 8000a8c <__aeabi_uldivmod+0x18>
 8000a78:	2900      	cmp	r1, #0
 8000a7a:	bf08      	it	eq
 8000a7c:	2800      	cmpeq	r0, #0
 8000a7e:	bf1c      	itt	ne
 8000a80:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a84:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a88:	f000 b9be 	b.w	8000e08 <__aeabi_idiv0>
 8000a8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a94:	f000 f83c 	bl	8000b10 <__udivmoddi4>
 8000a98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa0:	b004      	add	sp, #16
 8000aa2:	4770      	bx	lr

08000aa4 <__aeabi_d2lz>:
 8000aa4:	b538      	push	{r3, r4, r5, lr}
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	4604      	mov	r4, r0
 8000aac:	460d      	mov	r5, r1
 8000aae:	f7ff ffb9 	bl	8000a24 <__aeabi_dcmplt>
 8000ab2:	b928      	cbnz	r0, 8000ac0 <__aeabi_d2lz+0x1c>
 8000ab4:	4620      	mov	r0, r4
 8000ab6:	4629      	mov	r1, r5
 8000ab8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000abc:	f000 b80a 	b.w	8000ad4 <__aeabi_d2ulz>
 8000ac0:	4620      	mov	r0, r4
 8000ac2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000ac6:	f000 f805 	bl	8000ad4 <__aeabi_d2ulz>
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	bd38      	pop	{r3, r4, r5, pc}
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2ulz>:
 8000ad4:	b5d0      	push	{r4, r6, r7, lr}
 8000ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <__aeabi_d2ulz+0x34>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	4606      	mov	r6, r0
 8000adc:	460f      	mov	r7, r1
 8000ade:	f7ff fd2f 	bl	8000540 <__aeabi_dmul>
 8000ae2:	f000 f993 	bl	8000e0c <__aeabi_d2uiz>
 8000ae6:	4604      	mov	r4, r0
 8000ae8:	f7ff fcb0 	bl	800044c <__aeabi_ui2d>
 8000aec:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <__aeabi_d2ulz+0x38>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	f7ff fd26 	bl	8000540 <__aeabi_dmul>
 8000af4:	4602      	mov	r2, r0
 8000af6:	460b      	mov	r3, r1
 8000af8:	4630      	mov	r0, r6
 8000afa:	4639      	mov	r1, r7
 8000afc:	f7ff fb68 	bl	80001d0 <__aeabi_dsub>
 8000b00:	f000 f984 	bl	8000e0c <__aeabi_d2uiz>
 8000b04:	4621      	mov	r1, r4
 8000b06:	bdd0      	pop	{r4, r6, r7, pc}
 8000b08:	3df00000 	.word	0x3df00000
 8000b0c:	41f00000 	.word	0x41f00000

08000b10 <__udivmoddi4>:
 8000b10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b14:	9d08      	ldr	r5, [sp, #32]
 8000b16:	468e      	mov	lr, r1
 8000b18:	4604      	mov	r4, r0
 8000b1a:	4688      	mov	r8, r1
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d14a      	bne.n	8000bb6 <__udivmoddi4+0xa6>
 8000b20:	428a      	cmp	r2, r1
 8000b22:	4617      	mov	r7, r2
 8000b24:	d962      	bls.n	8000bec <__udivmoddi4+0xdc>
 8000b26:	fab2 f682 	clz	r6, r2
 8000b2a:	b14e      	cbz	r6, 8000b40 <__udivmoddi4+0x30>
 8000b2c:	f1c6 0320 	rsb	r3, r6, #32
 8000b30:	fa01 f806 	lsl.w	r8, r1, r6
 8000b34:	fa20 f303 	lsr.w	r3, r0, r3
 8000b38:	40b7      	lsls	r7, r6
 8000b3a:	ea43 0808 	orr.w	r8, r3, r8
 8000b3e:	40b4      	lsls	r4, r6
 8000b40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b44:	fa1f fc87 	uxth.w	ip, r7
 8000b48:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b4c:	0c23      	lsrs	r3, r4, #16
 8000b4e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b56:	fb01 f20c 	mul.w	r2, r1, ip
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	d909      	bls.n	8000b72 <__udivmoddi4+0x62>
 8000b5e:	18fb      	adds	r3, r7, r3
 8000b60:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000b64:	f080 80ea 	bcs.w	8000d3c <__udivmoddi4+0x22c>
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	f240 80e7 	bls.w	8000d3c <__udivmoddi4+0x22c>
 8000b6e:	3902      	subs	r1, #2
 8000b70:	443b      	add	r3, r7
 8000b72:	1a9a      	subs	r2, r3, r2
 8000b74:	b2a3      	uxth	r3, r4
 8000b76:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b7a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b82:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b86:	459c      	cmp	ip, r3
 8000b88:	d909      	bls.n	8000b9e <__udivmoddi4+0x8e>
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000b90:	f080 80d6 	bcs.w	8000d40 <__udivmoddi4+0x230>
 8000b94:	459c      	cmp	ip, r3
 8000b96:	f240 80d3 	bls.w	8000d40 <__udivmoddi4+0x230>
 8000b9a:	443b      	add	r3, r7
 8000b9c:	3802      	subs	r0, #2
 8000b9e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ba2:	eba3 030c 	sub.w	r3, r3, ip
 8000ba6:	2100      	movs	r1, #0
 8000ba8:	b11d      	cbz	r5, 8000bb2 <__udivmoddi4+0xa2>
 8000baa:	40f3      	lsrs	r3, r6
 8000bac:	2200      	movs	r2, #0
 8000bae:	e9c5 3200 	strd	r3, r2, [r5]
 8000bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb6:	428b      	cmp	r3, r1
 8000bb8:	d905      	bls.n	8000bc6 <__udivmoddi4+0xb6>
 8000bba:	b10d      	cbz	r5, 8000bc0 <__udivmoddi4+0xb0>
 8000bbc:	e9c5 0100 	strd	r0, r1, [r5]
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4608      	mov	r0, r1
 8000bc4:	e7f5      	b.n	8000bb2 <__udivmoddi4+0xa2>
 8000bc6:	fab3 f183 	clz	r1, r3
 8000bca:	2900      	cmp	r1, #0
 8000bcc:	d146      	bne.n	8000c5c <__udivmoddi4+0x14c>
 8000bce:	4573      	cmp	r3, lr
 8000bd0:	d302      	bcc.n	8000bd8 <__udivmoddi4+0xc8>
 8000bd2:	4282      	cmp	r2, r0
 8000bd4:	f200 8105 	bhi.w	8000de2 <__udivmoddi4+0x2d2>
 8000bd8:	1a84      	subs	r4, r0, r2
 8000bda:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bde:	2001      	movs	r0, #1
 8000be0:	4690      	mov	r8, r2
 8000be2:	2d00      	cmp	r5, #0
 8000be4:	d0e5      	beq.n	8000bb2 <__udivmoddi4+0xa2>
 8000be6:	e9c5 4800 	strd	r4, r8, [r5]
 8000bea:	e7e2      	b.n	8000bb2 <__udivmoddi4+0xa2>
 8000bec:	2a00      	cmp	r2, #0
 8000bee:	f000 8090 	beq.w	8000d12 <__udivmoddi4+0x202>
 8000bf2:	fab2 f682 	clz	r6, r2
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	f040 80a4 	bne.w	8000d44 <__udivmoddi4+0x234>
 8000bfc:	1a8a      	subs	r2, r1, r2
 8000bfe:	0c03      	lsrs	r3, r0, #16
 8000c00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c04:	b280      	uxth	r0, r0
 8000c06:	b2bc      	uxth	r4, r7
 8000c08:	2101      	movs	r1, #1
 8000c0a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c0e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c16:	fb04 f20c 	mul.w	r2, r4, ip
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d907      	bls.n	8000c2e <__udivmoddi4+0x11e>
 8000c1e:	18fb      	adds	r3, r7, r3
 8000c20:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000c24:	d202      	bcs.n	8000c2c <__udivmoddi4+0x11c>
 8000c26:	429a      	cmp	r2, r3
 8000c28:	f200 80e0 	bhi.w	8000dec <__udivmoddi4+0x2dc>
 8000c2c:	46c4      	mov	ip, r8
 8000c2e:	1a9b      	subs	r3, r3, r2
 8000c30:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c34:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c38:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c3c:	fb02 f404 	mul.w	r4, r2, r4
 8000c40:	429c      	cmp	r4, r3
 8000c42:	d907      	bls.n	8000c54 <__udivmoddi4+0x144>
 8000c44:	18fb      	adds	r3, r7, r3
 8000c46:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000c4a:	d202      	bcs.n	8000c52 <__udivmoddi4+0x142>
 8000c4c:	429c      	cmp	r4, r3
 8000c4e:	f200 80ca 	bhi.w	8000de6 <__udivmoddi4+0x2d6>
 8000c52:	4602      	mov	r2, r0
 8000c54:	1b1b      	subs	r3, r3, r4
 8000c56:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c5a:	e7a5      	b.n	8000ba8 <__udivmoddi4+0x98>
 8000c5c:	f1c1 0620 	rsb	r6, r1, #32
 8000c60:	408b      	lsls	r3, r1
 8000c62:	fa22 f706 	lsr.w	r7, r2, r6
 8000c66:	431f      	orrs	r7, r3
 8000c68:	fa0e f401 	lsl.w	r4, lr, r1
 8000c6c:	fa20 f306 	lsr.w	r3, r0, r6
 8000c70:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c74:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c78:	4323      	orrs	r3, r4
 8000c7a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c7e:	fa1f fc87 	uxth.w	ip, r7
 8000c82:	fbbe f0f9 	udiv	r0, lr, r9
 8000c86:	0c1c      	lsrs	r4, r3, #16
 8000c88:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c8c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c90:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c94:	45a6      	cmp	lr, r4
 8000c96:	fa02 f201 	lsl.w	r2, r2, r1
 8000c9a:	d909      	bls.n	8000cb0 <__udivmoddi4+0x1a0>
 8000c9c:	193c      	adds	r4, r7, r4
 8000c9e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ca2:	f080 809c 	bcs.w	8000dde <__udivmoddi4+0x2ce>
 8000ca6:	45a6      	cmp	lr, r4
 8000ca8:	f240 8099 	bls.w	8000dde <__udivmoddi4+0x2ce>
 8000cac:	3802      	subs	r0, #2
 8000cae:	443c      	add	r4, r7
 8000cb0:	eba4 040e 	sub.w	r4, r4, lr
 8000cb4:	fa1f fe83 	uxth.w	lr, r3
 8000cb8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cbc:	fb09 4413 	mls	r4, r9, r3, r4
 8000cc0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cc4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cc8:	45a4      	cmp	ip, r4
 8000cca:	d908      	bls.n	8000cde <__udivmoddi4+0x1ce>
 8000ccc:	193c      	adds	r4, r7, r4
 8000cce:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000cd2:	f080 8082 	bcs.w	8000dda <__udivmoddi4+0x2ca>
 8000cd6:	45a4      	cmp	ip, r4
 8000cd8:	d97f      	bls.n	8000dda <__udivmoddi4+0x2ca>
 8000cda:	3b02      	subs	r3, #2
 8000cdc:	443c      	add	r4, r7
 8000cde:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ce2:	eba4 040c 	sub.w	r4, r4, ip
 8000ce6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cea:	4564      	cmp	r4, ip
 8000cec:	4673      	mov	r3, lr
 8000cee:	46e1      	mov	r9, ip
 8000cf0:	d362      	bcc.n	8000db8 <__udivmoddi4+0x2a8>
 8000cf2:	d05f      	beq.n	8000db4 <__udivmoddi4+0x2a4>
 8000cf4:	b15d      	cbz	r5, 8000d0e <__udivmoddi4+0x1fe>
 8000cf6:	ebb8 0203 	subs.w	r2, r8, r3
 8000cfa:	eb64 0409 	sbc.w	r4, r4, r9
 8000cfe:	fa04 f606 	lsl.w	r6, r4, r6
 8000d02:	fa22 f301 	lsr.w	r3, r2, r1
 8000d06:	431e      	orrs	r6, r3
 8000d08:	40cc      	lsrs	r4, r1
 8000d0a:	e9c5 6400 	strd	r6, r4, [r5]
 8000d0e:	2100      	movs	r1, #0
 8000d10:	e74f      	b.n	8000bb2 <__udivmoddi4+0xa2>
 8000d12:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d16:	0c01      	lsrs	r1, r0, #16
 8000d18:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d22:	463b      	mov	r3, r7
 8000d24:	4638      	mov	r0, r7
 8000d26:	463c      	mov	r4, r7
 8000d28:	46b8      	mov	r8, r7
 8000d2a:	46be      	mov	lr, r7
 8000d2c:	2620      	movs	r6, #32
 8000d2e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d32:	eba2 0208 	sub.w	r2, r2, r8
 8000d36:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d3a:	e766      	b.n	8000c0a <__udivmoddi4+0xfa>
 8000d3c:	4601      	mov	r1, r0
 8000d3e:	e718      	b.n	8000b72 <__udivmoddi4+0x62>
 8000d40:	4610      	mov	r0, r2
 8000d42:	e72c      	b.n	8000b9e <__udivmoddi4+0x8e>
 8000d44:	f1c6 0220 	rsb	r2, r6, #32
 8000d48:	fa2e f302 	lsr.w	r3, lr, r2
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	40b1      	lsls	r1, r6
 8000d50:	fa20 f202 	lsr.w	r2, r0, r2
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d5e:	b2bc      	uxth	r4, r7
 8000d60:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d64:	0c11      	lsrs	r1, r2, #16
 8000d66:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6a:	fb08 f904 	mul.w	r9, r8, r4
 8000d6e:	40b0      	lsls	r0, r6
 8000d70:	4589      	cmp	r9, r1
 8000d72:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d76:	b280      	uxth	r0, r0
 8000d78:	d93e      	bls.n	8000df8 <__udivmoddi4+0x2e8>
 8000d7a:	1879      	adds	r1, r7, r1
 8000d7c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000d80:	d201      	bcs.n	8000d86 <__udivmoddi4+0x276>
 8000d82:	4589      	cmp	r9, r1
 8000d84:	d81f      	bhi.n	8000dc6 <__udivmoddi4+0x2b6>
 8000d86:	eba1 0109 	sub.w	r1, r1, r9
 8000d8a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d8e:	fb09 f804 	mul.w	r8, r9, r4
 8000d92:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d96:	b292      	uxth	r2, r2
 8000d98:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d9c:	4542      	cmp	r2, r8
 8000d9e:	d229      	bcs.n	8000df4 <__udivmoddi4+0x2e4>
 8000da0:	18ba      	adds	r2, r7, r2
 8000da2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000da6:	d2c4      	bcs.n	8000d32 <__udivmoddi4+0x222>
 8000da8:	4542      	cmp	r2, r8
 8000daa:	d2c2      	bcs.n	8000d32 <__udivmoddi4+0x222>
 8000dac:	f1a9 0102 	sub.w	r1, r9, #2
 8000db0:	443a      	add	r2, r7
 8000db2:	e7be      	b.n	8000d32 <__udivmoddi4+0x222>
 8000db4:	45f0      	cmp	r8, lr
 8000db6:	d29d      	bcs.n	8000cf4 <__udivmoddi4+0x1e4>
 8000db8:	ebbe 0302 	subs.w	r3, lr, r2
 8000dbc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dc0:	3801      	subs	r0, #1
 8000dc2:	46e1      	mov	r9, ip
 8000dc4:	e796      	b.n	8000cf4 <__udivmoddi4+0x1e4>
 8000dc6:	eba7 0909 	sub.w	r9, r7, r9
 8000dca:	4449      	add	r1, r9
 8000dcc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dd0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dd4:	fb09 f804 	mul.w	r8, r9, r4
 8000dd8:	e7db      	b.n	8000d92 <__udivmoddi4+0x282>
 8000dda:	4673      	mov	r3, lr
 8000ddc:	e77f      	b.n	8000cde <__udivmoddi4+0x1ce>
 8000dde:	4650      	mov	r0, sl
 8000de0:	e766      	b.n	8000cb0 <__udivmoddi4+0x1a0>
 8000de2:	4608      	mov	r0, r1
 8000de4:	e6fd      	b.n	8000be2 <__udivmoddi4+0xd2>
 8000de6:	443b      	add	r3, r7
 8000de8:	3a02      	subs	r2, #2
 8000dea:	e733      	b.n	8000c54 <__udivmoddi4+0x144>
 8000dec:	f1ac 0c02 	sub.w	ip, ip, #2
 8000df0:	443b      	add	r3, r7
 8000df2:	e71c      	b.n	8000c2e <__udivmoddi4+0x11e>
 8000df4:	4649      	mov	r1, r9
 8000df6:	e79c      	b.n	8000d32 <__udivmoddi4+0x222>
 8000df8:	eba1 0109 	sub.w	r1, r1, r9
 8000dfc:	46c4      	mov	ip, r8
 8000dfe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e02:	fb09 f804 	mul.w	r8, r9, r4
 8000e06:	e7c4      	b.n	8000d92 <__udivmoddi4+0x282>

08000e08 <__aeabi_idiv0>:
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop

08000e0c <__aeabi_d2uiz>:
 8000e0c:	004a      	lsls	r2, r1, #1
 8000e0e:	d211      	bcs.n	8000e34 <__aeabi_d2uiz+0x28>
 8000e10:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000e14:	d211      	bcs.n	8000e3a <__aeabi_d2uiz+0x2e>
 8000e16:	d50d      	bpl.n	8000e34 <__aeabi_d2uiz+0x28>
 8000e18:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000e1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e20:	d40e      	bmi.n	8000e40 <__aeabi_d2uiz+0x34>
 8000e22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e26:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000e2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000e2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000e32:	4770      	bx	lr
 8000e34:	f04f 0000 	mov.w	r0, #0
 8000e38:	4770      	bx	lr
 8000e3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e3e:	d102      	bne.n	8000e46 <__aeabi_d2uiz+0x3a>
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e44:	4770      	bx	lr
 8000e46:	f04f 0000 	mov.w	r0, #0
 8000e4a:	4770      	bx	lr

08000e4c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e4e:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e50:	2400      	movs	r4, #0
 8000e52:	9405      	str	r4, [sp, #20]
 8000e54:	9406      	str	r4, [sp, #24]
 8000e56:	9407      	str	r4, [sp, #28]
 8000e58:	9408      	str	r4, [sp, #32]
 8000e5a:	9409      	str	r4, [sp, #36]	@ 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e5c:	9400      	str	r4, [sp, #0]
 8000e5e:	4b2a      	ldr	r3, [pc, #168]	@ (8000f08 <MX_GPIO_Init+0xbc>)
 8000e60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e62:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000e66:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e68:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e6a:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000e6e:	9200      	str	r2, [sp, #0]
 8000e70:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e72:	9401      	str	r4, [sp, #4]
 8000e74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e76:	f042 0201 	orr.w	r2, r2, #1
 8000e7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e7e:	f002 0201 	and.w	r2, r2, #1
 8000e82:	9201      	str	r2, [sp, #4]
 8000e84:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e86:	9402      	str	r4, [sp, #8]
 8000e88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e8a:	f042 0204 	orr.w	r2, r2, #4
 8000e8e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000e90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e92:	f002 0204 	and.w	r2, r2, #4
 8000e96:	9202      	str	r2, [sp, #8]
 8000e98:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e9a:	9403      	str	r4, [sp, #12]
 8000e9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000e9e:	f042 0208 	orr.w	r2, r2, #8
 8000ea2:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ea4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ea6:	f002 0208 	and.w	r2, r2, #8
 8000eaa:	9203      	str	r2, [sp, #12]
 8000eac:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eae:	9404      	str	r4, [sp, #16]
 8000eb0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000eb2:	f042 0202 	orr.w	r2, r2, #2
 8000eb6:	631a      	str	r2, [r3, #48]	@ 0x30
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	f003 0302 	and.w	r3, r3, #2
 8000ebe:	9304      	str	r3, [sp, #16]
 8000ec0:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
 8000ec2:	4f12      	ldr	r7, [pc, #72]	@ (8000f0c <MX_GPIO_Init+0xc0>)
 8000ec4:	4622      	mov	r2, r4
 8000ec6:	2110      	movs	r1, #16
 8000ec8:	4638      	mov	r0, r7
 8000eca:	f000 fe13 	bl	8001af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000ece:	4d10      	ldr	r5, [pc, #64]	@ (8000f10 <MX_GPIO_Init+0xc4>)
 8000ed0:	4622      	mov	r2, r4
 8000ed2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ed6:	4628      	mov	r0, r5
 8000ed8:	f000 fe0c 	bl	8001af4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CS_Pin */
  GPIO_InitStruct.Pin = CS_Pin;
 8000edc:	2310      	movs	r3, #16
 8000ede:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee0:	2601      	movs	r6, #1
 8000ee2:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 8000ee8:	a905      	add	r1, sp, #20
 8000eea:	4638      	mov	r0, r7
 8000eec:	f000 fd0c 	bl	8001908 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000ef0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ef4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef6:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef8:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efa:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000efc:	a905      	add	r1, sp, #20
 8000efe:	4628      	mov	r0, r5
 8000f00:	f000 fd02 	bl	8001908 <HAL_GPIO_Init>

}
 8000f04:	b00b      	add	sp, #44	@ 0x2c
 8000f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f08:	40023800 	.word	0x40023800
 8000f0c:	40020800 	.word	0x40020800
 8000f10:	40020c00 	.word	0x40020c00

08000f14 <ITM_SendChar>:
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f14:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f18:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000f1c:	f013 0f01 	tst.w	r3, #1
 8000f20:	d011      	beq.n	8000f46 <ITM_SendChar+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f22:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f26:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f2a:	f013 0f01 	tst.w	r3, #1
 8000f2e:	d101      	bne.n	8000f34 <ITM_SendChar+0x20>
 8000f30:	4770      	bx	lr
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 8000f32:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f34:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d0f9      	beq.n	8000f32 <ITM_SendChar+0x1e>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f3e:	b2c3      	uxtb	r3, r0
 8000f40:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000f44:	7013      	strb	r3, [r2, #0]
  }
  return (ch);
}
 8000f46:	4770      	bx	lr

08000f48 <stm32_log_out>:
    Error_Handler();
  }
}

/* USER CODE BEGIN 4 */
int stm32_log_out(int ch, lwprintf_t* p) {
 8000f48:	b510      	push	{r4, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	4604      	mov	r4, r0

	uint8_t c = (uint8_t)ch;
 8000f4e:	b2c3      	uxtb	r3, r0
 8000f50:	f88d 3007 	strb.w	r3, [sp, #7]

	/* Don't print zero */
	if (c == '\0') {
 8000f54:	b913      	cbnz	r3, 8000f5c <stm32_log_out+0x14>
	}
	ITM_SendChar(ch);
	//add uart
	HAL_UART_Transmit(&huart1, &c, 1, 1);
	return ch;
}
 8000f56:	4620      	mov	r0, r4
 8000f58:	b002      	add	sp, #8
 8000f5a:	bd10      	pop	{r4, pc}
	ITM_SendChar(ch);
 8000f5c:	f7ff ffda 	bl	8000f14 <ITM_SendChar>
	HAL_UART_Transmit(&huart1, &c, 1, 1);
 8000f60:	2301      	movs	r3, #1
 8000f62:	461a      	mov	r2, r3
 8000f64:	f10d 0107 	add.w	r1, sp, #7
 8000f68:	4801      	ldr	r0, [pc, #4]	@ (8000f70 <stm32_log_out+0x28>)
 8000f6a:	f001 fa54 	bl	8002416 <HAL_UART_Transmit>
	return ch;
 8000f6e:	e7f2      	b.n	8000f56 <stm32_log_out+0xe>
 8000f70:	2000015c 	.word	0x2000015c

08000f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f74:	b500      	push	{lr}
 8000f76:	b085      	sub	sp, #20
  /* USER CODE BEGIN Error_Handler_Debug */
	STM32_LOGE(TAG, "%s, line: %d", __FILE__,__LINE__);
 8000f78:	f003 f95a 	bl	8004230 <stm32_log_timestamp>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	4906      	ldr	r1, [pc, #24]	@ (8000f98 <Error_Handler+0x24>)
 8000f80:	22fb      	movs	r2, #251	@ 0xfb
 8000f82:	9202      	str	r2, [sp, #8]
 8000f84:	4a05      	ldr	r2, [pc, #20]	@ (8000f9c <Error_Handler+0x28>)
 8000f86:	9201      	str	r2, [sp, #4]
 8000f88:	9100      	str	r1, [sp, #0]
 8000f8a:	4a05      	ldr	r2, [pc, #20]	@ (8000fa0 <Error_Handler+0x2c>)
 8000f8c:	2001      	movs	r0, #1
 8000f8e:	f003 f953 	bl	8004238 <stm32_log_write>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f92:	b672      	cpsid	i
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000f94:	e7fe      	b.n	8000f94 <Error_Handler+0x20>
 8000f96:	bf00      	nop
 8000f98:	08004614 	.word	0x08004614
 8000f9c:	0800461c 	.word	0x0800461c
 8000fa0:	080045f8 	.word	0x080045f8

08000fa4 <SystemClock_Config>:
{
 8000fa4:	b500      	push	{lr}
 8000fa6:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa8:	2230      	movs	r2, #48	@ 0x30
 8000faa:	2100      	movs	r1, #0
 8000fac:	a808      	add	r0, sp, #32
 8000fae:	f003 fa25 	bl	80043fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	9303      	str	r3, [sp, #12]
 8000fb6:	9304      	str	r3, [sp, #16]
 8000fb8:	9305      	str	r3, [sp, #20]
 8000fba:	9306      	str	r3, [sp, #24]
 8000fbc:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fbe:	9301      	str	r3, [sp, #4]
 8000fc0:	4a20      	ldr	r2, [pc, #128]	@ (8001044 <SystemClock_Config+0xa0>)
 8000fc2:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000fc4:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 8000fc8:	6411      	str	r1, [r2, #64]	@ 0x40
 8000fca:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000fcc:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000fd0:	9201      	str	r2, [sp, #4]
 8000fd2:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd4:	9302      	str	r3, [sp, #8]
 8000fd6:	4b1c      	ldr	r3, [pc, #112]	@ (8001048 <SystemClock_Config+0xa4>)
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000fde:	601a      	str	r2, [r3, #0]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fe6:	9302      	str	r3, [sp, #8]
 8000fe8:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fea:	2301      	movs	r3, #1
 8000fec:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ff2:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ff8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000ffc:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ffe:	2204      	movs	r2, #4
 8001000:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001002:	22a8      	movs	r2, #168	@ 0xa8
 8001004:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001006:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001008:	2307      	movs	r3, #7
 800100a:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100c:	a808      	add	r0, sp, #32
 800100e:	f000 fd81 	bl	8001b14 <HAL_RCC_OscConfig>
 8001012:	b998      	cbnz	r0, 800103c <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001014:	230f      	movs	r3, #15
 8001016:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001018:	2302      	movs	r3, #2
 800101a:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800101c:	2300      	movs	r3, #0
 800101e:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001020:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001024:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001026:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800102a:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800102c:	2105      	movs	r1, #5
 800102e:	a803      	add	r0, sp, #12
 8001030:	f000 ffda 	bl	8001fe8 <HAL_RCC_ClockConfig>
 8001034:	b920      	cbnz	r0, 8001040 <SystemClock_Config+0x9c>
}
 8001036:	b015      	add	sp, #84	@ 0x54
 8001038:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800103c:	f7ff ff9a 	bl	8000f74 <Error_Handler>
    Error_Handler();
 8001040:	f7ff ff98 	bl	8000f74 <Error_Handler>
 8001044:	40023800 	.word	0x40023800
 8001048:	40007000 	.word	0x40007000

0800104c <main>:
{
 800104c:	b530      	push	{r4, r5, lr}
 800104e:	b085      	sub	sp, #20
  HAL_Init();
 8001050:	f000 f9f0 	bl	8001434 <HAL_Init>
  SystemClock_Config();
 8001054:	f7ff ffa6 	bl	8000fa4 <SystemClock_Config>
  MX_GPIO_Init();
 8001058:	f7ff fef8 	bl	8000e4c <MX_GPIO_Init>
  MX_RNG_Init();
 800105c:	f000 f8a0 	bl	80011a0 <MX_RNG_Init>
  MX_USART1_UART_Init();
 8001060:	f000 f91c 	bl	800129c <MX_USART1_UART_Init>
	stm32_log_init(NULL);
 8001064:	2000      	movs	r0, #0
 8001066:	f003 f8d1 	bl	800420c <stm32_log_init>
	STM32_LOGI(TAG, "\r\n");
 800106a:	f003 f8e1 	bl	8004230 <stm32_log_timestamp>
 800106e:	4603      	mov	r3, r0
 8001070:	4c3c      	ldr	r4, [pc, #240]	@ (8001164 <main+0x118>)
 8001072:	9400      	str	r4, [sp, #0]
 8001074:	4a3c      	ldr	r2, [pc, #240]	@ (8001168 <main+0x11c>)
 8001076:	4621      	mov	r1, r4
 8001078:	2003      	movs	r0, #3
 800107a:	f003 f8dd 	bl	8004238 <stm32_log_write>
	STM32_LOGI(TAG, "**********************************************");
 800107e:	f003 f8d7 	bl	8004230 <stm32_log_timestamp>
 8001082:	4603      	mov	r3, r0
 8001084:	4d39      	ldr	r5, [pc, #228]	@ (800116c <main+0x120>)
 8001086:	9400      	str	r4, [sp, #0]
 8001088:	462a      	mov	r2, r5
 800108a:	4621      	mov	r1, r4
 800108c:	2003      	movs	r0, #3
 800108e:	f003 f8d3 	bl	8004238 <stm32_log_write>
	STM32_LOGI(TAG, "*** CycloneBOOT IAP Single-Bank Bootloader ***");
 8001092:	f003 f8cd 	bl	8004230 <stm32_log_timestamp>
 8001096:	4603      	mov	r3, r0
 8001098:	9400      	str	r4, [sp, #0]
 800109a:	4a35      	ldr	r2, [pc, #212]	@ (8001170 <main+0x124>)
 800109c:	4621      	mov	r1, r4
 800109e:	2003      	movs	r0, #3
 80010a0:	f003 f8ca 	bl	8004238 <stm32_log_write>
	STM32_LOGI(TAG, "**********************************************");
 80010a4:	f003 f8c4 	bl	8004230 <stm32_log_timestamp>
 80010a8:	4603      	mov	r3, r0
 80010aa:	9400      	str	r4, [sp, #0]
 80010ac:	462a      	mov	r2, r5
 80010ae:	4621      	mov	r1, r4
 80010b0:	2003      	movs	r0, #3
 80010b2:	f003 f8c1 	bl	8004238 <stm32_log_write>
	STM32_LOGI(TAG, "Compiled: %s %s\r\n", __DATE__, __TIME__);
 80010b6:	f003 f8bb 	bl	8004230 <stm32_log_timestamp>
 80010ba:	4603      	mov	r3, r0
 80010bc:	4a2d      	ldr	r2, [pc, #180]	@ (8001174 <main+0x128>)
 80010be:	9202      	str	r2, [sp, #8]
 80010c0:	4a2d      	ldr	r2, [pc, #180]	@ (8001178 <main+0x12c>)
 80010c2:	9201      	str	r2, [sp, #4]
 80010c4:	9400      	str	r4, [sp, #0]
 80010c6:	4a2d      	ldr	r2, [pc, #180]	@ (800117c <main+0x130>)
 80010c8:	4621      	mov	r1, r4
 80010ca:	2003      	movs	r0, #3
 80010cc:	f003 f8b4 	bl	8004238 <stm32_log_write>
	STM32_LOGI(TAG, "Target: STM32F407");
 80010d0:	f003 f8ae 	bl	8004230 <stm32_log_timestamp>
 80010d4:	4603      	mov	r3, r0
 80010d6:	9400      	str	r4, [sp, #0]
 80010d8:	4a29      	ldr	r2, [pc, #164]	@ (8001180 <main+0x134>)
 80010da:	4621      	mov	r1, r4
 80010dc:	2003      	movs	r0, #3
 80010de:	f003 f8ab 	bl	8004238 <stm32_log_write>
	bootGetDefaultSettings(&bootSettings);
 80010e2:	4c28      	ldr	r4, [pc, #160]	@ (8001184 <main+0x138>)
 80010e4:	4620      	mov	r0, r4
 80010e6:	f001 fa06 	bl	80024f6 <bootGetDefaultSettings>
	bootSettings.memories[0].memoryType = MEMORY_TYPE_FLASH;
 80010ea:	2300      	movs	r3, #0
 80010ec:	7023      	strb	r3, [r4, #0]
	bootSettings.memories[0].memoryRole = MEMORY_ROLE_PRIMARY;
 80010ee:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
	bootSettings.memories[0].driver = &stm32f4xxFlashDriver;
 80010f2:	4b25      	ldr	r3, [pc, #148]	@ (8001188 <main+0x13c>)
 80010f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
	bootSettings.memories[0].nbSlots = 1;
 80010f6:	2301      	movs	r3, #1
 80010f8:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
	bootSettings.memories[0].slots[0].type = SLOT_TYPE_DIRECT;
 80010fc:	7223      	strb	r3, [r4, #8]
	bootSettings.memories[0].slots[0].cType = SLOT_CONTENT_BINARY;
 80010fe:	2208      	movs	r2, #8
 8001100:	7262      	strb	r2, [r4, #9]
	bootSettings.memories[0].slots[0].memParent = &bootSettings.memories[0];
 8001102:	60e4      	str	r4, [r4, #12]
	bootSettings.memories[0].slots[0].addr = 0x08020000;
 8001104:	4a21      	ldr	r2, [pc, #132]	@ (800118c <main+0x140>)
 8001106:	6122      	str	r2, [r4, #16]
	bootSettings.memories[0].slots[0].size = 0x60000;
 8001108:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 800110c:	6162      	str	r2, [r4, #20]
	bootSettings.memories[0].slots[1].type = SLOT_TYPE_DIRECT;
 800110e:	7623      	strb	r3, [r4, #24]
	bootSettings.memories[0].slots[1].cType = SLOT_CONTENT_UPDATE;
 8001110:	2302      	movs	r3, #2
 8001112:	7663      	strb	r3, [r4, #25]
	bootSettings.memories[0].slots[1].memParent = &bootSettings.memories[0];
 8001114:	61e4      	str	r4, [r4, #28]
	bootSettings.memories[0].slots[1].addr = 0x08080000;
 8001116:	4b1e      	ldr	r3, [pc, #120]	@ (8001190 <main+0x144>)
 8001118:	6223      	str	r3, [r4, #32]
	bootSettings.memories[0].slots[1].size = 0x60000;
 800111a:	6262      	str	r2, [r4, #36]	@ 0x24
	cerror = bootInit(&bootContext, &bootSettings);
 800111c:	4621      	mov	r1, r4
 800111e:	481d      	ldr	r0, [pc, #116]	@ (8001194 <main+0x148>)
 8001120:	f001 f9ef 	bl	8002502 <bootInit>
	if(cerror)
 8001124:	b908      	cbnz	r0, 800112a <main+0xde>
 8001126:	2400      	movs	r4, #0
 8001128:	e015      	b.n	8001156 <main+0x10a>
		STM32_LOGE(TAG, "Bootloader configuration failed!\r\n");
 800112a:	f003 f881 	bl	8004230 <stm32_log_timestamp>
 800112e:	4603      	mov	r3, r0
 8001130:	490c      	ldr	r1, [pc, #48]	@ (8001164 <main+0x118>)
 8001132:	9100      	str	r1, [sp, #0]
 8001134:	4a18      	ldr	r2, [pc, #96]	@ (8001198 <main+0x14c>)
 8001136:	2001      	movs	r0, #1
 8001138:	f003 f87e 	bl	8004238 <stm32_log_write>
		Error_Handler();
 800113c:	f7ff ff1a 	bl	8000f74 <Error_Handler>
			ticks = HAL_GetTick();
 8001140:	f000 f99e 	bl	8001480 <HAL_GetTick>
 8001144:	4604      	mov	r4, r0
			HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001146:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800114a:	4814      	ldr	r0, [pc, #80]	@ (800119c <main+0x150>)
 800114c:	f000 fcd8 	bl	8001b00 <HAL_GPIO_TogglePin>
		cerror = bootTask(&bootContext);
 8001150:	4810      	ldr	r0, [pc, #64]	@ (8001194 <main+0x148>)
 8001152:	f001 fa01 	bl	8002558 <bootTask>
		if((HAL_GetTick() - ticks)>= 100)
 8001156:	f000 f993 	bl	8001480 <HAL_GetTick>
 800115a:	1b03      	subs	r3, r0, r4
 800115c:	2b63      	cmp	r3, #99	@ 0x63
 800115e:	d8ef      	bhi.n	8001140 <main+0xf4>
 8001160:	e7f6      	b.n	8001150 <main+0x104>
 8001162:	bf00      	nop
 8001164:	08004614 	.word	0x08004614
 8001168:	08004630 	.word	0x08004630
 800116c:	08004640 	.word	0x08004640
 8001170:	0800467c 	.word	0x0800467c
 8001174:	080046d8 	.word	0x080046d8
 8001178:	080046e4 	.word	0x080046e4
 800117c:	080046b8 	.word	0x080046b8
 8001180:	080046f0 	.word	0x080046f0
 8001184:	20000114 	.word	0x20000114
 8001188:	08004e30 	.word	0x08004e30
 800118c:	08020000 	.word	0x08020000
 8001190:	08080000 	.word	0x08080000
 8001194:	20000098 	.word	0x20000098
 8001198:	08004710 	.word	0x08004710
 800119c:	40020c00 	.word	0x40020c00

080011a0 <MX_RNG_Init>:

RNG_HandleTypeDef hrng;

/* RNG init function */
void MX_RNG_Init(void)
{
 80011a0:	b508      	push	{r3, lr}
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80011a2:	4805      	ldr	r0, [pc, #20]	@ (80011b8 <MX_RNG_Init+0x18>)
 80011a4:	4b05      	ldr	r3, [pc, #20]	@ (80011bc <MX_RNG_Init+0x1c>)
 80011a6:	6003      	str	r3, [r0, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80011a8:	f000 fff4 	bl	8002194 <HAL_RNG_Init>
 80011ac:	b900      	cbnz	r0, 80011b0 <MX_RNG_Init+0x10>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80011ae:	bd08      	pop	{r3, pc}
    Error_Handler();
 80011b0:	f7ff fee0 	bl	8000f74 <Error_Handler>
}
 80011b4:	e7fb      	b.n	80011ae <MX_RNG_Init+0xe>
 80011b6:	bf00      	nop
 80011b8:	20000148 	.word	0x20000148
 80011bc:	50060800 	.word	0x50060800

080011c0 <HAL_RNG_MspInit>:

void HAL_RNG_MspInit(RNG_HandleTypeDef* rngHandle)
{

  if(rngHandle->Instance==RNG)
 80011c0:	6802      	ldr	r2, [r0, #0]
 80011c2:	4b09      	ldr	r3, [pc, #36]	@ (80011e8 <HAL_RNG_MspInit+0x28>)
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d000      	beq.n	80011ca <HAL_RNG_MspInit+0xa>
 80011c8:	4770      	bx	lr
{
 80011ca:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* RNG clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80011cc:	2300      	movs	r3, #0
 80011ce:	9301      	str	r3, [sp, #4]
 80011d0:	4b06      	ldr	r3, [pc, #24]	@ (80011ec <HAL_RNG_MspInit+0x2c>)
 80011d2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80011d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80011da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011e0:	9301      	str	r3, [sp, #4]
 80011e2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }
}
 80011e4:	b002      	add	sp, #8
 80011e6:	4770      	bx	lr
 80011e8:	50060800 	.word	0x50060800
 80011ec:	40023800 	.word	0x40023800

080011f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f0:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011f2:	2100      	movs	r1, #0
 80011f4:	9100      	str	r1, [sp, #0]
 80011f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001224 <HAL_MspInit+0x34>)
 80011f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011fa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80011fe:	645a      	str	r2, [r3, #68]	@ 0x44
 8001200:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001202:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001206:	9200      	str	r2, [sp, #0]
 8001208:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800120a:	9101      	str	r1, [sp, #4]
 800120c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800120e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001212:	641a      	str	r2, [r3, #64]	@ 0x40
 8001214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800121a:	9301      	str	r3, [sp, #4]
 800121c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800121e:	b002      	add	sp, #8
 8001220:	4770      	bx	lr
 8001222:	bf00      	nop
 8001224:	40023800 	.word	0x40023800

08001228 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001228:	e7fe      	b.n	8001228 <NMI_Handler>

0800122a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800122a:	e7fe      	b.n	800122a <HardFault_Handler>

0800122c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800122c:	e7fe      	b.n	800122c <MemManage_Handler>

0800122e <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800122e:	e7fe      	b.n	800122e <BusFault_Handler>

08001230 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001230:	e7fe      	b.n	8001230 <UsageFault_Handler>

08001232 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001232:	4770      	bx	lr

08001234 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001234:	4770      	bx	lr

08001236 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001236:	4770      	bx	lr

08001238 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001238:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800123a:	f000 f915 	bl	8001468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800123e:	bd08      	pop	{r3, pc}

08001240 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001240:	b510      	push	{r4, lr}
 8001242:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001244:	4a0c      	ldr	r2, [pc, #48]	@ (8001278 <_sbrk+0x38>)
 8001246:	490d      	ldr	r1, [pc, #52]	@ (800127c <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001248:	480d      	ldr	r0, [pc, #52]	@ (8001280 <_sbrk+0x40>)
 800124a:	6800      	ldr	r0, [r0, #0]
 800124c:	b140      	cbz	r0, 8001260 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800124e:	480c      	ldr	r0, [pc, #48]	@ (8001280 <_sbrk+0x40>)
 8001250:	6800      	ldr	r0, [r0, #0]
 8001252:	4403      	add	r3, r0
 8001254:	1a52      	subs	r2, r2, r1
 8001256:	4293      	cmp	r3, r2
 8001258:	d806      	bhi.n	8001268 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800125a:	4a09      	ldr	r2, [pc, #36]	@ (8001280 <_sbrk+0x40>)
 800125c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800125e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001260:	4807      	ldr	r0, [pc, #28]	@ (8001280 <_sbrk+0x40>)
 8001262:	4c08      	ldr	r4, [pc, #32]	@ (8001284 <_sbrk+0x44>)
 8001264:	6004      	str	r4, [r0, #0]
 8001266:	e7f2      	b.n	800124e <_sbrk+0xe>
    errno = ENOMEM;
 8001268:	f003 f8e0 	bl	800442c <__errno>
 800126c:	230c      	movs	r3, #12
 800126e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001270:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001274:	e7f3      	b.n	800125e <_sbrk+0x1e>
 8001276:	bf00      	nop
 8001278:	20020000 	.word	0x20020000
 800127c:	00000400 	.word	0x00000400
 8001280:	20000158 	.word	0x20000158
 8001284:	20000300 	.word	0x20000300

08001288 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001288:	4a03      	ldr	r2, [pc, #12]	@ (8001298 <SystemInit+0x10>)
 800128a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 800128e:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001292:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001296:	4770      	bx	lr
 8001298:	e000ed00 	.word	0xe000ed00

0800129c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800129c:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800129e:	480a      	ldr	r0, [pc, #40]	@ (80012c8 <MX_USART1_UART_Init+0x2c>)
 80012a0:	4b0a      	ldr	r3, [pc, #40]	@ (80012cc <MX_USART1_UART_Init+0x30>)
 80012a2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 80012a4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80012a8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80012aa:	2300      	movs	r3, #0
 80012ac:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012ae:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012b0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012b2:	220c      	movs	r2, #12
 80012b4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012ba:	f001 f87c 	bl	80023b6 <HAL_UART_Init>
 80012be:	b900      	cbnz	r0, 80012c2 <MX_USART1_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012c0:	bd08      	pop	{r3, pc}
    Error_Handler();
 80012c2:	f7ff fe57 	bl	8000f74 <Error_Handler>
}
 80012c6:	e7fb      	b.n	80012c0 <MX_USART1_UART_Init+0x24>
 80012c8:	2000015c 	.word	0x2000015c
 80012cc:	40011000 	.word	0x40011000

080012d0 <HAL_UART_MspInit>:
  /* USER CODE END USART2_Init 2 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012d0:	b500      	push	{lr}
 80012d2:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d4:	2300      	movs	r3, #0
 80012d6:	9305      	str	r3, [sp, #20]
 80012d8:	9306      	str	r3, [sp, #24]
 80012da:	9307      	str	r3, [sp, #28]
 80012dc:	9308      	str	r3, [sp, #32]
 80012de:	9309      	str	r3, [sp, #36]	@ 0x24
  if(uartHandle->Instance==USART1)
 80012e0:	6803      	ldr	r3, [r0, #0]
 80012e2:	4a27      	ldr	r2, [pc, #156]	@ (8001380 <HAL_UART_MspInit+0xb0>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d005      	beq.n	80012f4 <HAL_UART_MspInit+0x24>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 80012e8:	4a26      	ldr	r2, [pc, #152]	@ (8001384 <HAL_UART_MspInit+0xb4>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d025      	beq.n	800133a <HAL_UART_MspInit+0x6a>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80012ee:	b00b      	add	sp, #44	@ 0x2c
 80012f0:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 80012f4:	2100      	movs	r1, #0
 80012f6:	9101      	str	r1, [sp, #4]
 80012f8:	4b23      	ldr	r3, [pc, #140]	@ (8001388 <HAL_UART_MspInit+0xb8>)
 80012fa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012fc:	f042 0210 	orr.w	r2, r2, #16
 8001300:	645a      	str	r2, [r3, #68]	@ 0x44
 8001302:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001304:	f002 0210 	and.w	r2, r2, #16
 8001308:	9201      	str	r2, [sp, #4]
 800130a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800130c:	9102      	str	r1, [sp, #8]
 800130e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001310:	f042 0202 	orr.w	r2, r2, #2
 8001314:	631a      	str	r2, [r3, #48]	@ 0x30
 8001316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001318:	f003 0302 	and.w	r3, r3, #2
 800131c:	9302      	str	r3, [sp, #8]
 800131e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001320:	23c0      	movs	r3, #192	@ 0xc0
 8001322:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001324:	2302      	movs	r3, #2
 8001326:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001328:	2303      	movs	r3, #3
 800132a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800132c:	2307      	movs	r3, #7
 800132e:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001330:	a905      	add	r1, sp, #20
 8001332:	4816      	ldr	r0, [pc, #88]	@ (800138c <HAL_UART_MspInit+0xbc>)
 8001334:	f000 fae8 	bl	8001908 <HAL_GPIO_Init>
 8001338:	e7d9      	b.n	80012ee <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART2_CLK_ENABLE();
 800133a:	2100      	movs	r1, #0
 800133c:	9103      	str	r1, [sp, #12]
 800133e:	4b12      	ldr	r3, [pc, #72]	@ (8001388 <HAL_UART_MspInit+0xb8>)
 8001340:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001342:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8001346:	641a      	str	r2, [r3, #64]	@ 0x40
 8001348:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800134a:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 800134e:	9203      	str	r2, [sp, #12]
 8001350:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001352:	9104      	str	r1, [sp, #16]
 8001354:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001356:	f042 0201 	orr.w	r2, r2, #1
 800135a:	631a      	str	r2, [r3, #48]	@ 0x30
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	9304      	str	r3, [sp, #16]
 8001364:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001366:	230c      	movs	r3, #12
 8001368:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800136a:	2302      	movs	r3, #2
 800136c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136e:	2303      	movs	r3, #3
 8001370:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001372:	2307      	movs	r3, #7
 8001374:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001376:	a905      	add	r1, sp, #20
 8001378:	4805      	ldr	r0, [pc, #20]	@ (8001390 <HAL_UART_MspInit+0xc0>)
 800137a:	f000 fac5 	bl	8001908 <HAL_GPIO_Init>
}
 800137e:	e7b6      	b.n	80012ee <HAL_UART_MspInit+0x1e>
 8001380:	40011000 	.word	0x40011000
 8001384:	40004400 	.word	0x40004400
 8001388:	40023800 	.word	0x40023800
 800138c:	40020400 	.word	0x40020400
 8001390:	40020000 	.word	0x40020000

08001394 <Reset_Handler>:
 8001394:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80013cc <LoopFillZerobss+0xe>
 8001398:	f7ff ff76 	bl	8001288 <SystemInit>
 800139c:	480c      	ldr	r0, [pc, #48]	@ (80013d0 <LoopFillZerobss+0x12>)
 800139e:	490d      	ldr	r1, [pc, #52]	@ (80013d4 <LoopFillZerobss+0x16>)
 80013a0:	4a0d      	ldr	r2, [pc, #52]	@ (80013d8 <LoopFillZerobss+0x1a>)
 80013a2:	2300      	movs	r3, #0
 80013a4:	e002      	b.n	80013ac <LoopCopyDataInit>

080013a6 <CopyDataInit>:
 80013a6:	58d4      	ldr	r4, [r2, r3]
 80013a8:	50c4      	str	r4, [r0, r3]
 80013aa:	3304      	adds	r3, #4

080013ac <LoopCopyDataInit>:
 80013ac:	18c4      	adds	r4, r0, r3
 80013ae:	428c      	cmp	r4, r1
 80013b0:	d3f9      	bcc.n	80013a6 <CopyDataInit>
 80013b2:	4a0a      	ldr	r2, [pc, #40]	@ (80013dc <LoopFillZerobss+0x1e>)
 80013b4:	4c0a      	ldr	r4, [pc, #40]	@ (80013e0 <LoopFillZerobss+0x22>)
 80013b6:	2300      	movs	r3, #0
 80013b8:	e001      	b.n	80013be <LoopFillZerobss>

080013ba <FillZerobss>:
 80013ba:	6013      	str	r3, [r2, #0]
 80013bc:	3204      	adds	r2, #4

080013be <LoopFillZerobss>:
 80013be:	42a2      	cmp	r2, r4
 80013c0:	d3fb      	bcc.n	80013ba <FillZerobss>
 80013c2:	f003 f839 	bl	8004438 <__libc_init_array>
 80013c6:	f7ff fe41 	bl	800104c <main>
 80013ca:	4770      	bx	lr
 80013cc:	20020000 	.word	0x20020000
 80013d0:	20000000 	.word	0x20000000
 80013d4:	2000007c 	.word	0x2000007c
 80013d8:	08004f58 	.word	0x08004f58
 80013dc:	2000007c 	.word	0x2000007c
 80013e0:	20000300 	.word	0x20000300

080013e4 <ADC_IRQHandler>:
 80013e4:	e7fe      	b.n	80013e4 <ADC_IRQHandler>
	...

080013e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013e8:	b510      	push	{r4, lr}
 80013ea:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001428 <HAL_InitTick+0x40>)
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80013f8:	4a0c      	ldr	r2, [pc, #48]	@ (800142c <HAL_InitTick+0x44>)
 80013fa:	6810      	ldr	r0, [r2, #0]
 80013fc:	fbb0 f0f3 	udiv	r0, r0, r3
 8001400:	f000 f89a 	bl	8001538 <HAL_SYSTICK_Config>
 8001404:	b968      	cbnz	r0, 8001422 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001406:	2c0f      	cmp	r4, #15
 8001408:	d901      	bls.n	800140e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800140a:	2001      	movs	r0, #1
 800140c:	e00a      	b.n	8001424 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800140e:	2200      	movs	r2, #0
 8001410:	4621      	mov	r1, r4
 8001412:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001416:	f000 f87f 	bl	8001518 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800141a:	4b05      	ldr	r3, [pc, #20]	@ (8001430 <HAL_InitTick+0x48>)
 800141c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800141e:	2000      	movs	r0, #0
 8001420:	e000      	b.n	8001424 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001422:	2001      	movs	r0, #1
}
 8001424:	bd10      	pop	{r4, pc}
 8001426:	bf00      	nop
 8001428:	20000004 	.word	0x20000004
 800142c:	20000000 	.word	0x20000000
 8001430:	20000008 	.word	0x20000008

08001434 <HAL_Init>:
{
 8001434:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001436:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <HAL_Init+0x30>)
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800143e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001446:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001448:	681a      	ldr	r2, [r3, #0]
 800144a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800144e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001450:	2003      	movs	r0, #3
 8001452:	f000 f84f 	bl	80014f4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001456:	200f      	movs	r0, #15
 8001458:	f7ff ffc6 	bl	80013e8 <HAL_InitTick>
  HAL_MspInit();
 800145c:	f7ff fec8 	bl	80011f0 <HAL_MspInit>
}
 8001460:	2000      	movs	r0, #0
 8001462:	bd08      	pop	{r3, pc}
 8001464:	40023c00 	.word	0x40023c00

08001468 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001468:	4a03      	ldr	r2, [pc, #12]	@ (8001478 <HAL_IncTick+0x10>)
 800146a:	6811      	ldr	r1, [r2, #0]
 800146c:	4b03      	ldr	r3, [pc, #12]	@ (800147c <HAL_IncTick+0x14>)
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	440b      	add	r3, r1
 8001472:	6013      	str	r3, [r2, #0]
}
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop
 8001478:	200001a4 	.word	0x200001a4
 800147c:	20000004 	.word	0x20000004

08001480 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001480:	4b01      	ldr	r3, [pc, #4]	@ (8001488 <HAL_GetTick+0x8>)
 8001482:	6818      	ldr	r0, [r3, #0]
}
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop
 8001488:	200001a4 	.word	0x200001a4

0800148c <__NVIC_SetPriority>:
  if ((int32_t)(IRQn) >= 0)
 800148c:	2800      	cmp	r0, #0
 800148e:	db08      	blt.n	80014a2 <__NVIC_SetPriority+0x16>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001490:	0109      	lsls	r1, r1, #4
 8001492:	b2c9      	uxtb	r1, r1
 8001494:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001498:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 800149c:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 80014a0:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a2:	f000 000f 	and.w	r0, r0, #15
 80014a6:	0109      	lsls	r1, r1, #4
 80014a8:	b2c9      	uxtb	r1, r1
 80014aa:	4b01      	ldr	r3, [pc, #4]	@ (80014b0 <__NVIC_SetPriority+0x24>)
 80014ac:	5419      	strb	r1, [r3, r0]
}
 80014ae:	4770      	bx	lr
 80014b0:	e000ed14 	.word	0xe000ed14

080014b4 <NVIC_EncodePriority>:
{
 80014b4:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014b6:	f000 0007 	and.w	r0, r0, #7
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ba:	f1c0 0c07 	rsb	ip, r0, #7
 80014be:	f1bc 0f04 	cmp.w	ip, #4
 80014c2:	bf28      	it	cs
 80014c4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014c8:	1d03      	adds	r3, r0, #4
 80014ca:	2b06      	cmp	r3, #6
 80014cc:	d90f      	bls.n	80014ee <NVIC_EncodePriority+0x3a>
 80014ce:	1ec3      	subs	r3, r0, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014d0:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 80014d4:	fa0e f00c 	lsl.w	r0, lr, ip
 80014d8:	ea21 0100 	bic.w	r1, r1, r0
 80014dc:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014de:	fa0e fe03 	lsl.w	lr, lr, r3
 80014e2:	ea22 020e 	bic.w	r2, r2, lr
}
 80014e6:	ea41 0002 	orr.w	r0, r1, r2
 80014ea:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ee:	2300      	movs	r3, #0
 80014f0:	e7ee      	b.n	80014d0 <NVIC_EncodePriority+0x1c>
	...

080014f4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80014f4:	4a07      	ldr	r2, [pc, #28]	@ (8001514 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80014f6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80014f8:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80014fc:	041b      	lsls	r3, r3, #16
 80014fe:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001500:	0200      	lsls	r0, r0, #8
 8001502:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001506:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001508:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800150c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001510:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001512:	4770      	bx	lr
 8001514:	e000ed00 	.word	0xe000ed00

08001518 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001518:	b510      	push	{r4, lr}
 800151a:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800151c:	4b05      	ldr	r3, [pc, #20]	@ (8001534 <HAL_NVIC_SetPriority+0x1c>)
 800151e:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001520:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001524:	f7ff ffc6 	bl	80014b4 <NVIC_EncodePriority>
 8001528:	4601      	mov	r1, r0
 800152a:	4620      	mov	r0, r4
 800152c:	f7ff ffae 	bl	800148c <__NVIC_SetPriority>
}
 8001530:	bd10      	pop	{r4, pc}
 8001532:	bf00      	nop
 8001534:	e000ed00 	.word	0xe000ed00

08001538 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001538:	3801      	subs	r0, #1
 800153a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800153e:	d20b      	bcs.n	8001558 <HAL_SYSTICK_Config+0x20>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001540:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8001544:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001546:	4a05      	ldr	r2, [pc, #20]	@ (800155c <HAL_SYSTICK_Config+0x24>)
 8001548:	21f0      	movs	r1, #240	@ 0xf0
 800154a:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800154e:	2000      	movs	r0, #0
 8001550:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001552:	2207      	movs	r2, #7
 8001554:	611a      	str	r2, [r3, #16]
  return (0UL);                                                     /* Function successful */
 8001556:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001558:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800155a:	4770      	bx	lr
 800155c:	e000ed00 	.word	0xe000ed00

08001560 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001560:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001562:	490a      	ldr	r1, [pc, #40]	@ (800158c <FLASH_Program_DoubleWord+0x2c>)
 8001564:	690c      	ldr	r4, [r1, #16]
 8001566:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
 800156a:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800156c:	690c      	ldr	r4, [r1, #16]
 800156e:	f444 7440 	orr.w	r4, r4, #768	@ 0x300
 8001572:	610c      	str	r4, [r1, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001574:	690c      	ldr	r4, [r1, #16]
 8001576:	f044 0401 	orr.w	r4, r4, #1
 800157a:	610c      	str	r4, [r1, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 800157c:	6002      	str	r2, [r0, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800157e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8001582:	6043      	str	r3, [r0, #4]
}
 8001584:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001588:	4770      	bx	lr
 800158a:	bf00      	nop
 800158c:	40023c00 	.word	0x40023c00

08001590 <FLASH_Program_Word>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001590:	4b07      	ldr	r3, [pc, #28]	@ (80015b0 <FLASH_Program_Word+0x20>)
 8001592:	691a      	ldr	r2, [r3, #16]
 8001594:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8001598:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800159a:	691a      	ldr	r2, [r3, #16]
 800159c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80015a0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80015a2:	691a      	ldr	r2, [r3, #16]
 80015a4:	f042 0201 	orr.w	r2, r2, #1
 80015a8:	611a      	str	r2, [r3, #16]

  *(__IO uint32_t *)Address = Data;
 80015aa:	6001      	str	r1, [r0, #0]
}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	40023c00 	.word	0x40023c00

080015b4 <FLASH_Program_HalfWord>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80015b4:	4b07      	ldr	r3, [pc, #28]	@ (80015d4 <FLASH_Program_HalfWord+0x20>)
 80015b6:	691a      	ldr	r2, [r3, #16]
 80015b8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80015bc:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80015be:	691a      	ldr	r2, [r3, #16]
 80015c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80015c4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80015c6:	691a      	ldr	r2, [r3, #16]
 80015c8:	f042 0201 	orr.w	r2, r2, #1
 80015cc:	611a      	str	r2, [r3, #16]

  *(__IO uint16_t *)Address = Data;
 80015ce:	8001      	strh	r1, [r0, #0]
}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	40023c00 	.word	0x40023c00

080015d8 <FLASH_Program_Byte>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80015d8:	4b06      	ldr	r3, [pc, #24]	@ (80015f4 <FLASH_Program_Byte+0x1c>)
 80015da:	691a      	ldr	r2, [r3, #16]
 80015dc:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80015e0:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80015e2:	691a      	ldr	r2, [r3, #16]
 80015e4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_PG;
 80015e6:	691a      	ldr	r2, [r3, #16]
 80015e8:	f042 0201 	orr.w	r2, r2, #1
 80015ec:	611a      	str	r2, [r3, #16]

  *(__IO uint8_t *)Address = Data;
 80015ee:	7001      	strb	r1, [r0, #0]
}
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	40023c00 	.word	0x40023c00

080015f8 <FLASH_SetErrorCode>:
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80015f8:	4b20      	ldr	r3, [pc, #128]	@ (800167c <FLASH_SetErrorCode+0x84>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	f013 0f10 	tst.w	r3, #16
 8001600:	d007      	beq.n	8001612 <FLASH_SetErrorCode+0x1a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001602:	4a1f      	ldr	r2, [pc, #124]	@ (8001680 <FLASH_SetErrorCode+0x88>)
 8001604:	69d3      	ldr	r3, [r2, #28]
 8001606:	f043 0310 	orr.w	r3, r3, #16
 800160a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800160c:	4b1b      	ldr	r3, [pc, #108]	@ (800167c <FLASH_SetErrorCode+0x84>)
 800160e:	2210      	movs	r2, #16
 8001610:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001612:	4b1a      	ldr	r3, [pc, #104]	@ (800167c <FLASH_SetErrorCode+0x84>)
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	f013 0f20 	tst.w	r3, #32
 800161a:	d007      	beq.n	800162c <FLASH_SetErrorCode+0x34>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800161c:	4a18      	ldr	r2, [pc, #96]	@ (8001680 <FLASH_SetErrorCode+0x88>)
 800161e:	69d3      	ldr	r3, [r2, #28]
 8001620:	f043 0308 	orr.w	r3, r3, #8
 8001624:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001626:	4b15      	ldr	r3, [pc, #84]	@ (800167c <FLASH_SetErrorCode+0x84>)
 8001628:	2220      	movs	r2, #32
 800162a:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800162c:	4b13      	ldr	r3, [pc, #76]	@ (800167c <FLASH_SetErrorCode+0x84>)
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8001634:	d007      	beq.n	8001646 <FLASH_SetErrorCode+0x4e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001636:	4a12      	ldr	r2, [pc, #72]	@ (8001680 <FLASH_SetErrorCode+0x88>)
 8001638:	69d3      	ldr	r3, [r2, #28]
 800163a:	f043 0304 	orr.w	r3, r3, #4
 800163e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001640:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <FLASH_SetErrorCode+0x84>)
 8001642:	2240      	movs	r2, #64	@ 0x40
 8001644:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001646:	4b0d      	ldr	r3, [pc, #52]	@ (800167c <FLASH_SetErrorCode+0x84>)
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800164e:	d007      	beq.n	8001660 <FLASH_SetErrorCode+0x68>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001650:	4a0b      	ldr	r2, [pc, #44]	@ (8001680 <FLASH_SetErrorCode+0x88>)
 8001652:	69d3      	ldr	r3, [r2, #28]
 8001654:	f043 0302 	orr.w	r3, r3, #2
 8001658:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800165a:	4b08      	ldr	r3, [pc, #32]	@ (800167c <FLASH_SetErrorCode+0x84>)
 800165c:	2280      	movs	r2, #128	@ 0x80
 800165e:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001660:	4b06      	ldr	r3, [pc, #24]	@ (800167c <FLASH_SetErrorCode+0x84>)
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	f013 0f02 	tst.w	r3, #2
 8001668:	d007      	beq.n	800167a <FLASH_SetErrorCode+0x82>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800166a:	4a05      	ldr	r2, [pc, #20]	@ (8001680 <FLASH_SetErrorCode+0x88>)
 800166c:	69d3      	ldr	r3, [r2, #28]
 800166e:	f043 0320 	orr.w	r3, r3, #32
 8001672:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001674:	4b01      	ldr	r3, [pc, #4]	@ (800167c <FLASH_SetErrorCode+0x84>)
 8001676:	2202      	movs	r2, #2
 8001678:	60da      	str	r2, [r3, #12]
  }
}
 800167a:	4770      	bx	lr
 800167c:	40023c00 	.word	0x40023c00
 8001680:	2000000c 	.word	0x2000000c

08001684 <HAL_FLASH_Unlock>:
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001684:	4b09      	ldr	r3, [pc, #36]	@ (80016ac <HAL_FLASH_Unlock+0x28>)
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	2b00      	cmp	r3, #0
 800168a:	db01      	blt.n	8001690 <HAL_FLASH_Unlock+0xc>
  HAL_StatusTypeDef status = HAL_OK;
 800168c:	2000      	movs	r0, #0
 800168e:	4770      	bx	lr
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001690:	4b06      	ldr	r3, [pc, #24]	@ (80016ac <HAL_FLASH_Unlock+0x28>)
 8001692:	4a07      	ldr	r2, [pc, #28]	@ (80016b0 <HAL_FLASH_Unlock+0x2c>)
 8001694:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001696:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 800169a:	605a      	str	r2, [r3, #4]
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800169c:	691b      	ldr	r3, [r3, #16]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	db01      	blt.n	80016a6 <HAL_FLASH_Unlock+0x22>
  HAL_StatusTypeDef status = HAL_OK;
 80016a2:	2000      	movs	r0, #0
 80016a4:	4770      	bx	lr
      status = HAL_ERROR;
 80016a6:	2001      	movs	r0, #1
}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	40023c00 	.word	0x40023c00
 80016b0:	45670123 	.word	0x45670123

080016b4 <HAL_FLASH_Lock>:
  FLASH->CR |= FLASH_CR_LOCK;
 80016b4:	4a03      	ldr	r2, [pc, #12]	@ (80016c4 <HAL_FLASH_Lock+0x10>)
 80016b6:	6913      	ldr	r3, [r2, #16]
 80016b8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80016bc:	6113      	str	r3, [r2, #16]
}
 80016be:	2000      	movs	r0, #0
 80016c0:	4770      	bx	lr
 80016c2:	bf00      	nop
 80016c4:	40023c00 	.word	0x40023c00

080016c8 <FLASH_WaitForLastOperation>:
{
 80016c8:	b538      	push	{r3, r4, r5, lr}
 80016ca:	4604      	mov	r4, r0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80016cc:	4b14      	ldr	r3, [pc, #80]	@ (8001720 <FLASH_WaitForLastOperation+0x58>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	61da      	str	r2, [r3, #28]
  tickstart = HAL_GetTick();
 80016d2:	f7ff fed5 	bl	8001480 <HAL_GetTick>
 80016d6:	4605      	mov	r5, r0
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80016d8:	4b12      	ldr	r3, [pc, #72]	@ (8001724 <FLASH_WaitForLastOperation+0x5c>)
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80016e0:	d00a      	beq.n	80016f8 <FLASH_WaitForLastOperation+0x30>
    if (Timeout != HAL_MAX_DELAY)
 80016e2:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 80016e6:	d0f7      	beq.n	80016d8 <FLASH_WaitForLastOperation+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80016e8:	b124      	cbz	r4, 80016f4 <FLASH_WaitForLastOperation+0x2c>
 80016ea:	f7ff fec9 	bl	8001480 <HAL_GetTick>
 80016ee:	1b40      	subs	r0, r0, r5
 80016f0:	42a0      	cmp	r0, r4
 80016f2:	d9f1      	bls.n	80016d8 <FLASH_WaitForLastOperation+0x10>
        return HAL_TIMEOUT;
 80016f4:	2003      	movs	r0, #3
 80016f6:	e00d      	b.n	8001714 <FLASH_WaitForLastOperation+0x4c>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 80016f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <FLASH_WaitForLastOperation+0x5c>)
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	f013 0f01 	tst.w	r3, #1
 8001700:	d002      	beq.n	8001708 <FLASH_WaitForLastOperation+0x40>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001702:	4b08      	ldr	r3, [pc, #32]	@ (8001724 <FLASH_WaitForLastOperation+0x5c>)
 8001704:	2201      	movs	r2, #1
 8001706:	60da      	str	r2, [r3, #12]
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001708:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <FLASH_WaitForLastOperation+0x5c>)
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	f013 0ff2 	tst.w	r3, #242	@ 0xf2
 8001710:	d101      	bne.n	8001716 <FLASH_WaitForLastOperation+0x4e>
  return HAL_OK;
 8001712:	2000      	movs	r0, #0
}
 8001714:	bd38      	pop	{r3, r4, r5, pc}
    FLASH_SetErrorCode();
 8001716:	f7ff ff6f 	bl	80015f8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800171a:	2001      	movs	r0, #1
 800171c:	e7fa      	b.n	8001714 <FLASH_WaitForLastOperation+0x4c>
 800171e:	bf00      	nop
 8001720:	2000000c 	.word	0x2000000c
 8001724:	40023c00 	.word	0x40023c00

08001728 <HAL_FLASH_Program>:
{
 8001728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800172a:	4616      	mov	r6, r2
  __HAL_LOCK(&pFlash);
 800172c:	4a1b      	ldr	r2, [pc, #108]	@ (800179c <HAL_FLASH_Program+0x74>)
 800172e:	7e12      	ldrb	r2, [r2, #24]
 8001730:	2a01      	cmp	r2, #1
 8001732:	d030      	beq.n	8001796 <HAL_FLASH_Program+0x6e>
 8001734:	4604      	mov	r4, r0
 8001736:	460d      	mov	r5, r1
 8001738:	461f      	mov	r7, r3
 800173a:	4b18      	ldr	r3, [pc, #96]	@ (800179c <HAL_FLASH_Program+0x74>)
 800173c:	2201      	movs	r2, #1
 800173e:	761a      	strb	r2, [r3, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001740:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001744:	f7ff ffc0 	bl	80016c8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8001748:	b990      	cbnz	r0, 8001770 <HAL_FLASH_Program+0x48>
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800174a:	b1ac      	cbz	r4, 8001778 <HAL_FLASH_Program+0x50>
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800174c:	2c01      	cmp	r4, #1
 800174e:	d018      	beq.n	8001782 <HAL_FLASH_Program+0x5a>
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001750:	2c02      	cmp	r4, #2
 8001752:	d01b      	beq.n	800178c <HAL_FLASH_Program+0x64>
      FLASH_Program_DoubleWord(Address, Data);
 8001754:	4632      	mov	r2, r6
 8001756:	463b      	mov	r3, r7
 8001758:	4628      	mov	r0, r5
 800175a:	f7ff ff01 	bl	8001560 <FLASH_Program_DoubleWord>
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800175e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001762:	f7ff ffb1 	bl	80016c8 <FLASH_WaitForLastOperation>
    FLASH->CR &= (~FLASH_CR_PG);
 8001766:	4a0e      	ldr	r2, [pc, #56]	@ (80017a0 <HAL_FLASH_Program+0x78>)
 8001768:	6913      	ldr	r3, [r2, #16]
 800176a:	f023 0301 	bic.w	r3, r3, #1
 800176e:	6113      	str	r3, [r2, #16]
  __HAL_UNLOCK(&pFlash);
 8001770:	4b0a      	ldr	r3, [pc, #40]	@ (800179c <HAL_FLASH_Program+0x74>)
 8001772:	2200      	movs	r2, #0
 8001774:	761a      	strb	r2, [r3, #24]
}
 8001776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8001778:	b2f1      	uxtb	r1, r6
 800177a:	4628      	mov	r0, r5
 800177c:	f7ff ff2c 	bl	80015d8 <FLASH_Program_Byte>
 8001780:	e7ed      	b.n	800175e <HAL_FLASH_Program+0x36>
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8001782:	b2b1      	uxth	r1, r6
 8001784:	4628      	mov	r0, r5
 8001786:	f7ff ff15 	bl	80015b4 <FLASH_Program_HalfWord>
 800178a:	e7e8      	b.n	800175e <HAL_FLASH_Program+0x36>
      FLASH_Program_Word(Address, (uint32_t) Data);
 800178c:	4631      	mov	r1, r6
 800178e:	4628      	mov	r0, r5
 8001790:	f7ff fefe 	bl	8001590 <FLASH_Program_Word>
 8001794:	e7e3      	b.n	800175e <HAL_FLASH_Program+0x36>
  __HAL_LOCK(&pFlash);
 8001796:	2002      	movs	r0, #2
 8001798:	e7ed      	b.n	8001776 <HAL_FLASH_Program+0x4e>
 800179a:	bf00      	nop
 800179c:	2000000c 	.word	0x2000000c
 80017a0:	40023c00 	.word	0x40023c00

080017a4 <FLASH_MassErase>:
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80017a4:	4b07      	ldr	r3, [pc, #28]	@ (80017c4 <FLASH_MassErase+0x20>)
 80017a6:	691a      	ldr	r2, [r3, #16]
 80017a8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80017ac:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_MER;
 80017ae:	691a      	ldr	r2, [r3, #16]
 80017b0:	f042 0204 	orr.w	r2, r2, #4
 80017b4:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80017b6:	691a      	ldr	r2, [r3, #16]
 80017b8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80017bc:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80017c0:	611a      	str	r2, [r3, #16]
}
 80017c2:	4770      	bx	lr
 80017c4:	40023c00 	.word	0x40023c00

080017c8 <FLASH_Erase_Sector>:

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80017c8:	2901      	cmp	r1, #1
 80017ca:	d005      	beq.n	80017d8 <FLASH_Erase_Sector+0x10>
 80017cc:	2902      	cmp	r1, #2
 80017ce:	d006      	beq.n	80017de <FLASH_Erase_Sector+0x16>
 80017d0:	b139      	cbz	r1, 80017e2 <FLASH_Erase_Sector+0x1a>
{
 80017d2:	f44f 7140 	mov.w	r1, #768	@ 0x300
 80017d6:	e004      	b.n	80017e2 <FLASH_Erase_Sector+0x1a>
 80017d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017dc:	e001      	b.n	80017e2 <FLASH_Erase_Sector+0x1a>
 80017de:	f44f 7100 	mov.w	r1, #512	@ 0x200
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80017e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001810 <FLASH_Erase_Sector+0x48>)
 80017e4:	691a      	ldr	r2, [r3, #16]
 80017e6:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80017ea:	611a      	str	r2, [r3, #16]
  FLASH->CR |= tmp_psize;
 80017ec:	691a      	ldr	r2, [r3, #16]
 80017ee:	430a      	orrs	r2, r1
 80017f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80017f2:	691a      	ldr	r2, [r3, #16]
 80017f4:	f022 0278 	bic.w	r2, r2, #120	@ 0x78
 80017f8:	611a      	str	r2, [r3, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80017fa:	691a      	ldr	r2, [r3, #16]
 80017fc:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3
 8001800:	f040 0002 	orr.w	r0, r0, #2
 8001804:	6118      	str	r0, [r3, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001806:	691a      	ldr	r2, [r3, #16]
 8001808:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800180c:	611a      	str	r2, [r3, #16]
}
 800180e:	4770      	bx	lr
 8001810:	40023c00 	.word	0x40023c00

08001814 <FLASH_FlushCaches>:
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001814:	4b16      	ldr	r3, [pc, #88]	@ (8001870 <FLASH_FlushCaches+0x5c>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f413 7f00 	tst.w	r3, #512	@ 0x200
 800181c:	d010      	beq.n	8001840 <FLASH_FlushCaches+0x2c>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800181e:	4b14      	ldr	r3, [pc, #80]	@ (8001870 <FLASH_FlushCaches+0x5c>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001826:	601a      	str	r2, [r3, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001828:	681a      	ldr	r2, [r3, #0]
 800182a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800182e:	601a      	str	r2, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001836:	601a      	str	r2, [r3, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800183e:	601a      	str	r2, [r3, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001840:	4b0b      	ldr	r3, [pc, #44]	@ (8001870 <FLASH_FlushCaches+0x5c>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8001848:	d010      	beq.n	800186c <FLASH_FlushCaches+0x58>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800184a:	4b09      	ldr	r3, [pc, #36]	@ (8001870 <FLASH_FlushCaches+0x5c>)
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001852:	601a      	str	r2, [r3, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800185a:	601a      	str	r2, [r3, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001862:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800186a:	601a      	str	r2, [r3, #0]
  }
}
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	40023c00 	.word	0x40023c00

08001874 <HAL_FLASHEx_Erase>:
{
 8001874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(&pFlash);
 8001876:	4b22      	ldr	r3, [pc, #136]	@ (8001900 <HAL_FLASHEx_Erase+0x8c>)
 8001878:	7e1b      	ldrb	r3, [r3, #24]
 800187a:	2b01      	cmp	r3, #1
 800187c:	d03e      	beq.n	80018fc <HAL_FLASHEx_Erase+0x88>
 800187e:	4604      	mov	r4, r0
 8001880:	460e      	mov	r6, r1
 8001882:	4b1f      	ldr	r3, [pc, #124]	@ (8001900 <HAL_FLASHEx_Erase+0x8c>)
 8001884:	2201      	movs	r2, #1
 8001886:	761a      	strb	r2, [r3, #24]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001888:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800188c:	f7ff ff1c 	bl	80016c8 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 8001890:	4607      	mov	r7, r0
 8001892:	bb70      	cbnz	r0, 80018f2 <HAL_FLASHEx_Erase+0x7e>
    *SectorError = 0xFFFFFFFFU;
 8001894:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001898:	6033      	str	r3, [r6, #0]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800189a:	6823      	ldr	r3, [r4, #0]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d016      	beq.n	80018ce <HAL_FLASHEx_Erase+0x5a>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80018a0:	68a5      	ldr	r5, [r4, #8]
 80018a2:	68e3      	ldr	r3, [r4, #12]
 80018a4:	68a2      	ldr	r2, [r4, #8]
 80018a6:	4413      	add	r3, r2
 80018a8:	42ab      	cmp	r3, r5
 80018aa:	d920      	bls.n	80018ee <HAL_FLASHEx_Erase+0x7a>
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80018ac:	7c21      	ldrb	r1, [r4, #16]
 80018ae:	4628      	mov	r0, r5
 80018b0:	f7ff ff8a 	bl	80017c8 <FLASH_Erase_Sector>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018b4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80018b8:	f7ff ff06 	bl	80016c8 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80018bc:	4a11      	ldr	r2, [pc, #68]	@ (8001904 <HAL_FLASHEx_Erase+0x90>)
 80018be:	6913      	ldr	r3, [r2, #16]
 80018c0:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80018c4:	6113      	str	r3, [r2, #16]
        if (status != HAL_OK)
 80018c6:	4607      	mov	r7, r0
 80018c8:	b980      	cbnz	r0, 80018ec <HAL_FLASHEx_Erase+0x78>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80018ca:	3501      	adds	r5, #1
 80018cc:	e7e9      	b.n	80018a2 <HAL_FLASHEx_Erase+0x2e>
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 80018ce:	6861      	ldr	r1, [r4, #4]
 80018d0:	7c20      	ldrb	r0, [r4, #16]
 80018d2:	f7ff ff67 	bl	80017a4 <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80018d6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80018da:	f7ff fef5 	bl	80016c8 <FLASH_WaitForLastOperation>
 80018de:	4607      	mov	r7, r0
      FLASH->CR &= (~FLASH_MER_BIT);
 80018e0:	4a08      	ldr	r2, [pc, #32]	@ (8001904 <HAL_FLASHEx_Erase+0x90>)
 80018e2:	6913      	ldr	r3, [r2, #16]
 80018e4:	f023 0304 	bic.w	r3, r3, #4
 80018e8:	6113      	str	r3, [r2, #16]
 80018ea:	e000      	b.n	80018ee <HAL_FLASHEx_Erase+0x7a>
          *SectorError = index;
 80018ec:	6035      	str	r5, [r6, #0]
    FLASH_FlushCaches();
 80018ee:	f7ff ff91 	bl	8001814 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80018f2:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <HAL_FLASHEx_Erase+0x8c>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	761a      	strb	r2, [r3, #24]
}
 80018f8:	4638      	mov	r0, r7
 80018fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(&pFlash);
 80018fc:	2702      	movs	r7, #2
 80018fe:	e7fb      	b.n	80018f8 <HAL_FLASHEx_Erase+0x84>
 8001900:	2000000c 	.word	0x2000000c
 8001904:	40023c00 	.word	0x40023c00

08001908 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001908:	2300      	movs	r3, #0
 800190a:	2b0f      	cmp	r3, #15
 800190c:	f200 80e9 	bhi.w	8001ae2 <HAL_GPIO_Init+0x1da>
{
 8001910:	b570      	push	{r4, r5, r6, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	e065      	b.n	80019e2 <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001916:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001918:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 800191c:	2403      	movs	r4, #3
 800191e:	fa04 f40e 	lsl.w	r4, r4, lr
 8001922:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001926:	68cc      	ldr	r4, [r1, #12]
 8001928:	fa04 f40e 	lsl.w	r4, r4, lr
 800192c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 800192e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001930:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001932:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001936:	684a      	ldr	r2, [r1, #4]
 8001938:	f3c2 1200 	ubfx	r2, r2, #4, #1
 800193c:	409a      	lsls	r2, r3
 800193e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8001940:	6042      	str	r2, [r0, #4]
 8001942:	e05c      	b.n	80019fe <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001944:	08dc      	lsrs	r4, r3, #3
 8001946:	3408      	adds	r4, #8
 8001948:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800194c:	f003 0507 	and.w	r5, r3, #7
 8001950:	00ad      	lsls	r5, r5, #2
 8001952:	f04f 0e0f 	mov.w	lr, #15
 8001956:	fa0e fe05 	lsl.w	lr, lr, r5
 800195a:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800195e:	690a      	ldr	r2, [r1, #16]
 8001960:	40aa      	lsls	r2, r5
 8001962:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001966:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800196a:	e05c      	b.n	8001a26 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800196c:	2207      	movs	r2, #7
 800196e:	e000      	b.n	8001972 <HAL_GPIO_Init+0x6a>
 8001970:	2200      	movs	r2, #0
 8001972:	fa02 f20e 	lsl.w	r2, r2, lr
 8001976:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001978:	3402      	adds	r4, #2
 800197a:	4d5a      	ldr	r5, [pc, #360]	@ (8001ae4 <HAL_GPIO_Init+0x1dc>)
 800197c:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001980:	4a59      	ldr	r2, [pc, #356]	@ (8001ae8 <HAL_GPIO_Init+0x1e0>)
 8001982:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001984:	ea6f 020c 	mvn.w	r2, ip
 8001988:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800198c:	684e      	ldr	r6, [r1, #4]
 800198e:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8001992:	d001      	beq.n	8001998 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8001994:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8001998:	4c53      	ldr	r4, [pc, #332]	@ (8001ae8 <HAL_GPIO_Init+0x1e0>)
 800199a:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 800199c:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 800199e:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019a2:	684e      	ldr	r6, [r1, #4]
 80019a4:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 80019a8:	d001      	beq.n	80019ae <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 80019aa:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 80019ae:	4c4e      	ldr	r4, [pc, #312]	@ (8001ae8 <HAL_GPIO_Init+0x1e0>)
 80019b0:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 80019b2:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80019b4:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019b8:	684e      	ldr	r6, [r1, #4]
 80019ba:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 80019be:	d001      	beq.n	80019c4 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 80019c0:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 80019c4:	4c48      	ldr	r4, [pc, #288]	@ (8001ae8 <HAL_GPIO_Init+0x1e0>)
 80019c6:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019c8:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 80019ca:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019cc:	684d      	ldr	r5, [r1, #4]
 80019ce:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 80019d2:	d001      	beq.n	80019d8 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 80019d4:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 80019d8:	4c43      	ldr	r4, [pc, #268]	@ (8001ae8 <HAL_GPIO_Init+0x1e0>)
 80019da:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019dc:	3301      	adds	r3, #1
 80019de:	2b0f      	cmp	r3, #15
 80019e0:	d87d      	bhi.n	8001ade <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 80019e2:	2201      	movs	r2, #1
 80019e4:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019e6:	680c      	ldr	r4, [r1, #0]
 80019e8:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 80019ec:	ea32 0404 	bics.w	r4, r2, r4
 80019f0:	d1f4      	bne.n	80019dc <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019f2:	684c      	ldr	r4, [r1, #4]
 80019f4:	f004 0403 	and.w	r4, r4, #3
 80019f8:	3c01      	subs	r4, #1
 80019fa:	2c01      	cmp	r4, #1
 80019fc:	d98b      	bls.n	8001916 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019fe:	684a      	ldr	r2, [r1, #4]
 8001a00:	f002 0203 	and.w	r2, r2, #3
 8001a04:	2a03      	cmp	r2, #3
 8001a06:	d009      	beq.n	8001a1c <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8001a08:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a0a:	005d      	lsls	r5, r3, #1
 8001a0c:	2203      	movs	r2, #3
 8001a0e:	40aa      	lsls	r2, r5
 8001a10:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a14:	688a      	ldr	r2, [r1, #8]
 8001a16:	40aa      	lsls	r2, r5
 8001a18:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8001a1a:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a1c:	684a      	ldr	r2, [r1, #4]
 8001a1e:	f002 0203 	and.w	r2, r2, #3
 8001a22:	2a02      	cmp	r2, #2
 8001a24:	d08e      	beq.n	8001944 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8001a26:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a28:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	fa02 f20e 	lsl.w	r2, r2, lr
 8001a32:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a36:	684a      	ldr	r2, [r1, #4]
 8001a38:	f002 0203 	and.w	r2, r2, #3
 8001a3c:	fa02 f20e 	lsl.w	r2, r2, lr
 8001a40:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001a42:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001a44:	684a      	ldr	r2, [r1, #4]
 8001a46:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8001a4a:	d0c7      	beq.n	80019dc <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	9201      	str	r2, [sp, #4]
 8001a50:	4a26      	ldr	r2, [pc, #152]	@ (8001aec <HAL_GPIO_Init+0x1e4>)
 8001a52:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8001a54:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8001a58:	6454      	str	r4, [r2, #68]	@ 0x44
 8001a5a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001a5c:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001a60:	9201      	str	r2, [sp, #4]
 8001a62:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001a64:	089c      	lsrs	r4, r3, #2
 8001a66:	1ca5      	adds	r5, r4, #2
 8001a68:	4a1e      	ldr	r2, [pc, #120]	@ (8001ae4 <HAL_GPIO_Init+0x1dc>)
 8001a6a:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a6e:	f003 0e03 	and.w	lr, r3, #3
 8001a72:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001a76:	220f      	movs	r2, #15
 8001a78:	fa02 f20e 	lsl.w	r2, r2, lr
 8001a7c:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a80:	4a1b      	ldr	r2, [pc, #108]	@ (8001af0 <HAL_GPIO_Init+0x1e8>)
 8001a82:	4290      	cmp	r0, r2
 8001a84:	f43f af74 	beq.w	8001970 <HAL_GPIO_Init+0x68>
 8001a88:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a8c:	4290      	cmp	r0, r2
 8001a8e:	d01a      	beq.n	8001ac6 <HAL_GPIO_Init+0x1be>
 8001a90:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a94:	4290      	cmp	r0, r2
 8001a96:	d018      	beq.n	8001aca <HAL_GPIO_Init+0x1c2>
 8001a98:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001a9c:	4290      	cmp	r0, r2
 8001a9e:	d016      	beq.n	8001ace <HAL_GPIO_Init+0x1c6>
 8001aa0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001aa4:	4290      	cmp	r0, r2
 8001aa6:	d014      	beq.n	8001ad2 <HAL_GPIO_Init+0x1ca>
 8001aa8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001aac:	4290      	cmp	r0, r2
 8001aae:	d012      	beq.n	8001ad6 <HAL_GPIO_Init+0x1ce>
 8001ab0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001ab4:	4290      	cmp	r0, r2
 8001ab6:	d010      	beq.n	8001ada <HAL_GPIO_Init+0x1d2>
 8001ab8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001abc:	4290      	cmp	r0, r2
 8001abe:	f43f af55 	beq.w	800196c <HAL_GPIO_Init+0x64>
 8001ac2:	2208      	movs	r2, #8
 8001ac4:	e755      	b.n	8001972 <HAL_GPIO_Init+0x6a>
 8001ac6:	2201      	movs	r2, #1
 8001ac8:	e753      	b.n	8001972 <HAL_GPIO_Init+0x6a>
 8001aca:	2202      	movs	r2, #2
 8001acc:	e751      	b.n	8001972 <HAL_GPIO_Init+0x6a>
 8001ace:	2203      	movs	r2, #3
 8001ad0:	e74f      	b.n	8001972 <HAL_GPIO_Init+0x6a>
 8001ad2:	2204      	movs	r2, #4
 8001ad4:	e74d      	b.n	8001972 <HAL_GPIO_Init+0x6a>
 8001ad6:	2205      	movs	r2, #5
 8001ad8:	e74b      	b.n	8001972 <HAL_GPIO_Init+0x6a>
 8001ada:	2206      	movs	r2, #6
 8001adc:	e749      	b.n	8001972 <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001ade:	b002      	add	sp, #8
 8001ae0:	bd70      	pop	{r4, r5, r6, pc}
 8001ae2:	4770      	bx	lr
 8001ae4:	40013800 	.word	0x40013800
 8001ae8:	40013c00 	.word	0x40013c00
 8001aec:	40023800 	.word	0x40023800
 8001af0:	40020000 	.word	0x40020000

08001af4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001af4:	b10a      	cbz	r2, 8001afa <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001af6:	6181      	str	r1, [r0, #24]
 8001af8:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001afa:	0409      	lsls	r1, r1, #16
 8001afc:	6181      	str	r1, [r0, #24]
  }
}
 8001afe:	4770      	bx	lr

08001b00 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001b00:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001b02:	ea01 0203 	and.w	r2, r1, r3
 8001b06:	ea21 0103 	bic.w	r1, r1, r3
 8001b0a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001b0e:	6181      	str	r1, [r0, #24]
}
 8001b10:	4770      	bx	lr
	...

08001b14 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b14:	2800      	cmp	r0, #0
 8001b16:	f000 81e0 	beq.w	8001eda <HAL_RCC_OscConfig+0x3c6>
{
 8001b1a:	b570      	push	{r4, r5, r6, lr}
 8001b1c:	b082      	sub	sp, #8
 8001b1e:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b20:	6803      	ldr	r3, [r0, #0]
 8001b22:	f013 0f01 	tst.w	r3, #1
 8001b26:	d03b      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b28:	4b9f      	ldr	r3, [pc, #636]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f003 030c 	and.w	r3, r3, #12
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d02c      	beq.n	8001b8e <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b34:	4b9c      	ldr	r3, [pc, #624]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001b36:	689b      	ldr	r3, [r3, #8]
 8001b38:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b3c:	2b08      	cmp	r3, #8
 8001b3e:	d021      	beq.n	8001b84 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b40:	6863      	ldr	r3, [r4, #4]
 8001b42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b46:	d04f      	beq.n	8001be8 <HAL_RCC_OscConfig+0xd4>
 8001b48:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001b4c:	d052      	beq.n	8001bf4 <HAL_RCC_OscConfig+0xe0>
 8001b4e:	4b96      	ldr	r3, [pc, #600]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001b56:	601a      	str	r2, [r3, #0]
 8001b58:	681a      	ldr	r2, [r3, #0]
 8001b5a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001b5e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b60:	6863      	ldr	r3, [r4, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d050      	beq.n	8001c08 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b66:	f7ff fc8b 	bl	8001480 <HAL_GetTick>
 8001b6a:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6c:	4b8e      	ldr	r3, [pc, #568]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001b74:	d114      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b76:	f7ff fc83 	bl	8001480 <HAL_GetTick>
 8001b7a:	1b40      	subs	r0, r0, r5
 8001b7c:	2864      	cmp	r0, #100	@ 0x64
 8001b7e:	d9f5      	bls.n	8001b6c <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8001b80:	2003      	movs	r0, #3
 8001b82:	e1b1      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b84:	4b88      	ldr	r3, [pc, #544]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001b8c:	d0d8      	beq.n	8001b40 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b8e:	4b86      	ldr	r3, [pc, #536]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001b96:	d003      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x8c>
 8001b98:	6863      	ldr	r3, [r4, #4]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f000 819f 	beq.w	8001ede <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ba0:	6823      	ldr	r3, [r4, #0]
 8001ba2:	f013 0f02 	tst.w	r3, #2
 8001ba6:	d054      	beq.n	8001c52 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001ba8:	4b7f      	ldr	r3, [pc, #508]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f013 0f0c 	tst.w	r3, #12
 8001bb0:	d03e      	beq.n	8001c30 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bb2:	4b7d      	ldr	r3, [pc, #500]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001bba:	2b08      	cmp	r3, #8
 8001bbc:	d033      	beq.n	8001c26 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001bbe:	68e3      	ldr	r3, [r4, #12]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d068      	beq.n	8001c96 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bc4:	4b79      	ldr	r3, [pc, #484]	@ (8001dac <HAL_RCC_OscConfig+0x298>)
 8001bc6:	2201      	movs	r2, #1
 8001bc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bca:	f7ff fc59 	bl	8001480 <HAL_GetTick>
 8001bce:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd0:	4b75      	ldr	r3, [pc, #468]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f013 0f02 	tst.w	r3, #2
 8001bd8:	d154      	bne.n	8001c84 <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bda:	f7ff fc51 	bl	8001480 <HAL_GetTick>
 8001bde:	1b40      	subs	r0, r0, r5
 8001be0:	2802      	cmp	r0, #2
 8001be2:	d9f5      	bls.n	8001bd0 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8001be4:	2003      	movs	r0, #3
 8001be6:	e17f      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001be8:	4a6f      	ldr	r2, [pc, #444]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001bea:	6813      	ldr	r3, [r2, #0]
 8001bec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bf0:	6013      	str	r3, [r2, #0]
 8001bf2:	e7b5      	b.n	8001b60 <HAL_RCC_OscConfig+0x4c>
 8001bf4:	4b6c      	ldr	r3, [pc, #432]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8001bfc:	601a      	str	r2, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8001c04:	601a      	str	r2, [r3, #0]
 8001c06:	e7ab      	b.n	8001b60 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8001c08:	f7ff fc3a 	bl	8001480 <HAL_GetTick>
 8001c0c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c0e:	4b66      	ldr	r3, [pc, #408]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8001c16:	d0c3      	beq.n	8001ba0 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c18:	f7ff fc32 	bl	8001480 <HAL_GetTick>
 8001c1c:	1b40      	subs	r0, r0, r5
 8001c1e:	2864      	cmp	r0, #100	@ 0x64
 8001c20:	d9f5      	bls.n	8001c0e <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8001c22:	2003      	movs	r0, #3
 8001c24:	e160      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c26:	4b60      	ldr	r3, [pc, #384]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001c2e:	d1c6      	bne.n	8001bbe <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c30:	4b5d      	ldr	r3, [pc, #372]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f013 0f02 	tst.w	r3, #2
 8001c38:	d003      	beq.n	8001c42 <HAL_RCC_OscConfig+0x12e>
 8001c3a:	68e3      	ldr	r3, [r4, #12]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	f040 8150 	bne.w	8001ee2 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c42:	4a59      	ldr	r2, [pc, #356]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001c44:	6813      	ldr	r3, [r2, #0]
 8001c46:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001c4a:	6921      	ldr	r1, [r4, #16]
 8001c4c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001c50:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c52:	6823      	ldr	r3, [r4, #0]
 8001c54:	f013 0f08 	tst.w	r3, #8
 8001c58:	d042      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c5a:	6963      	ldr	r3, [r4, #20]
 8001c5c:	b36b      	cbz	r3, 8001cba <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c5e:	4b53      	ldr	r3, [pc, #332]	@ (8001dac <HAL_RCC_OscConfig+0x298>)
 8001c60:	2201      	movs	r2, #1
 8001c62:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c66:	f7ff fc0b 	bl	8001480 <HAL_GetTick>
 8001c6a:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c6c:	4b4e      	ldr	r3, [pc, #312]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001c6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c70:	f013 0f02 	tst.w	r3, #2
 8001c74:	d134      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c76:	f7ff fc03 	bl	8001480 <HAL_GetTick>
 8001c7a:	1b40      	subs	r0, r0, r5
 8001c7c:	2802      	cmp	r0, #2
 8001c7e:	d9f5      	bls.n	8001c6c <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8001c80:	2003      	movs	r0, #3
 8001c82:	e131      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c84:	4a48      	ldr	r2, [pc, #288]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001c86:	6813      	ldr	r3, [r2, #0]
 8001c88:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001c8c:	6921      	ldr	r1, [r4, #16]
 8001c8e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001c92:	6013      	str	r3, [r2, #0]
 8001c94:	e7dd      	b.n	8001c52 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8001c96:	4b45      	ldr	r3, [pc, #276]	@ (8001dac <HAL_RCC_OscConfig+0x298>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c9c:	f7ff fbf0 	bl	8001480 <HAL_GetTick>
 8001ca0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ca2:	4b41      	ldr	r3, [pc, #260]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f013 0f02 	tst.w	r3, #2
 8001caa:	d0d2      	beq.n	8001c52 <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cac:	f7ff fbe8 	bl	8001480 <HAL_GetTick>
 8001cb0:	1b40      	subs	r0, r0, r5
 8001cb2:	2802      	cmp	r0, #2
 8001cb4:	d9f5      	bls.n	8001ca2 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8001cb6:	2003      	movs	r0, #3
 8001cb8:	e116      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cba:	4b3c      	ldr	r3, [pc, #240]	@ (8001dac <HAL_RCC_OscConfig+0x298>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cc2:	f7ff fbdd 	bl	8001480 <HAL_GetTick>
 8001cc6:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001cc8:	4b37      	ldr	r3, [pc, #220]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001cca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001ccc:	f013 0f02 	tst.w	r3, #2
 8001cd0:	d006      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cd2:	f7ff fbd5 	bl	8001480 <HAL_GetTick>
 8001cd6:	1b40      	subs	r0, r0, r5
 8001cd8:	2802      	cmp	r0, #2
 8001cda:	d9f5      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8001cdc:	2003      	movs	r0, #3
 8001cde:	e103      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ce0:	6823      	ldr	r3, [r4, #0]
 8001ce2:	f013 0f04 	tst.w	r3, #4
 8001ce6:	d077      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ce8:	4b2f      	ldr	r3, [pc, #188]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001cea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cec:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8001cf0:	d133      	bne.n	8001d5a <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	9301      	str	r3, [sp, #4]
 8001cf6:	4b2c      	ldr	r3, [pc, #176]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001cf8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cfa:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8001cfe:	641a      	str	r2, [r3, #64]	@ 0x40
 8001d00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d06:	9301      	str	r3, [sp, #4]
 8001d08:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001d0a:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d0c:	4b28      	ldr	r3, [pc, #160]	@ (8001db0 <HAL_RCC_OscConfig+0x29c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001d14:	d023      	beq.n	8001d5e <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d16:	68a3      	ldr	r3, [r4, #8]
 8001d18:	2b01      	cmp	r3, #1
 8001d1a:	d034      	beq.n	8001d86 <HAL_RCC_OscConfig+0x272>
 8001d1c:	2b05      	cmp	r3, #5
 8001d1e:	d038      	beq.n	8001d92 <HAL_RCC_OscConfig+0x27e>
 8001d20:	4b21      	ldr	r3, [pc, #132]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001d22:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001d24:	f022 0201 	bic.w	r2, r2, #1
 8001d28:	671a      	str	r2, [r3, #112]	@ 0x70
 8001d2a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001d2c:	f022 0204 	bic.w	r2, r2, #4
 8001d30:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d32:	68a3      	ldr	r3, [r4, #8]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d03d      	beq.n	8001db4 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d38:	f7ff fba2 	bl	8001480 <HAL_GetTick>
 8001d3c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d3e:	4b1a      	ldr	r3, [pc, #104]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001d40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d42:	f013 0f02 	tst.w	r3, #2
 8001d46:	d146      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d48:	f7ff fb9a 	bl	8001480 <HAL_GetTick>
 8001d4c:	1b80      	subs	r0, r0, r6
 8001d4e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001d52:	4298      	cmp	r0, r3
 8001d54:	d9f3      	bls.n	8001d3e <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8001d56:	2003      	movs	r0, #3
 8001d58:	e0c6      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 8001d5a:	2500      	movs	r5, #0
 8001d5c:	e7d6      	b.n	8001d0c <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001d5e:	4a14      	ldr	r2, [pc, #80]	@ (8001db0 <HAL_RCC_OscConfig+0x29c>)
 8001d60:	6813      	ldr	r3, [r2, #0]
 8001d62:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d66:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001d68:	f7ff fb8a 	bl	8001480 <HAL_GetTick>
 8001d6c:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d6e:	4b10      	ldr	r3, [pc, #64]	@ (8001db0 <HAL_RCC_OscConfig+0x29c>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8001d76:	d1ce      	bne.n	8001d16 <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d78:	f7ff fb82 	bl	8001480 <HAL_GetTick>
 8001d7c:	1b80      	subs	r0, r0, r6
 8001d7e:	2802      	cmp	r0, #2
 8001d80:	d9f5      	bls.n	8001d6e <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8001d82:	2003      	movs	r0, #3
 8001d84:	e0b0      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d86:	4a08      	ldr	r2, [pc, #32]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001d88:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8001d8a:	f043 0301 	orr.w	r3, r3, #1
 8001d8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d90:	e7cf      	b.n	8001d32 <HAL_RCC_OscConfig+0x21e>
 8001d92:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <HAL_RCC_OscConfig+0x294>)
 8001d94:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001d96:	f042 0204 	orr.w	r2, r2, #4
 8001d9a:	671a      	str	r2, [r3, #112]	@ 0x70
 8001d9c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001d9e:	f042 0201 	orr.w	r2, r2, #1
 8001da2:	671a      	str	r2, [r3, #112]	@ 0x70
 8001da4:	e7c5      	b.n	8001d32 <HAL_RCC_OscConfig+0x21e>
 8001da6:	bf00      	nop
 8001da8:	40023800 	.word	0x40023800
 8001dac:	42470000 	.word	0x42470000
 8001db0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001db4:	f7ff fb64 	bl	8001480 <HAL_GetTick>
 8001db8:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dba:	4b52      	ldr	r3, [pc, #328]	@ (8001f04 <HAL_RCC_OscConfig+0x3f0>)
 8001dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dbe:	f013 0f02 	tst.w	r3, #2
 8001dc2:	d008      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dc4:	f7ff fb5c 	bl	8001480 <HAL_GetTick>
 8001dc8:	1b80      	subs	r0, r0, r6
 8001dca:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001dce:	4298      	cmp	r0, r3
 8001dd0:	d9f3      	bls.n	8001dba <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8001dd2:	2003      	movs	r0, #3
 8001dd4:	e088      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dd6:	b9ed      	cbnz	r5, 8001e14 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dd8:	69a3      	ldr	r3, [r4, #24]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	f000 8083 	beq.w	8001ee6 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001de0:	4a48      	ldr	r2, [pc, #288]	@ (8001f04 <HAL_RCC_OscConfig+0x3f0>)
 8001de2:	6892      	ldr	r2, [r2, #8]
 8001de4:	f002 020c 	and.w	r2, r2, #12
 8001de8:	2a08      	cmp	r2, #8
 8001dea:	d051      	beq.n	8001e90 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d017      	beq.n	8001e20 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001df0:	4b45      	ldr	r3, [pc, #276]	@ (8001f08 <HAL_RCC_OscConfig+0x3f4>)
 8001df2:	2200      	movs	r2, #0
 8001df4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df6:	f7ff fb43 	bl	8001480 <HAL_GetTick>
 8001dfa:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dfc:	4b41      	ldr	r3, [pc, #260]	@ (8001f04 <HAL_RCC_OscConfig+0x3f0>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001e04:	d042      	beq.n	8001e8c <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e06:	f7ff fb3b 	bl	8001480 <HAL_GetTick>
 8001e0a:	1b00      	subs	r0, r0, r4
 8001e0c:	2802      	cmp	r0, #2
 8001e0e:	d9f5      	bls.n	8001dfc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001e10:	2003      	movs	r0, #3
 8001e12:	e069      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e14:	4a3b      	ldr	r2, [pc, #236]	@ (8001f04 <HAL_RCC_OscConfig+0x3f0>)
 8001e16:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8001e18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e1e:	e7db      	b.n	8001dd8 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8001e20:	4b39      	ldr	r3, [pc, #228]	@ (8001f08 <HAL_RCC_OscConfig+0x3f4>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001e26:	f7ff fb2b 	bl	8001480 <HAL_GetTick>
 8001e2a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e2c:	4b35      	ldr	r3, [pc, #212]	@ (8001f04 <HAL_RCC_OscConfig+0x3f0>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001e34:	d006      	beq.n	8001e44 <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e36:	f7ff fb23 	bl	8001480 <HAL_GetTick>
 8001e3a:	1b40      	subs	r0, r0, r5
 8001e3c:	2802      	cmp	r0, #2
 8001e3e:	d9f5      	bls.n	8001e2c <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8001e40:	2003      	movs	r0, #3
 8001e42:	e051      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e44:	69e3      	ldr	r3, [r4, #28]
 8001e46:	6a22      	ldr	r2, [r4, #32]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001e4c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001e50:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001e52:	0852      	lsrs	r2, r2, #1
 8001e54:	3a01      	subs	r2, #1
 8001e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001e5a:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001e5c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001e60:	4a28      	ldr	r2, [pc, #160]	@ (8001f04 <HAL_RCC_OscConfig+0x3f0>)
 8001e62:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001e64:	4b28      	ldr	r3, [pc, #160]	@ (8001f08 <HAL_RCC_OscConfig+0x3f4>)
 8001e66:	2201      	movs	r2, #1
 8001e68:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001e6a:	f7ff fb09 	bl	8001480 <HAL_GetTick>
 8001e6e:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e70:	4b24      	ldr	r3, [pc, #144]	@ (8001f04 <HAL_RCC_OscConfig+0x3f0>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001e78:	d106      	bne.n	8001e88 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e7a:	f7ff fb01 	bl	8001480 <HAL_GetTick>
 8001e7e:	1b00      	subs	r0, r0, r4
 8001e80:	2802      	cmp	r0, #2
 8001e82:	d9f5      	bls.n	8001e70 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8001e84:	2003      	movs	r0, #3
 8001e86:	e02f      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001e88:	2000      	movs	r0, #0
 8001e8a:	e02d      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	e02b      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d02b      	beq.n	8001eec <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 8001e94:	4b1b      	ldr	r3, [pc, #108]	@ (8001f04 <HAL_RCC_OscConfig+0x3f0>)
 8001e96:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e98:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8001e9c:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e9e:	4291      	cmp	r1, r2
 8001ea0:	d126      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ea2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ea6:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ea8:	428a      	cmp	r2, r1
 8001eaa:	d123      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001eac:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001eae:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 8001eb2:	401a      	ands	r2, r3
 8001eb4:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001eb8:	d11e      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001eba:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001ebe:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001ec0:	0852      	lsrs	r2, r2, #1
 8001ec2:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ec4:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001ec8:	d118      	bne.n	8001efc <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001eca:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8001ece:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ed0:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 8001ed4:	d114      	bne.n	8001f00 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	e006      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 8001eda:	2001      	movs	r0, #1
}
 8001edc:	4770      	bx	lr
        return HAL_ERROR;
 8001ede:	2001      	movs	r0, #1
 8001ee0:	e002      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 8001ee2:	2001      	movs	r0, #1
 8001ee4:	e000      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 8001ee6:	2000      	movs	r0, #0
}
 8001ee8:	b002      	add	sp, #8
 8001eea:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001eec:	2001      	movs	r0, #1
 8001eee:	e7fb      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 8001ef0:	2001      	movs	r0, #1
 8001ef2:	e7f9      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	e7f7      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
 8001ef8:	2001      	movs	r0, #1
 8001efa:	e7f5      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
 8001efc:	2001      	movs	r0, #1
 8001efe:	e7f3      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
 8001f00:	2001      	movs	r0, #1
 8001f02:	e7f1      	b.n	8001ee8 <HAL_RCC_OscConfig+0x3d4>
 8001f04:	40023800 	.word	0x40023800
 8001f08:	42470000 	.word	0x42470000

08001f0c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f0c:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001f0e:	4b33      	ldr	r3, [pc, #204]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f003 030c 	and.w	r3, r3, #12
 8001f16:	2b04      	cmp	r3, #4
 8001f18:	d05b      	beq.n	8001fd2 <HAL_RCC_GetSysClockFreq+0xc6>
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d15b      	bne.n	8001fd6 <HAL_RCC_GetSysClockFreq+0xca>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f1e:	4b2f      	ldr	r3, [pc, #188]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f20:	685a      	ldr	r2, [r3, #4]
 8001f22:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8001f2c:	d02c      	beq.n	8001f88 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f2e:	4b2b      	ldr	r3, [pc, #172]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f30:	6858      	ldr	r0, [r3, #4]
 8001f32:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001f36:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001f3a:	ebbc 0c00 	subs.w	ip, ip, r0
 8001f3e:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001f42:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001f46:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001f4a:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001f4e:	ebb1 010c 	subs.w	r1, r1, ip
 8001f52:	eb63 030e 	sbc.w	r3, r3, lr
 8001f56:	00db      	lsls	r3, r3, #3
 8001f58:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f5c:	00c9      	lsls	r1, r1, #3
 8001f5e:	eb11 0c00 	adds.w	ip, r1, r0
 8001f62:	f143 0300 	adc.w	r3, r3, #0
 8001f66:	0259      	lsls	r1, r3, #9
 8001f68:	2300      	movs	r3, #0
 8001f6a:	ea4f 204c 	mov.w	r0, ip, lsl #9
 8001f6e:	ea41 51dc 	orr.w	r1, r1, ip, lsr #23
 8001f72:	f7fe fd7f 	bl	8000a74 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001f76:	4b19      	ldr	r3, [pc, #100]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001f7e:	3301      	adds	r3, #1
 8001f80:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco / pllp;
 8001f82:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001f86:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f88:	4b14      	ldr	r3, [pc, #80]	@ (8001fdc <HAL_RCC_GetSysClockFreq+0xd0>)
 8001f8a:	6858      	ldr	r0, [r3, #4]
 8001f8c:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001f90:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001f94:	ebbc 0c00 	subs.w	ip, ip, r0
 8001f98:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001f9c:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001fa0:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001fa4:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001fa8:	ebb1 010c 	subs.w	r1, r1, ip
 8001fac:	eb63 030e 	sbc.w	r3, r3, lr
 8001fb0:	00db      	lsls	r3, r3, #3
 8001fb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001fb6:	00c9      	lsls	r1, r1, #3
 8001fb8:	eb11 0c00 	adds.w	ip, r1, r0
 8001fbc:	f143 0300 	adc.w	r3, r3, #0
 8001fc0:	0299      	lsls	r1, r3, #10
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001fc8:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001fcc:	f7fe fd52 	bl	8000a74 <__aeabi_uldivmod>
 8001fd0:	e7d1      	b.n	8001f76 <HAL_RCC_GetSysClockFreq+0x6a>
      sysclockfreq = HSE_VALUE;
 8001fd2:	4803      	ldr	r0, [pc, #12]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8001fd4:	e7d7      	b.n	8001f86 <HAL_RCC_GetSysClockFreq+0x7a>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001fd6:	4803      	ldr	r0, [pc, #12]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0xd8>)
  return sysclockfreq;
 8001fd8:	e7d5      	b.n	8001f86 <HAL_RCC_GetSysClockFreq+0x7a>
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	007a1200 	.word	0x007a1200
 8001fe4:	00f42400 	.word	0x00f42400

08001fe8 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001fe8:	2800      	cmp	r0, #0
 8001fea:	f000 809b 	beq.w	8002124 <HAL_RCC_ClockConfig+0x13c>
{
 8001fee:	b570      	push	{r4, r5, r6, lr}
 8001ff0:	460d      	mov	r5, r1
 8001ff2:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ff4:	4b4f      	ldr	r3, [pc, #316]	@ (8002134 <HAL_RCC_ClockConfig+0x14c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0307 	and.w	r3, r3, #7
 8001ffc:	428b      	cmp	r3, r1
 8001ffe:	d208      	bcs.n	8002012 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002000:	b2cb      	uxtb	r3, r1
 8002002:	4a4c      	ldr	r2, [pc, #304]	@ (8002134 <HAL_RCC_ClockConfig+0x14c>)
 8002004:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002006:	6813      	ldr	r3, [r2, #0]
 8002008:	f003 0307 	and.w	r3, r3, #7
 800200c:	428b      	cmp	r3, r1
 800200e:	f040 808b 	bne.w	8002128 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002012:	6823      	ldr	r3, [r4, #0]
 8002014:	f013 0f02 	tst.w	r3, #2
 8002018:	d017      	beq.n	800204a <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800201a:	f013 0f04 	tst.w	r3, #4
 800201e:	d004      	beq.n	800202a <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002020:	4a45      	ldr	r2, [pc, #276]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 8002022:	6893      	ldr	r3, [r2, #8]
 8002024:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002028:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800202a:	6823      	ldr	r3, [r4, #0]
 800202c:	f013 0f08 	tst.w	r3, #8
 8002030:	d004      	beq.n	800203c <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002032:	4a41      	ldr	r2, [pc, #260]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 8002034:	6893      	ldr	r3, [r2, #8]
 8002036:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800203a:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800203c:	4a3e      	ldr	r2, [pc, #248]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 800203e:	6893      	ldr	r3, [r2, #8]
 8002040:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002044:	68a1      	ldr	r1, [r4, #8]
 8002046:	430b      	orrs	r3, r1
 8002048:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800204a:	6823      	ldr	r3, [r4, #0]
 800204c:	f013 0f01 	tst.w	r3, #1
 8002050:	d032      	beq.n	80020b8 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002052:	6863      	ldr	r3, [r4, #4]
 8002054:	2b01      	cmp	r3, #1
 8002056:	d021      	beq.n	800209c <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002058:	1e9a      	subs	r2, r3, #2
 800205a:	2a01      	cmp	r2, #1
 800205c:	d925      	bls.n	80020aa <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800205e:	4a36      	ldr	r2, [pc, #216]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 8002060:	6812      	ldr	r2, [r2, #0]
 8002062:	f012 0f02 	tst.w	r2, #2
 8002066:	d061      	beq.n	800212c <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002068:	4933      	ldr	r1, [pc, #204]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 800206a:	688a      	ldr	r2, [r1, #8]
 800206c:	f022 0203 	bic.w	r2, r2, #3
 8002070:	4313      	orrs	r3, r2
 8002072:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002074:	f7ff fa04 	bl	8001480 <HAL_GetTick>
 8002078:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800207a:	4b2f      	ldr	r3, [pc, #188]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 030c 	and.w	r3, r3, #12
 8002082:	6862      	ldr	r2, [r4, #4]
 8002084:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002088:	d016      	beq.n	80020b8 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800208a:	f7ff f9f9 	bl	8001480 <HAL_GetTick>
 800208e:	1b80      	subs	r0, r0, r6
 8002090:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002094:	4298      	cmp	r0, r3
 8002096:	d9f0      	bls.n	800207a <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8002098:	2003      	movs	r0, #3
 800209a:	e042      	b.n	8002122 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209c:	4a26      	ldr	r2, [pc, #152]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 800209e:	6812      	ldr	r2, [r2, #0]
 80020a0:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 80020a4:	d1e0      	bne.n	8002068 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80020a6:	2001      	movs	r0, #1
 80020a8:	e03b      	b.n	8002122 <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80020aa:	4a23      	ldr	r2, [pc, #140]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 80020ac:	6812      	ldr	r2, [r2, #0]
 80020ae:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 80020b2:	d1d9      	bne.n	8002068 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80020b4:	2001      	movs	r0, #1
 80020b6:	e034      	b.n	8002122 <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80020b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002134 <HAL_RCC_ClockConfig+0x14c>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0307 	and.w	r3, r3, #7
 80020c0:	42ab      	cmp	r3, r5
 80020c2:	d907      	bls.n	80020d4 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020c4:	b2ea      	uxtb	r2, r5
 80020c6:	4b1b      	ldr	r3, [pc, #108]	@ (8002134 <HAL_RCC_ClockConfig+0x14c>)
 80020c8:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0307 	and.w	r3, r3, #7
 80020d0:	42ab      	cmp	r3, r5
 80020d2:	d12d      	bne.n	8002130 <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020d4:	6823      	ldr	r3, [r4, #0]
 80020d6:	f013 0f04 	tst.w	r3, #4
 80020da:	d006      	beq.n	80020ea <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80020dc:	4a16      	ldr	r2, [pc, #88]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 80020de:	6893      	ldr	r3, [r2, #8]
 80020e0:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 80020e4:	68e1      	ldr	r1, [r4, #12]
 80020e6:	430b      	orrs	r3, r1
 80020e8:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020ea:	6823      	ldr	r3, [r4, #0]
 80020ec:	f013 0f08 	tst.w	r3, #8
 80020f0:	d007      	beq.n	8002102 <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020f2:	4a11      	ldr	r2, [pc, #68]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 80020f4:	6893      	ldr	r3, [r2, #8]
 80020f6:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80020fa:	6921      	ldr	r1, [r4, #16]
 80020fc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002100:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002102:	f7ff ff03 	bl	8001f0c <HAL_RCC_GetSysClockFreq>
 8002106:	4b0c      	ldr	r3, [pc, #48]	@ (8002138 <HAL_RCC_ClockConfig+0x150>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800210e:	4a0b      	ldr	r2, [pc, #44]	@ (800213c <HAL_RCC_ClockConfig+0x154>)
 8002110:	5cd3      	ldrb	r3, [r2, r3]
 8002112:	40d8      	lsrs	r0, r3
 8002114:	4b0a      	ldr	r3, [pc, #40]	@ (8002140 <HAL_RCC_ClockConfig+0x158>)
 8002116:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8002118:	4b0a      	ldr	r3, [pc, #40]	@ (8002144 <HAL_RCC_ClockConfig+0x15c>)
 800211a:	6818      	ldr	r0, [r3, #0]
 800211c:	f7ff f964 	bl	80013e8 <HAL_InitTick>
  return HAL_OK;
 8002120:	2000      	movs	r0, #0
}
 8002122:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002124:	2001      	movs	r0, #1
}
 8002126:	4770      	bx	lr
      return HAL_ERROR;
 8002128:	2001      	movs	r0, #1
 800212a:	e7fa      	b.n	8002122 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 800212c:	2001      	movs	r0, #1
 800212e:	e7f8      	b.n	8002122 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 8002130:	2001      	movs	r0, #1
 8002132:	e7f6      	b.n	8002122 <HAL_RCC_ClockConfig+0x13a>
 8002134:	40023c00 	.word	0x40023c00
 8002138:	40023800 	.word	0x40023800
 800213c:	080049ec 	.word	0x080049ec
 8002140:	20000000 	.word	0x20000000
 8002144:	20000008 	.word	0x20000008

08002148 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002148:	4b01      	ldr	r3, [pc, #4]	@ (8002150 <HAL_RCC_GetHCLKFreq+0x8>)
 800214a:	6818      	ldr	r0, [r3, #0]
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	20000000 	.word	0x20000000

08002154 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002154:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002156:	f7ff fff7 	bl	8002148 <HAL_RCC_GetHCLKFreq>
 800215a:	4b04      	ldr	r3, [pc, #16]	@ (800216c <HAL_RCC_GetPCLK1Freq+0x18>)
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002162:	4a03      	ldr	r2, [pc, #12]	@ (8002170 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002164:	5cd3      	ldrb	r3, [r2, r3]
}
 8002166:	40d8      	lsrs	r0, r3
 8002168:	bd08      	pop	{r3, pc}
 800216a:	bf00      	nop
 800216c:	40023800 	.word	0x40023800
 8002170:	080049e4 	.word	0x080049e4

08002174 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002174:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002176:	f7ff ffe7 	bl	8002148 <HAL_RCC_GetHCLKFreq>
 800217a:	4b04      	ldr	r3, [pc, #16]	@ (800218c <HAL_RCC_GetPCLK2Freq+0x18>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002182:	4a03      	ldr	r2, [pc, #12]	@ (8002190 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002184:	5cd3      	ldrb	r3, [r2, r3]
}
 8002186:	40d8      	lsrs	r0, r3
 8002188:	bd08      	pop	{r3, pc}
 800218a:	bf00      	nop
 800218c:	40023800 	.word	0x40023800
 8002190:	080049e4 	.word	0x080049e4

08002194 <HAL_RNG_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8002194:	b198      	cbz	r0, 80021be <HAL_RNG_Init+0x2a>
{
 8002196:	b510      	push	{r4, lr}
 8002198:	4604      	mov	r4, r0

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800219a:	7943      	ldrb	r3, [r0, #5]
 800219c:	b15b      	cbz	r3, 80021b6 <HAL_RNG_Init+0x22>
    HAL_RNG_MspInit(hrng);
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800219e:	2302      	movs	r3, #2
 80021a0:	7163      	strb	r3, [r4, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80021a2:	6822      	ldr	r2, [r4, #0]
 80021a4:	6813      	ldr	r3, [r2, #0]
 80021a6:	f043 0304 	orr.w	r3, r3, #4
 80021aa:	6013      	str	r3, [r2, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80021ac:	2301      	movs	r3, #1
 80021ae:	7163      	strb	r3, [r4, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80021b0:	2000      	movs	r0, #0
 80021b2:	60a0      	str	r0, [r4, #8]

  /* Return function status */
  return HAL_OK;
}
 80021b4:	bd10      	pop	{r4, pc}
    hrng->Lock = HAL_UNLOCKED;
 80021b6:	7103      	strb	r3, [r0, #4]
    HAL_RNG_MspInit(hrng);
 80021b8:	f7ff f802 	bl	80011c0 <HAL_RNG_MspInit>
 80021bc:	e7ef      	b.n	800219e <HAL_RNG_Init+0xa>
    return HAL_ERROR;
 80021be:	2001      	movs	r0, #1
}
 80021c0:	4770      	bx	lr

080021c2 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021c2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021c4:	f102 030c 	add.w	r3, r2, #12
 80021c8:	e853 3f00 	ldrex	r3, [r3]
 80021cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021d0:	320c      	adds	r2, #12
 80021d2:	e842 3100 	strex	r1, r3, [r2]
 80021d6:	2900      	cmp	r1, #0
 80021d8:	d1f3      	bne.n	80021c2 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021da:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021dc:	f102 0314 	add.w	r3, r2, #20
 80021e0:	e853 3f00 	ldrex	r3, [r3]
 80021e4:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021e8:	3214      	adds	r2, #20
 80021ea:	e842 3100 	strex	r1, r3, [r2]
 80021ee:	2900      	cmp	r1, #0
 80021f0:	d1f3      	bne.n	80021da <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80021f2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d005      	beq.n	8002204 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80021f8:	2320      	movs	r3, #32
 80021fa:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021fe:	2300      	movs	r3, #0
 8002200:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8002202:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002204:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002206:	f102 030c 	add.w	r3, r2, #12
 800220a:	e853 3f00 	ldrex	r3, [r3]
 800220e:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002212:	320c      	adds	r2, #12
 8002214:	e842 3100 	strex	r1, r3, [r2]
 8002218:	2900      	cmp	r1, #0
 800221a:	d1f3      	bne.n	8002204 <UART_EndRxTransfer+0x42>
 800221c:	e7ec      	b.n	80021f8 <UART_EndRxTransfer+0x36>
	...

08002220 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002220:	b510      	push	{r4, lr}
 8002222:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002224:	6802      	ldr	r2, [r0, #0]
 8002226:	6913      	ldr	r3, [r2, #16]
 8002228:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800222c:	68c1      	ldr	r1, [r0, #12]
 800222e:	430b      	orrs	r3, r1
 8002230:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002232:	6883      	ldr	r3, [r0, #8]
 8002234:	6902      	ldr	r2, [r0, #16]
 8002236:	431a      	orrs	r2, r3
 8002238:	6943      	ldr	r3, [r0, #20]
 800223a:	431a      	orrs	r2, r3
 800223c:	69c3      	ldr	r3, [r0, #28]
 800223e:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002240:	6801      	ldr	r1, [r0, #0]
 8002242:	68cb      	ldr	r3, [r1, #12]
 8002244:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002248:	f023 030c 	bic.w	r3, r3, #12
 800224c:	4313      	orrs	r3, r2
 800224e:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002250:	6802      	ldr	r2, [r0, #0]
 8002252:	6953      	ldr	r3, [r2, #20]
 8002254:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002258:	6981      	ldr	r1, [r0, #24]
 800225a:	430b      	orrs	r3, r1
 800225c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800225e:	6803      	ldr	r3, [r0, #0]
 8002260:	4a31      	ldr	r2, [pc, #196]	@ (8002328 <UART_SetConfig+0x108>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d006      	beq.n	8002274 <UART_SetConfig+0x54>
 8002266:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800226a:	4293      	cmp	r3, r2
 800226c:	d002      	beq.n	8002274 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800226e:	f7ff ff71 	bl	8002154 <HAL_RCC_GetPCLK1Freq>
 8002272:	e001      	b.n	8002278 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002274:	f7ff ff7e 	bl	8002174 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002278:	69e3      	ldr	r3, [r4, #28]
 800227a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800227e:	d029      	beq.n	80022d4 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002280:	2100      	movs	r1, #0
 8002282:	1803      	adds	r3, r0, r0
 8002284:	4149      	adcs	r1, r1
 8002286:	181b      	adds	r3, r3, r0
 8002288:	f141 0100 	adc.w	r1, r1, #0
 800228c:	00c9      	lsls	r1, r1, #3
 800228e:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8002292:	00db      	lsls	r3, r3, #3
 8002294:	1818      	adds	r0, r3, r0
 8002296:	6863      	ldr	r3, [r4, #4]
 8002298:	ea4f 0283 	mov.w	r2, r3, lsl #2
 800229c:	ea4f 7393 	mov.w	r3, r3, lsr #30
 80022a0:	f141 0100 	adc.w	r1, r1, #0
 80022a4:	f7fe fbe6 	bl	8000a74 <__aeabi_uldivmod>
 80022a8:	4a20      	ldr	r2, [pc, #128]	@ (800232c <UART_SetConfig+0x10c>)
 80022aa:	fba2 3100 	umull	r3, r1, r2, r0
 80022ae:	0949      	lsrs	r1, r1, #5
 80022b0:	2364      	movs	r3, #100	@ 0x64
 80022b2:	fb03 0311 	mls	r3, r3, r1, r0
 80022b6:	011b      	lsls	r3, r3, #4
 80022b8:	3332      	adds	r3, #50	@ 0x32
 80022ba:	fba2 2303 	umull	r2, r3, r2, r3
 80022be:	095b      	lsrs	r3, r3, #5
 80022c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80022c4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80022c8:	f003 030f 	and.w	r3, r3, #15
 80022cc:	6821      	ldr	r1, [r4, #0]
 80022ce:	4413      	add	r3, r2
 80022d0:	608b      	str	r3, [r1, #8]
  }
}
 80022d2:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80022d4:	2300      	movs	r3, #0
 80022d6:	1802      	adds	r2, r0, r0
 80022d8:	eb43 0103 	adc.w	r1, r3, r3
 80022dc:	1812      	adds	r2, r2, r0
 80022de:	f141 0100 	adc.w	r1, r1, #0
 80022e2:	00c9      	lsls	r1, r1, #3
 80022e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80022e8:	00d2      	lsls	r2, r2, #3
 80022ea:	1810      	adds	r0, r2, r0
 80022ec:	f141 0100 	adc.w	r1, r1, #0
 80022f0:	6862      	ldr	r2, [r4, #4]
 80022f2:	1892      	adds	r2, r2, r2
 80022f4:	415b      	adcs	r3, r3
 80022f6:	f7fe fbbd 	bl	8000a74 <__aeabi_uldivmod>
 80022fa:	4a0c      	ldr	r2, [pc, #48]	@ (800232c <UART_SetConfig+0x10c>)
 80022fc:	fba2 3100 	umull	r3, r1, r2, r0
 8002300:	0949      	lsrs	r1, r1, #5
 8002302:	2364      	movs	r3, #100	@ 0x64
 8002304:	fb03 0311 	mls	r3, r3, r1, r0
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	3332      	adds	r3, #50	@ 0x32
 800230c:	fba2 2303 	umull	r2, r3, r2, r3
 8002310:	095b      	lsrs	r3, r3, #5
 8002312:	005a      	lsls	r2, r3, #1
 8002314:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8002318:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	6821      	ldr	r1, [r4, #0]
 8002322:	4413      	add	r3, r2
 8002324:	608b      	str	r3, [r1, #8]
 8002326:	e7d4      	b.n	80022d2 <UART_SetConfig+0xb2>
 8002328:	40011000 	.word	0x40011000
 800232c:	51eb851f 	.word	0x51eb851f

08002330 <UART_WaitOnFlagUntilTimeout>:
{
 8002330:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002334:	b083      	sub	sp, #12
 8002336:	4605      	mov	r5, r0
 8002338:	460e      	mov	r6, r1
 800233a:	4617      	mov	r7, r2
 800233c:	4699      	mov	r9, r3
 800233e:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002342:	682b      	ldr	r3, [r5, #0]
 8002344:	681c      	ldr	r4, [r3, #0]
 8002346:	ea36 0404 	bics.w	r4, r6, r4
 800234a:	bf0c      	ite	eq
 800234c:	2401      	moveq	r4, #1
 800234e:	2400      	movne	r4, #0
 8002350:	42bc      	cmp	r4, r7
 8002352:	d128      	bne.n	80023a6 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8002354:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 8002358:	d0f3      	beq.n	8002342 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800235a:	f7ff f891 	bl	8001480 <HAL_GetTick>
 800235e:	eba0 0009 	sub.w	r0, r0, r9
 8002362:	4540      	cmp	r0, r8
 8002364:	d823      	bhi.n	80023ae <UART_WaitOnFlagUntilTimeout+0x7e>
 8002366:	f1b8 0f00 	cmp.w	r8, #0
 800236a:	d022      	beq.n	80023b2 <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800236c:	682b      	ldr	r3, [r5, #0]
 800236e:	68da      	ldr	r2, [r3, #12]
 8002370:	f012 0f04 	tst.w	r2, #4
 8002374:	d0e5      	beq.n	8002342 <UART_WaitOnFlagUntilTimeout+0x12>
 8002376:	2e80      	cmp	r6, #128	@ 0x80
 8002378:	d0e3      	beq.n	8002342 <UART_WaitOnFlagUntilTimeout+0x12>
 800237a:	2e40      	cmp	r6, #64	@ 0x40
 800237c:	d0e1      	beq.n	8002342 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	f012 0f08 	tst.w	r2, #8
 8002384:	d0dd      	beq.n	8002342 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002386:	2400      	movs	r4, #0
 8002388:	9401      	str	r4, [sp, #4]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	9201      	str	r2, [sp, #4]
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	9301      	str	r3, [sp, #4]
 8002392:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8002394:	4628      	mov	r0, r5
 8002396:	f7ff ff14 	bl	80021c2 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800239a:	2308      	movs	r3, #8
 800239c:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 800239e:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 80023a2:	2001      	movs	r0, #1
 80023a4:	e000      	b.n	80023a8 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 80023a6:	2000      	movs	r0, #0
}
 80023a8:	b003      	add	sp, #12
 80023aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 80023ae:	2003      	movs	r0, #3
 80023b0:	e7fa      	b.n	80023a8 <UART_WaitOnFlagUntilTimeout+0x78>
 80023b2:	2003      	movs	r0, #3
 80023b4:	e7f8      	b.n	80023a8 <UART_WaitOnFlagUntilTimeout+0x78>

080023b6 <HAL_UART_Init>:
  if (huart == NULL)
 80023b6:	b360      	cbz	r0, 8002412 <HAL_UART_Init+0x5c>
{
 80023b8:	b510      	push	{r4, lr}
 80023ba:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80023bc:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 80023c0:	b313      	cbz	r3, 8002408 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 80023c2:	2324      	movs	r3, #36	@ 0x24
 80023c4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 80023c8:	6822      	ldr	r2, [r4, #0]
 80023ca:	68d3      	ldr	r3, [r2, #12]
 80023cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80023d0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80023d2:	4620      	mov	r0, r4
 80023d4:	f7ff ff24 	bl	8002220 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023d8:	6822      	ldr	r2, [r4, #0]
 80023da:	6913      	ldr	r3, [r2, #16]
 80023dc:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 80023e0:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023e2:	6822      	ldr	r2, [r4, #0]
 80023e4:	6953      	ldr	r3, [r2, #20]
 80023e6:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 80023ea:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80023ec:	6822      	ldr	r2, [r4, #0]
 80023ee:	68d3      	ldr	r3, [r2, #12]
 80023f0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80023f4:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023f6:	2000      	movs	r0, #0
 80023f8:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80023fa:	2320      	movs	r3, #32
 80023fc:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002400:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002404:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8002406:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002408:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800240c:	f7fe ff60 	bl	80012d0 <HAL_UART_MspInit>
 8002410:	e7d7      	b.n	80023c2 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002412:	2001      	movs	r0, #1
}
 8002414:	4770      	bx	lr

08002416 <HAL_UART_Transmit>:
{
 8002416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800241e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002422:	b2db      	uxtb	r3, r3
 8002424:	2b20      	cmp	r3, #32
 8002426:	d156      	bne.n	80024d6 <HAL_UART_Transmit+0xc0>
 8002428:	4604      	mov	r4, r0
 800242a:	460d      	mov	r5, r1
 800242c:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800242e:	2900      	cmp	r1, #0
 8002430:	d055      	beq.n	80024de <HAL_UART_Transmit+0xc8>
 8002432:	b90a      	cbnz	r2, 8002438 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8002434:	2001      	movs	r0, #1
 8002436:	e04f      	b.n	80024d8 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002438:	2300      	movs	r3, #0
 800243a:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800243c:	2321      	movs	r3, #33	@ 0x21
 800243e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8002442:	f7ff f81d 	bl	8001480 <HAL_GetTick>
 8002446:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8002448:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 800244c:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002450:	68a3      	ldr	r3, [r4, #8]
 8002452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002456:	d002      	beq.n	800245e <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8002458:	f04f 0800 	mov.w	r8, #0
 800245c:	e014      	b.n	8002488 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800245e:	6923      	ldr	r3, [r4, #16]
 8002460:	b32b      	cbz	r3, 80024ae <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 8002462:	f04f 0800 	mov.w	r8, #0
 8002466:	e00f      	b.n	8002488 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 8002468:	2320      	movs	r3, #32
 800246a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 800246e:	2003      	movs	r0, #3
 8002470:	e032      	b.n	80024d8 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002472:	f838 3b02 	ldrh.w	r3, [r8], #2
 8002476:	6822      	ldr	r2, [r4, #0]
 8002478:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800247c:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 800247e:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8002480:	b292      	uxth	r2, r2
 8002482:	3a01      	subs	r2, #1
 8002484:	b292      	uxth	r2, r2
 8002486:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002488:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 800248a:	b29b      	uxth	r3, r3
 800248c:	b193      	cbz	r3, 80024b4 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800248e:	9600      	str	r6, [sp, #0]
 8002490:	463b      	mov	r3, r7
 8002492:	2200      	movs	r2, #0
 8002494:	2180      	movs	r1, #128	@ 0x80
 8002496:	4620      	mov	r0, r4
 8002498:	f7ff ff4a 	bl	8002330 <UART_WaitOnFlagUntilTimeout>
 800249c:	2800      	cmp	r0, #0
 800249e:	d1e3      	bne.n	8002468 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 80024a0:	2d00      	cmp	r5, #0
 80024a2:	d0e6      	beq.n	8002472 <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024a4:	f815 2b01 	ldrb.w	r2, [r5], #1
 80024a8:	6823      	ldr	r3, [r4, #0]
 80024aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024ac:	e7e7      	b.n	800247e <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 80024ae:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80024b0:	2500      	movs	r5, #0
 80024b2:	e7e9      	b.n	8002488 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024b4:	9600      	str	r6, [sp, #0]
 80024b6:	463b      	mov	r3, r7
 80024b8:	2200      	movs	r2, #0
 80024ba:	2140      	movs	r1, #64	@ 0x40
 80024bc:	4620      	mov	r0, r4
 80024be:	f7ff ff37 	bl	8002330 <UART_WaitOnFlagUntilTimeout>
 80024c2:	b918      	cbnz	r0, 80024cc <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 80024c4:	2320      	movs	r3, #32
 80024c6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 80024ca:	e005      	b.n	80024d8 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 80024cc:	2320      	movs	r3, #32
 80024ce:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 80024d2:	2003      	movs	r0, #3
 80024d4:	e000      	b.n	80024d8 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 80024d6:	2002      	movs	r0, #2
}
 80024d8:	b002      	add	sp, #8
 80024da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 80024de:	2001      	movs	r0, #1
 80024e0:	e7fa      	b.n	80024d8 <HAL_UART_Transmit+0xc2>

080024e2 <osAllocMem>:
 * @return A pointer to the allocated memory block or NULL if
 *   there is insufficient memory available
 **/

__weak_func void *osAllocMem(size_t size)
{
 80024e2:	b508      	push	{r3, lr}
   void *p;

   //Allocate a memory block
   p = malloc(size);
 80024e4:	f001 febc 	bl	8004260 <malloc>
   TRACE_DEBUG("Allocating %" PRIuSIZE " bytes at 0x%08" PRIXPTR "\r\n",
      size, (uintptr_t) p);

   //Return a pointer to the newly allocated memory block
   return p;
}
 80024e8:	bd08      	pop	{r3, pc}

080024ea <osFreeMem>:
 **/

__weak_func void osFreeMem(void *p)
{
   //Make sure the pointer is valid
   if(p != NULL)
 80024ea:	b118      	cbz	r0, 80024f4 <osFreeMem+0xa>
{
 80024ec:	b508      	push	{r3, lr}
   {
      //Debug message
      TRACE_DEBUG("Freeing memory at 0x%08" PRIXPTR "\r\n", (uintptr_t) p);

      //Free memory block
      free(p);
 80024ee:	f001 febf 	bl	8004270 <free>
   }
}
 80024f2:	bd08      	pop	{r3, pc}
 80024f4:	4770      	bx	lr

080024f6 <bootGetDefaultSettings>:
* @brief Initialize bootloader settings with default values
* @param[in,out] settings Structure that contains Bootloader settings
**/

void bootGetDefaultSettings(BootSettings *settings)
{
 80024f6:	b508      	push	{r3, lr}
   //Clear bootloader user settings structure
   memset(settings, 0x00, sizeof(BootSettings));
 80024f8:	2234      	movs	r2, #52	@ 0x34
 80024fa:	2100      	movs	r1, #0
 80024fc:	f001 ff7e 	bl	80043fc <memset>
   //Secondary flash cipher key settings
   settings->psk = NULL;
   settings->pskSize = 0;
#endif
#endif
}
 8002500:	bd08      	pop	{r3, pc}

08002502 <bootInit>:
cboot_error_t bootInit(BootContext *context, BootSettings *settings)
{
   cboot_error_t cerror;

   //Check parameter validity
   if(context == NULL || settings == NULL)
 8002502:	b320      	cbz	r0, 800254e <bootInit+0x4c>
{
 8002504:	b570      	push	{r4, r5, r6, lr}
 8002506:	460c      	mov	r4, r1
 8002508:	4605      	mov	r5, r0
   if(context == NULL || settings == NULL)
 800250a:	b311      	cbz	r1, 8002552 <bootInit+0x50>
      return CBOOT_ERROR_INVALID_PARAMETERS;

   //Set context fields to zero
   memset(context, 0, sizeof(BootContext));
 800250c:	227c      	movs	r2, #124	@ 0x7c
 800250e:	2100      	movs	r1, #0
 8002510:	f001 ff74 	bl	80043fc <memset>

   //Save bootloader user settings
   memcpy(&context->settings, settings, sizeof(BootSettings));
 8002514:	4623      	mov	r3, r4
 8002516:	1d2a      	adds	r2, r5, #4
 8002518:	f104 0630 	add.w	r6, r4, #48	@ 0x30
 800251c:	f8d3 e000 	ldr.w	lr, [r3]
 8002520:	f8d3 c004 	ldr.w	ip, [r3, #4]
 8002524:	6898      	ldr	r0, [r3, #8]
 8002526:	68d9      	ldr	r1, [r3, #12]
 8002528:	f8c2 e000 	str.w	lr, [r2]
 800252c:	f8c2 c004 	str.w	ip, [r2, #4]
 8002530:	6090      	str	r0, [r2, #8]
 8002532:	60d1      	str	r1, [r2, #12]
 8002534:	3310      	adds	r3, #16
 8002536:	3210      	adds	r2, #16
 8002538:	42b3      	cmp	r3, r6
 800253a:	d1ef      	bne.n	800251c <bootInit+0x1a>
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6013      	str	r3, [r2, #0]

   //Initialize a primary flash driver and slots
   cerror = bootInitPrimaryMem(context, settings);
 8002540:	4621      	mov	r1, r4
 8002542:	4628      	mov	r0, r5
 8002544:	f000 faa6 	bl	8002a94 <bootInitPrimaryMem>
   //Is any error?
   if(cerror)
 8002548:	b900      	cbnz	r0, 800254c <bootInit+0x4a>
   if(cerror)
      return cerror;
#endif

   //Initialize bootloader state
   context->state = BOOT_STATE_IDLE;
 800254a:	7028      	strb	r0, [r5, #0]

   //Successful process
   return CBOOT_NO_ERROR;
}
 800254c:	bd70      	pop	{r4, r5, r6, pc}
      return CBOOT_ERROR_INVALID_PARAMETERS;
 800254e:	2004      	movs	r0, #4
}
 8002550:	4770      	bx	lr
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002552:	2004      	movs	r0, #4
 8002554:	e7fa      	b.n	800254c <bootInit+0x4a>
	...

08002558 <bootTask>:
 * @param[in] context Pointer to Bootloader context
 * @return None
 **/

cboot_error_t bootTask(BootContext *context)
{
 8002558:	b570      	push	{r4, r5, r6, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	4604      	mov	r4, r0

   //Initialize bootloader error status
   cerror = CBOOT_NO_ERROR;

   //Bootloader IDLE state
   if(context->state == BOOT_STATE_IDLE)
 800255e:	7803      	ldrb	r3, [r0, #0]
 8002560:	2b04      	cmp	r3, #4
 8002562:	f200 80c0 	bhi.w	80026e6 <bootTask+0x18e>
 8002566:	e8df f003 	tbb	[pc, r3]
 800256a:	2803      	.short	0x2803
 800256c:	be71      	.short	0xbe71
 800256e:	b1          	.byte	0xb1
 800256f:	00          	.byte	0x00
      if(1)
      {
         if(1) {
#endif
             //Select update image slot
             cerror = bootSelectUpdateImageSlot(context, &context->selectedSlot);
 8002570:	f100 066c 	add.w	r6, r0, #108	@ 0x6c
 8002574:	4631      	mov	r1, r6
 8002576:	f000 fa12 	bl	800299e <bootSelectUpdateImageSlot>

             //Is any error?
             if (cerror || context->selectedSlot.memParent == NULL)
 800257a:	4605      	mov	r5, r0
 800257c:	b968      	cbnz	r0, 800259a <bootTask+0x42>
 800257e:	6f23      	ldr	r3, [r4, #112]	@ 0x70
 8002580:	b15b      	cbz	r3, 800259a <bootTask+0x42>
               TRACE_DEBUG("- address:  0x%08lX\r\n", (unsigned long) context->selectedSlot.addr);
               TRACE_DEBUG("- size:     0x%08X\r\n", context->selectedSlot.size);

               //Is selected slot different from slot containing current application?
               //In other words, is selected image (in selected slot) more recent than current application image?
               if(memcmp(&context->selectedSlot, &context->memories[0].slots[0],sizeof(Slot)) != 0)
 8002582:	2210      	movs	r2, #16
 8002584:	f104 0140 	add.w	r1, r4, #64	@ 0x40
 8002588:	4630      	mov	r0, r6
 800258a:	f001 ff27 	bl	80043dc <memcmp>
 800258e:	b178      	cbz	r0, 80025b0 <bootTask+0x58>
               {
                  //Change bootloader state
                  bootChangeState(context, BOOT_STATE_UPDATE_APP);
 8002590:	2102      	movs	r1, #2
 8002592:	4620      	mov	r0, r4
 8002594:	f000 fa66 	bl	8002a64 <bootChangeState>
 8002598:	e0a2      	b.n	80026e0 <bootTask+0x188>
                 TRACE_ERROR("No valid image found!\r\n");
 800259a:	f001 fe49 	bl	8004230 <stm32_log_timestamp>
 800259e:	4603      	mov	r3, r0
 80025a0:	4952      	ldr	r1, [pc, #328]	@ (80026ec <bootTask+0x194>)
 80025a2:	9100      	str	r1, [sp, #0]
 80025a4:	4a52      	ldr	r2, [pc, #328]	@ (80026f0 <bootTask+0x198>)
 80025a6:	2003      	movs	r0, #3
 80025a8:	f001 fe46 	bl	8004238 <stm32_log_write>
                 return cerror; //ERROR NO VALID IMAGE -> state error ????
 80025ac:	2501      	movs	r5, #1
 80025ae:	e097      	b.n	80026e0 <bootTask+0x188>
               }
               else
               {
                  //Change bootloader state
                  bootChangeState(context, BOOT_STATE_RUN_APP);
 80025b0:	2101      	movs	r1, #1
 80025b2:	4620      	mov	r0, r4
 80025b4:	f000 fa56 	bl	8002a64 <bootChangeState>
 80025b8:	e092      	b.n	80026e0 <bootTask+0x188>
   }
   //Bootloader RUN APP state
   else if(context->state == BOOT_STATE_RUN_APP)
   {
      //Make sure to select first primary memory slot (contains current application)
      context->selectedSlot = context->memories[0].slots[0];
 80025ba:	f100 066c 	add.w	r6, r0, #108	@ 0x6c
 80025be:	f100 0340 	add.w	r3, r0, #64	@ 0x40
 80025c2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80025c4:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}

      //Debug message
		TRACE_INFO("No update available...\r\n");
 80025c8:	f001 fe32 	bl	8004230 <stm32_log_timestamp>
 80025cc:	4603      	mov	r3, r0
 80025ce:	4d47      	ldr	r5, [pc, #284]	@ (80026ec <bootTask+0x194>)
 80025d0:	9500      	str	r5, [sp, #0]
 80025d2:	4a48      	ldr	r2, [pc, #288]	@ (80026f4 <bootTask+0x19c>)
 80025d4:	4629      	mov	r1, r5
 80025d6:	2003      	movs	r0, #3
 80025d8:	f001 fe2e 	bl	8004238 <stm32_log_write>
      TRACE_INFO("Checking current application image...\r\n");
 80025dc:	f001 fe28 	bl	8004230 <stm32_log_timestamp>
 80025e0:	4603      	mov	r3, r0
 80025e2:	9500      	str	r5, [sp, #0]
 80025e4:	4a44      	ldr	r2, [pc, #272]	@ (80026f8 <bootTask+0x1a0>)
 80025e6:	4629      	mov	r1, r5
 80025e8:	2003      	movs	r0, #3
 80025ea:	f001 fe25 	bl	8004238 <stm32_log_write>

      //Check current application image inside first primary memory slot
      cerror = bootCheckImage(context, &context->selectedSlot);
 80025ee:	4631      	mov	r1, r6
 80025f0:	4620      	mov	r0, r4
 80025f2:	f000 f917 	bl	8002824 <bootCheckImage>
      //Is any error?
      if(cerror)
 80025f6:	4605      	mov	r5, r0
 80025f8:	b120      	cbz	r0, 8002604 <bootTask+0xac>
      {
         //Change bootloader state
         bootChangeState(context, BOOT_STATE_ERROR);
 80025fa:	2104      	movs	r1, #4
 80025fc:	4620      	mov	r0, r4
 80025fe:	f000 fa31 	bl	8002a64 <bootChangeState>
 8002602:	e06d      	b.n	80026e0 <bootTask+0x188>
      }
      else
      {
         //Check reset vector of the current application
         cerror = bootCheckSlotAppResetVector(&context->selectedSlot);
 8002604:	4630      	mov	r0, r6
 8002606:	f000 fa06 	bl	8002a16 <bootCheckSlotAppResetVector>
         //Is reset vector valid?
         if(!cerror)
 800260a:	4605      	mov	r5, r0
 800260c:	b9c8      	cbnz	r0, 8002642 <bootTask+0xea>
         {
            //Debug message
            TRACE_INFO("Current application image is valid\r\n");
 800260e:	f001 fe0f 	bl	8004230 <stm32_log_timestamp>
 8002612:	4603      	mov	r3, r0
 8002614:	4e35      	ldr	r6, [pc, #212]	@ (80026ec <bootTask+0x194>)
 8002616:	9600      	str	r6, [sp, #0]
 8002618:	4a38      	ldr	r2, [pc, #224]	@ (80026fc <bootTask+0x1a4>)
 800261a:	4631      	mov	r1, r6
 800261c:	2003      	movs	r0, #3
 800261e:	f001 fe0b 	bl	8004238 <stm32_log_write>
            TRACE_INFO("Booting to the application...\r\n");
 8002622:	f001 fe05 	bl	8004230 <stm32_log_timestamp>
 8002626:	4603      	mov	r3, r0
 8002628:	9600      	str	r6, [sp, #0]
 800262a:	4a35      	ldr	r2, [pc, #212]	@ (8002700 <bootTask+0x1a8>)
 800262c:	4631      	mov	r1, r6
 800262e:	2003      	movs	r0, #3
 8002630:	f001 fe02 	bl	8004238 <stm32_log_write>

            //Compute application start address
            appStartAddr = context->selectedSlot.addr + mcuGetVtorOffset();
 8002634:	6f64      	ldr	r4, [r4, #116]	@ 0x74
 8002636:	f000 fae7 	bl	8002c08 <mcuGetVtorOffset>

            //Jump to current application inside primary memory slot
            mcuJumpToApplication(appStartAddr);
 800263a:	4420      	add	r0, r4
 800263c:	f001 ff86 	bl	800454c <_etext>
 8002640:	e04e      	b.n	80026e0 <bootTask+0x188>
         }
         else
         {
            //Change bootloader state
            bootChangeState(context, BOOT_STATE_ERROR);
 8002642:	2104      	movs	r1, #4
 8002644:	4620      	mov	r0, r4
 8002646:	f000 fa0d 	bl	8002a64 <bootChangeState>
 800264a:	e049      	b.n	80026e0 <bootTask+0x188>
   }
   //Bootloader UPDATE APP state
   else if(context->state == BOOT_STATE_UPDATE_APP)
   {
      //Debug message
      TRACE_INFO("Checking update application image...\r\n");
 800264c:	f001 fdf0 	bl	8004230 <stm32_log_timestamp>
 8002650:	4603      	mov	r3, r0
 8002652:	4926      	ldr	r1, [pc, #152]	@ (80026ec <bootTask+0x194>)
 8002654:	9100      	str	r1, [sp, #0]
 8002656:	4a2b      	ldr	r2, [pc, #172]	@ (8002704 <bootTask+0x1ac>)
 8002658:	2003      	movs	r0, #3
 800265a:	f001 fded 	bl	8004238 <stm32_log_write>
#else
      if(1)
#endif

      //Check current application image inside first primary memory slot
      cerror = bootCheckImage(context, &context->selectedSlot);
 800265e:	f104 056c 	add.w	r5, r4, #108	@ 0x6c
 8002662:	4629      	mov	r1, r5
 8002664:	4620      	mov	r0, r4
 8002666:	f000 f8dd 	bl	8002824 <bootCheckImage>
      //Is any error?
      if(cerror)
 800266a:	b128      	cbz	r0, 8002678 <bootTask+0x120>
      {
         //Discard error
         cerror = CBOOT_NO_ERROR;
         //Change bootloader state
         bootChangeState(context, BOOT_STATE_RUN_APP);
 800266c:	2101      	movs	r1, #1
 800266e:	4620      	mov	r0, r4
 8002670:	f000 f9f8 	bl	8002a64 <bootChangeState>
         cerror = CBOOT_NO_ERROR;
 8002674:	2500      	movs	r5, #0
 8002676:	e033      	b.n	80026e0 <bootTask+0x188>
      }
      else
      {
         //Debug message
         TRACE_INFO("Starting update procedure...\r\n");
 8002678:	f001 fdda 	bl	8004230 <stm32_log_timestamp>
 800267c:	4603      	mov	r3, r0
 800267e:	491b      	ldr	r1, [pc, #108]	@ (80026ec <bootTask+0x194>)
 8002680:	9100      	str	r1, [sp, #0]
 8002682:	4a21      	ldr	r2, [pc, #132]	@ (8002708 <bootTask+0x1b0>)
 8002684:	2003      	movs	r0, #3
 8002686:	f001 fdd7 	bl	8004238 <stm32_log_write>

         //Start update procedure (could be a new application or because of a previous fallback procedure)
         cerror = bootUpdateApp(context, &context->selectedSlot);
 800268a:	4629      	mov	r1, r5
 800268c:	4620      	mov	r0, r4
 800268e:	f000 f843 	bl	8002718 <bootUpdateApp>
         //Is any error?
         if(cerror)
 8002692:	4605      	mov	r5, r0
 8002694:	b120      	cbz	r0, 80026a0 <bootTask+0x148>
         {
            //Change bootloader state
            bootChangeState(context, BOOT_STATE_ERROR);
 8002696:	2104      	movs	r1, #4
 8002698:	4620      	mov	r0, r4
 800269a:	f000 f9e3 	bl	8002a64 <bootChangeState>
 800269e:	e01f      	b.n	80026e0 <bootTask+0x188>
         }
         else
         {
            //Debug message
            TRACE_INFO("Update procedure finished\r\n");
 80026a0:	f001 fdc6 	bl	8004230 <stm32_log_timestamp>
 80026a4:	4603      	mov	r3, r0
 80026a6:	4c11      	ldr	r4, [pc, #68]	@ (80026ec <bootTask+0x194>)
 80026a8:	9400      	str	r4, [sp, #0]
 80026aa:	4a18      	ldr	r2, [pc, #96]	@ (800270c <bootTask+0x1b4>)
 80026ac:	4621      	mov	r1, r4
 80026ae:	2003      	movs	r0, #3
 80026b0:	f001 fdc2 	bl	8004238 <stm32_log_write>
            TRACE_INFO("Rebooting...\r\n");
 80026b4:	f001 fdbc 	bl	8004230 <stm32_log_timestamp>
 80026b8:	4603      	mov	r3, r0
 80026ba:	9400      	str	r4, [sp, #0]
 80026bc:	4a14      	ldr	r2, [pc, #80]	@ (8002710 <bootTask+0x1b8>)
 80026be:	4621      	mov	r1, r4
 80026c0:	2003      	movs	r0, #3
 80026c2:	f001 fdb9 	bl	8004238 <stm32_log_write>

            //Reset system
            mcuSystemReset();
 80026c6:	f000 faa2 	bl	8002c0e <mcuSystemReset>
 80026ca:	e009      	b.n	80026e0 <bootTask+0x188>
#endif
   //Bootloader ERROR state
   else if(context->state == BOOT_STATE_ERROR)
   {
      //Bootloader reached error state
      TRACE_ERROR("Bootloader is in error state!\r\n");
 80026cc:	f001 fdb0 	bl	8004230 <stm32_log_timestamp>
 80026d0:	4603      	mov	r3, r0
 80026d2:	4906      	ldr	r1, [pc, #24]	@ (80026ec <bootTask+0x194>)
 80026d4:	9100      	str	r1, [sp, #0]
 80026d6:	4a0f      	ldr	r2, [pc, #60]	@ (8002714 <bootTask+0x1bc>)
 80026d8:	2003      	movs	r0, #3
 80026da:	f001 fdad 	bl	8004238 <stm32_log_write>
   cerror = CBOOT_NO_ERROR;
 80026de:	2500      	movs	r5, #0
      return CBOOT_ERROR_INVALID_VALUE;
   }

   //Return bootloader status
   return cerror;
}
 80026e0:	4628      	mov	r0, r5
 80026e2:	b002      	add	sp, #8
 80026e4:	bd70      	pop	{r4, r5, r6, pc}
   if(context->state == BOOT_STATE_IDLE)
 80026e6:	2506      	movs	r5, #6
 80026e8:	e7fa      	b.n	80026e0 <bootTask+0x188>
 80026ea:	bf00      	nop
 80026ec:	08004768 	.word	0x08004768
 80026f0:	08004740 	.word	0x08004740
 80026f4:	08004774 	.word	0x08004774
 80026f8:	0800479c 	.word	0x0800479c
 80026fc:	080047d4 	.word	0x080047d4
 8002700:	08004808 	.word	0x08004808
 8002704:	08004838 	.word	0x08004838
 8002708:	0800486c 	.word	0x0800486c
 800270c:	08004898 	.word	0x08004898
 8002710:	080048c4 	.word	0x080048c4
 8002714:	080048e0 	.word	0x080048e0

08002718 <bootUpdateApp>:
   uint8_t iv[INIT_VECT_SIZE];
#endif
   uint8_t buffer[512];

   // Check parameters validity?
   if (context == NULL || slot == NULL)
 8002718:	2800      	cmp	r0, #0
 800271a:	d06f      	beq.n	80027fc <bootUpdateApp+0xe4>
{
 800271c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002720:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
 8002724:	460e      	mov	r6, r1
   if (context == NULL || slot == NULL)
 8002726:	2900      	cmp	r1, #0
 8002728:	d06a      	beq.n	8002800 <bootUpdateApp+0xe8>
   // Point to the slot memory descriptor
   extMem = (Memory *)slot->memParent;
#endif

   // Get slot start address
   readAddr = slot->addr;
 800272a:	688d      	ldr	r5, [r1, #8]
   // Get internal stlot address
   writeAddr = intMem->slots[0].addr;
 800272c:	f8d0 8048 	ldr.w	r8, [r0, #72]	@ 0x48
#if (EXTERNAL_MEMORY_SUPPORT == ENABLED)
   // Point to the external memory flash driver
   externalDriver = (FlashDriver *)extMem->driver;
#endif
   // Point to the internal memory flash driver
   internalDriver = (FlashDriver *)intMem->driver;
 8002730:	6e47      	ldr	r7, [r0, #100]	@ 0x64
   // Get internal driver information
   error = internalDriver->getInfo(&internalDriverInfo);
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	a880      	add	r0, sp, #512	@ 0x200
 8002736:	4798      	blx	r3
   if (error)
 8002738:	2800      	cmp	r0, #0
 800273a:	d163      	bne.n	8002804 <bootUpdateApp+0xec>
#if (EXTERNAL_MEMORY_SUPPORT == ENABLED)
   // Read update image slot for secondary (external) memory slot
   error = externalDriver->read(readAddr, buffer, sizeof(ImageHeader));
#else
   // Read update image slot for primary (internal) memory slot
   error = internalDriver->read(readAddr, buffer, sizeof(ImageHeader));
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	2240      	movs	r2, #64	@ 0x40
 8002740:	4669      	mov	r1, sp
 8002742:	4628      	mov	r0, r5
 8002744:	4798      	blx	r3
#endif
   // Is any error?
   if (error)
 8002746:	2800      	cmp	r0, #0
 8002748:	d161      	bne.n	800280e <bootUpdateApp+0xf6>

   // Point to image header
   header = (ImageHeader *)buffer;

   // Write new image header into primary (internal) memory slot
   error = internalDriver->write(writeAddr, (uint8_t *)header, sizeof(ImageHeader));
 800274a:	693b      	ldr	r3, [r7, #16]
 800274c:	2240      	movs	r2, #64	@ 0x40
 800274e:	4669      	mov	r1, sp
 8002750:	4640      	mov	r0, r8
 8002752:	4798      	blx	r3
   // Is any error?
   if (error)
 8002754:	2800      	cmp	r0, #0
 8002756:	d15c      	bne.n	8002812 <bootUpdateApp+0xfa>
      return CBOOT_ERROR_FAILURE;

   // Save image application data size
   imgAppSize = header->dataSize;
 8002758:	f8dd 500d 	ldr.w	r5, [sp, #13]

   // Initialize CRC32 integrity algo context
   integrityAlgo->init(&integrityContext);
 800275c:	f8df 90c0 	ldr.w	r9, [pc, #192]	@ 8002820 <bootUpdateApp+0x108>
 8002760:	f8d9 3024 	ldr.w	r3, [r9, #36]	@ 0x24
 8002764:	a881      	add	r0, sp, #516	@ 0x204
 8002766:	4798      	blx	r3

   // Start image check crc computation with image header
   integrityAlgo->update(&integrityContext,
 8002768:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800276c:	2204      	movs	r2, #4
 800276e:	a90f      	add	r1, sp, #60	@ 0x3c
 8002770:	a881      	add	r0, sp, #516	@ 0x204
 8002772:	4798      	blx	r3
                         (uint8_t *)&header->headCrc, CRC32_DIGEST_SIZE);

   // Update write address
   writeAddr += sizeof(ImageHeader);
 8002774:	f108 0840 	add.w	r8, r8, #64	@ 0x40
   ////////////////////////////////////////////////////////////////////////////
   // Transfer new application firmware data from the image slot
   //  in external flash to the image slot in internal flash.

   // Get new image application data iv start address
   readAddr = slot->addr + sizeof(ImageHeader);
 8002778:	68b6      	ldr	r6, [r6, #8]
 800277a:	3640      	adds	r6, #64	@ 0x40
   readAddr += AES_BLOCK_SIZE;

#endif

   // Loop through image application padding
   while (imgAppSize > 0)
 800277c:	e002      	b.n	8002784 <bootUpdateApp+0x6c>
            return CBOOT_ERROR_FAILURE;
         writeAddr += n;
      }
      else
      {
         __NOP();
 800277e:	bf00      	nop
      }

      // writeAddr += n;
      readAddr += n;
 8002780:	4426      	add	r6, r4
      imgAppSize -= n;
 8002782:	1b2d      	subs	r5, r5, r4
   while (imgAppSize > 0)
 8002784:	b315      	cbz	r5, 80027cc <bootUpdateApp+0xb4>
      n = MIN(sizeof(buffer), imgAppSize);
 8002786:	462c      	mov	r4, r5
 8002788:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800278c:	bf28      	it	cs
 800278e:	f44f 7400 	movcs.w	r4, #512	@ 0x200
      error = internalDriver->read(readAddr, buffer, n);
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	4622      	mov	r2, r4
 8002796:	4669      	mov	r1, sp
 8002798:	4630      	mov	r0, r6
 800279a:	4798      	blx	r3
      if (error)
 800279c:	2800      	cmp	r0, #0
 800279e:	d13a      	bne.n	8002816 <bootUpdateApp+0xfe>
      integrityAlgo->update(&integrityContext, buffer, n);
 80027a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <bootUpdateApp+0x108>)
 80027a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a4:	4622      	mov	r2, r4
 80027a6:	4669      	mov	r1, sp
 80027a8:	a881      	add	r0, sp, #516	@ 0x204
 80027aa:	4798      	blx	r3
      if ((n % internalDriverInfo->writeSize) == 0)
 80027ac:	9b80      	ldr	r3, [sp, #512]	@ 0x200
 80027ae:	695a      	ldr	r2, [r3, #20]
 80027b0:	fbb4 f3f2 	udiv	r3, r4, r2
 80027b4:	fb02 4313 	mls	r3, r2, r3, r4
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d1e0      	bne.n	800277e <bootUpdateApp+0x66>
         error = internalDriver->write(writeAddr, buffer, n);
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	4622      	mov	r2, r4
 80027c0:	4669      	mov	r1, sp
 80027c2:	4640      	mov	r0, r8
 80027c4:	4798      	blx	r3
         if (error)
 80027c6:	bb40      	cbnz	r0, 800281a <bootUpdateApp+0x102>
         writeAddr += n;
 80027c8:	44a0      	add	r8, r4
 80027ca:	e7d9      	b.n	8002780 <bootUpdateApp+0x68>

   ////////////////////////////////////////////////////////////////////////////
   // Generate an image CRC32 integrity check section

   // Reset n if it was a multiple of internal flash minimum write size
   if ((n > 0) && ((n % internalDriverInfo->writeSize) == 0))
 80027cc:	b13c      	cbz	r4, 80027de <bootUpdateApp+0xc6>
 80027ce:	9b80      	ldr	r3, [sp, #512]	@ 0x200
 80027d0:	695a      	ldr	r2, [r3, #20]
 80027d2:	fbb4 f3f2 	udiv	r3, r4, r2
 80027d6:	fb02 4313 	mls	r3, r2, r3, r4
 80027da:	b903      	cbnz	r3, 80027de <bootUpdateApp+0xc6>
   {
      n = 0;
 80027dc:	461c      	mov	r4, r3
   }

   // Finalize crc32 integrity algo computation
   integrityAlgo->final(&integrityContext, buffer + n);
 80027de:	4d10      	ldr	r5, [pc, #64]	@ (8002820 <bootUpdateApp+0x108>)
 80027e0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80027e2:	eb0d 0104 	add.w	r1, sp, r4
 80027e6:	a881      	add	r0, sp, #516	@ 0x204
 80027e8:	4798      	blx	r3
   TRACE_DEBUG("\r\n");
   TRACE_DEBUG("New image application CRC:\r\n");
   TRACE_DEBUG_ARRAY("CRC RAW: ", buffer + n, integrityAlgo->digestSize);

   // Write computed image check data in primary (internal) memory slot
   error = internalDriver->write(writeAddr, buffer, n + integrityAlgo->digestSize);
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	696a      	ldr	r2, [r5, #20]
 80027ee:	4422      	add	r2, r4
 80027f0:	4669      	mov	r1, sp
 80027f2:	4640      	mov	r0, r8
 80027f4:	4798      	blx	r3
   // Is any error?
   if (error)
 80027f6:	b130      	cbz	r0, 8002806 <bootUpdateApp+0xee>
      return CBOOT_ERROR_FAILURE;
 80027f8:	2001      	movs	r0, #1
 80027fa:	e004      	b.n	8002806 <bootUpdateApp+0xee>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 80027fc:	2004      	movs	r0, #4

   // Successful process
   return CBOOT_NO_ERROR;
}
 80027fe:	4770      	bx	lr
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002800:	2004      	movs	r0, #4
 8002802:	e000      	b.n	8002806 <bootUpdateApp+0xee>
      return CBOOT_ERROR_FAILURE;
 8002804:	2001      	movs	r0, #1
}
 8002806:	f50d 7d03 	add.w	sp, sp, #524	@ 0x20c
 800280a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return CBOOT_ERROR_FAILURE;
 800280e:	2001      	movs	r0, #1
 8002810:	e7f9      	b.n	8002806 <bootUpdateApp+0xee>
      return CBOOT_ERROR_FAILURE;
 8002812:	2001      	movs	r0, #1
 8002814:	e7f7      	b.n	8002806 <bootUpdateApp+0xee>
         return CBOOT_ERROR_FAILURE;
 8002816:	2001      	movs	r0, #1
 8002818:	e7f5      	b.n	8002806 <bootUpdateApp+0xee>
            return CBOOT_ERROR_FAILURE;
 800281a:	2001      	movs	r0, #1
 800281c:	e7f3      	b.n	8002806 <bootUpdateApp+0xee>
 800281e:	bf00      	nop
 8002820:	080049fc 	.word	0x080049fc

08002824 <bootCheckImage>:
 * @param[in] slot Pointer to the slot containing the image to be checked.
 * @return Error code.
 **/

cboot_error_t bootCheckImage(BootContext *context, Slot *slot)
{
 8002824:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002828:	b097      	sub	sp, #92	@ 0x5c
   bool_t magicNumberIsValid;
   uint32_t magicNumberCrc;
#endif

   // Check parameter validity
   if (context == NULL || slot == NULL)
 800282a:	2800      	cmp	r0, #0
 800282c:	d070      	beq.n	8002910 <bootCheckImage+0xec>
 800282e:	460c      	mov	r4, r1
 8002830:	2900      	cmp	r1, #0
 8002832:	d070      	beq.n	8002916 <bootCheckImage+0xf2>
      return CBOOT_ERROR_INVALID_PARAMETERS;

   // Point to slot memory descriptor
   memory = (Memory *)slot->memParent;
 8002834:	684b      	ldr	r3, [r1, #4]

   // Get memory info
   driver = (FlashDriver *)memory->driver;
 8002836:	6adf      	ldr	r7, [r3, #44]	@ 0x2c
   error = driver->getInfo(&info);
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	a815      	add	r0, sp, #84	@ 0x54
 800283c:	4798      	blx	r3
   // Is any error?
   if (error)
 800283e:	2800      	cmp	r0, #0
 8002840:	d16c      	bne.n	800291c <bootCheckImage+0xf8>
      return CBOOT_ERROR_FAILURE;

   // Read slot data
   error = driver->read(slot->addr, buffer, sizeof(buffer));
 8002842:	697b      	ldr	r3, [r7, #20]
 8002844:	2240      	movs	r2, #64	@ 0x40
 8002846:	a903      	add	r1, sp, #12
 8002848:	68a0      	ldr	r0, [r4, #8]
 800284a:	4798      	blx	r3
   // Is any error?
   if (error)
 800284c:	b110      	cbz	r0, 8002854 <bootCheckImage+0x30>
      return CBOOT_ERROR_FAILURE;
 800284e:	f04f 0801 	mov.w	r8, #1
 8002852:	e065      	b.n	8002920 <bootCheckImage+0xfc>

   // Point to internal image header
   header = (ImageHeader *)buffer;

   // Check internal image header
   cerror = imageCheckHeader(header);
 8002854:	a803      	add	r0, sp, #12
 8002856:	f000 fb83 	bl	8002f60 <imageCheckHeader>
   // Is any error?
   if (cerror)
 800285a:	4680      	mov	r8, r0
 800285c:	bb28      	cbnz	r0, 80028aa <bootCheckImage+0x86>
      TRACE_ERROR("Image header is not valid!\r\n");
      return cerror;
   }

   // Discard internal image header
   addr = slot->addr + sizeof(ImageHeader);
 800285e:	68a6      	ldr	r6, [r4, #8]
 8002860:	3640      	adds	r6, #64	@ 0x40

   // Save internal image data size
   length = header->dataSize;
 8002862:	f8dd 5019 	ldr.w	r5, [sp, #25]
      length += AES_BLOCK_SIZE;
   }
#endif

   // Check image size
   if (length + sizeof(ImageHeader) > slot->size)
 8002866:	f105 0240 	add.w	r2, r5, #64	@ 0x40
 800286a:	68e3      	ldr	r3, [r4, #12]
 800286c:	429a      	cmp	r2, r3
 800286e:	d826      	bhi.n	80028be <bootCheckImage+0x9a>
   }

   // Point to the CRC32 algorithm
   crcAlgo = (HashAlgo *)CRC32_HASH_ALGO;
   // Initialize CRC algorithm
   crcAlgo->init(&crcContext);
 8002870:	4c30      	ldr	r4, [pc, #192]	@ (8002934 <bootCheckImage+0x110>)
 8002872:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002874:	a814      	add	r0, sp, #80	@ 0x50
 8002876:	4798      	blx	r3
   // Start image check computation with image header crc
   crcAlgo->update(&crcContext, (uint8_t *)&header->headCrc, CRC32_DIGEST_SIZE);
 8002878:	f8d4 9028 	ldr.w	r9, [r4, #40]	@ 0x28
 800287c:	2204      	movs	r2, #4
 800287e:	a912      	add	r1, sp, #72	@ 0x48
 8002880:	a814      	add	r0, sp, #80	@ 0x50
 8002882:	47c8      	blx	r9

   // Process image binary data
   while (length > 0)
 8002884:	b33d      	cbz	r5, 80028d6 <bootCheckImage+0xb2>
   {
      // Prevent read operation to overflow buffer size
      n = MIN(sizeof(buffer), length);
 8002886:	462c      	mov	r4, r5
 8002888:	2d40      	cmp	r5, #64	@ 0x40
 800288a:	bf28      	it	cs
 800288c:	2440      	movcs	r4, #64	@ 0x40

      // Read image binary data
      error = driver->read(addr, buffer, n);
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	4622      	mov	r2, r4
 8002892:	a903      	add	r1, sp, #12
 8002894:	4630      	mov	r0, r6
 8002896:	4798      	blx	r3
      // Is any error?
      if (error)
 8002898:	2800      	cmp	r0, #0
 800289a:	d145      	bne.n	8002928 <bootCheckImage+0x104>
         return CBOOT_ERROR_FAILURE;

      // Update image binary data crc computation
      crcAlgo->update(&crcContext, buffer, n);
 800289c:	4622      	mov	r2, r4
 800289e:	a903      	add	r1, sp, #12
 80028a0:	a814      	add	r0, sp, #80	@ 0x50
 80028a2:	47c8      	blx	r9

      // Increment external flash memory word address
      addr += n;
 80028a4:	4426      	add	r6, r4
      // Remaining bytes to be read
      length -= n;
 80028a6:	1b2d      	subs	r5, r5, r4
 80028a8:	e7ec      	b.n	8002884 <bootCheckImage+0x60>
      TRACE_ERROR("Image header is not valid!\r\n");
 80028aa:	f001 fcc1 	bl	8004230 <stm32_log_timestamp>
 80028ae:	4603      	mov	r3, r0
 80028b0:	4921      	ldr	r1, [pc, #132]	@ (8002938 <bootCheckImage+0x114>)
 80028b2:	9100      	str	r1, [sp, #0]
 80028b4:	4a21      	ldr	r2, [pc, #132]	@ (800293c <bootCheckImage+0x118>)
 80028b6:	2003      	movs	r0, #3
 80028b8:	f001 fcbe 	bl	8004238 <stm32_log_write>
      return cerror;
 80028bc:	e030      	b.n	8002920 <bootCheckImage+0xfc>
      TRACE_ERROR("Image size is invalid!\r\n");
 80028be:	f001 fcb7 	bl	8004230 <stm32_log_timestamp>
 80028c2:	4603      	mov	r3, r0
 80028c4:	491c      	ldr	r1, [pc, #112]	@ (8002938 <bootCheckImage+0x114>)
 80028c6:	9100      	str	r1, [sp, #0]
 80028c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002940 <bootCheckImage+0x11c>)
 80028ca:	2003      	movs	r0, #3
 80028cc:	f001 fcb4 	bl	8004238 <stm32_log_write>
      return CBOOT_ERROR_INVALID_LENGTH;
 80028d0:	f04f 0818 	mov.w	r8, #24
 80028d4:	e024      	b.n	8002920 <bootCheckImage+0xfc>
   }

   // Finalize image binary data crc computation
   crcAlgo->final(&crcContext, digest);
 80028d6:	4b17      	ldr	r3, [pc, #92]	@ (8002934 <bootCheckImage+0x110>)
 80028d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028da:	a913      	add	r1, sp, #76	@ 0x4c
 80028dc:	a814      	add	r0, sp, #80	@ 0x50
 80028de:	4798      	blx	r3

   // Read given image binary crc
   error = driver->read(addr, buffer, CRC32_DIGEST_SIZE);
 80028e0:	697b      	ldr	r3, [r7, #20]
 80028e2:	2204      	movs	r2, #4
 80028e4:	a903      	add	r1, sp, #12
 80028e6:	4630      	mov	r0, r6
 80028e8:	4798      	blx	r3
   // Is any error?
   if (error)
 80028ea:	bb00      	cbnz	r0, 800292e <bootCheckImage+0x10a>
      return CBOOT_ERROR_FAILURE;

   // Compare given against computed image binary crc
   if (memcmp(buffer, digest, CRC32_DIGEST_SIZE) != 0)
 80028ec:	2204      	movs	r2, #4
 80028ee:	a913      	add	r1, sp, #76	@ 0x4c
 80028f0:	a803      	add	r0, sp, #12
 80028f2:	f001 fd73 	bl	80043dc <memcmp>
 80028f6:	b198      	cbz	r0, 8002920 <bootCheckImage+0xfc>
   {
      // Debug message
      TRACE_ERROR("Image binary data is not valid!\r\n");
 80028f8:	f001 fc9a 	bl	8004230 <stm32_log_timestamp>
 80028fc:	4603      	mov	r3, r0
 80028fe:	490e      	ldr	r1, [pc, #56]	@ (8002938 <bootCheckImage+0x114>)
 8002900:	9100      	str	r1, [sp, #0]
 8002902:	4a10      	ldr	r2, [pc, #64]	@ (8002944 <bootCheckImage+0x120>)
 8002904:	2003      	movs	r0, #3
 8002906:	f001 fc97 	bl	8004238 <stm32_log_write>
      TRACE_DEBUG("Computed check CRC: ");
      TRACE_DEBUG_ARRAY("", digest, CRC32_DIGEST_SIZE);
      TRACE_DEBUG("Given Check CRC: ");
      TRACE_DEBUG_ARRAY("", buffer, CRC32_DIGEST_SIZE);
      return CBOOT_ERROR_FAILURE;
 800290a:	f04f 0801 	mov.w	r8, #1
 800290e:	e007      	b.n	8002920 <bootCheckImage+0xfc>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002910:	f04f 0804 	mov.w	r8, #4
 8002914:	e004      	b.n	8002920 <bootCheckImage+0xfc>
 8002916:	f04f 0804 	mov.w	r8, #4
 800291a:	e001      	b.n	8002920 <bootCheckImage+0xfc>
      return CBOOT_ERROR_FAILURE;
 800291c:	f04f 0801 	mov.w	r8, #1
   }
#endif

   // Successfully processed
   return CBOOT_NO_ERROR;
}
 8002920:	4640      	mov	r0, r8
 8002922:	b017      	add	sp, #92	@ 0x5c
 8002924:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
         return CBOOT_ERROR_FAILURE;
 8002928:	f04f 0801 	mov.w	r8, #1
 800292c:	e7f8      	b.n	8002920 <bootCheckImage+0xfc>
      return CBOOT_ERROR_FAILURE;
 800292e:	f04f 0801 	mov.w	r8, #1
 8002932:	e7f5      	b.n	8002920 <bootCheckImage+0xfc>
 8002934:	080049fc 	.word	0x080049fc
 8002938:	08004768 	.word	0x08004768
 800293c:	08004910 	.word	0x08004910
 8002940:	0800493c 	.word	0x0800493c
 8002944:	08004964 	.word	0x08004964

08002948 <bootGetSlotImgHeader>:

   // Initialize status code
   cerror = CBOOT_NO_ERROR;

   // Check parameter validity
   if (slot == NULL)
 8002948:	b338      	cbz	r0, 800299a <bootGetSlotImgHeader+0x52>
{
 800294a:	b530      	push	{r4, r5, lr}
 800294c:	b093      	sub	sp, #76	@ 0x4c
 800294e:	460c      	mov	r4, r1
      return cerror;

   memory = (Memory *)slot->memParent;
 8002950:	6842      	ldr	r2, [r0, #4]
   driver = (FlashDriver *)memory->driver;
 8002952:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c

   // Read first slot data that should correspond to the image header
   error = driver->read(slot->addr, buffer, sizeof(buffer));
 8002954:	6955      	ldr	r5, [r2, #20]
 8002956:	2240      	movs	r2, #64	@ 0x40
 8002958:	a902      	add	r1, sp, #8
 800295a:	6880      	ldr	r0, [r0, #8]
 800295c:	47a8      	blx	r5
   if (error)
 800295e:	b110      	cbz	r0, 8002966 <bootGetSlotImgHeader+0x1e>
      return CBOOT_ERROR_FAILURE;
 8002960:	2001      	movs	r0, #1
   // Save image header
   memcpy(header, tmpHeader, sizeof(ImageHeader));

   // Successful process
   return CBOOT_NO_ERROR;
}
 8002962:	b013      	add	sp, #76	@ 0x4c
 8002964:	bd30      	pop	{r4, r5, pc}
   cerror = imageGetHeader(buffer, sizeof(buffer), &tmpHeader);
 8002966:	aa01      	add	r2, sp, #4
 8002968:	2140      	movs	r1, #64	@ 0x40
 800296a:	a802      	add	r0, sp, #8
 800296c:	f000 fb18 	bl	8002fa0 <imageGetHeader>
   if (cerror)
 8002970:	2800      	cmp	r0, #0
 8002972:	d1f6      	bne.n	8002962 <bootGetSlotImgHeader+0x1a>
   memcpy(header, tmpHeader, sizeof(ImageHeader));
 8002974:	9b01      	ldr	r3, [sp, #4]
 8002976:	4621      	mov	r1, r4
 8002978:	f103 0e40 	add.w	lr, r3, #64	@ 0x40
 800297c:	f8d3 c000 	ldr.w	ip, [r3]
 8002980:	685d      	ldr	r5, [r3, #4]
 8002982:	689c      	ldr	r4, [r3, #8]
 8002984:	68da      	ldr	r2, [r3, #12]
 8002986:	f8c1 c000 	str.w	ip, [r1]
 800298a:	604d      	str	r5, [r1, #4]
 800298c:	608c      	str	r4, [r1, #8]
 800298e:	60ca      	str	r2, [r1, #12]
 8002990:	3310      	adds	r3, #16
 8002992:	3110      	adds	r1, #16
 8002994:	4573      	cmp	r3, lr
 8002996:	d1f1      	bne.n	800297c <bootGetSlotImgHeader+0x34>
 8002998:	e7e3      	b.n	8002962 <bootGetSlotImgHeader+0x1a>
      return cerror;
 800299a:	2000      	movs	r0, #0
}
 800299c:	4770      	bx	lr

0800299e <bootSelectUpdateImageSlot>:
   if (context == NULL)
 800299e:	b3c0      	cbz	r0, 8002a12 <bootSelectUpdateImageSlot+0x74>
{
 80029a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029a4:	b094      	sub	sp, #80	@ 0x50
 80029a6:	460c      	mov	r4, r1
 80029a8:	4605      	mov	r5, r0
   tmpSlot = context->memories[0].slots[0];
 80029aa:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 80029ae:	f100 0340 	add.w	r3, r0, #64	@ 0x40
 80029b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029b4:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
   cerror = bootGetSlotImgHeader(&tmpSlot, &tmpImgHeader);
 80029b8:	4669      	mov	r1, sp
 80029ba:	4660      	mov	r0, ip
 80029bc:	f7ff ffc4 	bl	8002948 <bootGetSlotImgHeader>
   if (!cerror)
 80029c0:	4607      	mov	r7, r0
 80029c2:	b948      	cbnz	r0, 80029d8 <bootSelectUpdateImageSlot+0x3a>
      tmpImgIndex = tmpImgHeader.imgIndex;
 80029c4:	f8dd 8004 	ldr.w	r8, [sp, #4]
      *selectedSlot = tmpSlot;
 80029c8:	ab14      	add	r3, sp, #80	@ 0x50
 80029ca:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 80029ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
   cerror = bootGetSlotImgHeader(&tmpSlot, &tmpImgHeader);
 80029d2:	4638      	mov	r0, r7
      for (i = 0; i < 1; i++)
 80029d4:	2600      	movs	r6, #0
 80029d6:	b116      	cbz	r6, 80029de <bootSelectUpdateImageSlot+0x40>
}
 80029d8:	b014      	add	sp, #80	@ 0x50
 80029da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
         tmpSlot = context->memories[0].slots[i + 1];
 80029de:	3601      	adds	r6, #1
 80029e0:	1d33      	adds	r3, r6, #4
 80029e2:	eb05 1303 	add.w	r3, r5, r3, lsl #4
 80029e6:	f10d 0c40 	add.w	ip, sp, #64	@ 0x40
 80029ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80029ec:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
         cerror = bootGetSlotImgHeader(&tmpSlot, &tmpImgHeader);
 80029f0:	4669      	mov	r1, sp
 80029f2:	4660      	mov	r0, ip
 80029f4:	f7ff ffa8 	bl	8002948 <bootGetSlotImgHeader>
         if (cerror)
 80029f8:	b948      	cbnz	r0, 8002a0e <bootSelectUpdateImageSlot+0x70>
            if (tmpImgHeader.imgIndex > tmpImgIndex)
 80029fa:	f8dd c004 	ldr.w	ip, [sp, #4]
 80029fe:	45c4      	cmp	ip, r8
 8002a00:	d905      	bls.n	8002a0e <bootSelectUpdateImageSlot+0x70>
               *selectedSlot = tmpSlot;
 8002a02:	ab14      	add	r3, sp, #80	@ 0x50
 8002a04:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8002a08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
               tmpImgIndex = tmpImgHeader.imgIndex;
 8002a0c:	46e0      	mov	r8, ip
 8002a0e:	4638      	mov	r0, r7
 8002a10:	e7e1      	b.n	80029d6 <bootSelectUpdateImageSlot+0x38>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002a12:	2004      	movs	r0, #4
}
 8002a14:	4770      	bx	lr

08002a16 <bootCheckSlotAppResetVector>:

   // Initialize status code
   cerror = CBOOT_NO_ERROR;

   // Check parameter validity
   if (slot == NULL)
 8002a16:	b1e0      	cbz	r0, 8002a52 <bootCheckSlotAppResetVector+0x3c>
{
 8002a18:	b530      	push	{r4, r5, lr}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	4604      	mov	r4, r0
      return CBOOT_ERROR_INVALID_PARAMETERS;

   memory = (Memory *)slot->memParent;
 8002a1e:	6843      	ldr	r3, [r0, #4]
   driver = (FlashDriver *)memory->driver;
 8002a20:	6add      	ldr	r5, [r3, #44]	@ 0x2c

   // Compute reset vector address offset (slot app start address offset + 4)
   resetVectorAddrOffset = mcuGetVtorOffset() + 0x4;
 8002a22:	f000 f8f1 	bl	8002c08 <mcuGetVtorOffset>
 8002a26:	3004      	adds	r0, #4

   // Check reset vector of the current application
   error = driver->read(slot->addr + resetVectorAddrOffset, (uint8_t *)&resetVector, sizeof(resetVector));
 8002a28:	696b      	ldr	r3, [r5, #20]
 8002a2a:	2204      	movs	r2, #4
 8002a2c:	eb0d 0102 	add.w	r1, sp, r2
 8002a30:	68a5      	ldr	r5, [r4, #8]
 8002a32:	4428      	add	r0, r5
 8002a34:	4798      	blx	r3

   // Check there is no error?
   if (!error)
 8002a36:	b970      	cbnz	r0, 8002a56 <bootCheckSlotAppResetVector+0x40>
   {
      // Is reset vector invalid (wrong value or outside of memory)?
      if ((resetVector == 0xFFFFFFFF) || !(slot->addr <= resetVector && resetVector <= slot->addr + slot->size))
 8002a38:	9b01      	ldr	r3, [sp, #4]
 8002a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002a3e:	d00d      	beq.n	8002a5c <bootCheckSlotAppResetVector+0x46>
 8002a40:	68a2      	ldr	r2, [r4, #8]
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d30c      	bcc.n	8002a60 <bootCheckSlotAppResetVector+0x4a>
 8002a46:	68e1      	ldr	r1, [r4, #12]
 8002a48:	440a      	add	r2, r1
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d904      	bls.n	8002a58 <bootCheckSlotAppResetVector+0x42>
      {
         // Raised an error
         cerror = CBOOT_ERROR_FAILURE; // ERROR INVALID RESET VECTOR
 8002a4e:	2001      	movs	r0, #1
 8002a50:	e002      	b.n	8002a58 <bootCheckSlotAppResetVector+0x42>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002a52:	2004      	movs	r0, #4
      }
   }

   // Return status code
   return cerror;
}
 8002a54:	4770      	bx	lr
   cerror = CBOOT_NO_ERROR;
 8002a56:	2000      	movs	r0, #0
}
 8002a58:	b003      	add	sp, #12
 8002a5a:	bd30      	pop	{r4, r5, pc}
         cerror = CBOOT_ERROR_FAILURE; // ERROR INVALID RESET VECTOR
 8002a5c:	2001      	movs	r0, #1
 8002a5e:	e7fb      	b.n	8002a58 <bootCheckSlotAppResetVector+0x42>
 8002a60:	2001      	movs	r0, #1
 8002a62:	e7f9      	b.n	8002a58 <bootCheckSlotAppResetVector+0x42>

08002a64 <bootChangeState>:
 **/

void bootChangeState(BootContext *context, BootState newState)
{
   // Update Bootloader state
   context->state = newState;
 8002a64:	7001      	strb	r1, [r0, #0]
}
 8002a66:	4770      	bx	lr

08002a68 <bootCheckNoSlotOverlap>:
 * @return TRUE if slots overlap, else FALSE
 **/

bool_t bootCheckNoSlotOverlap(Slot *s1, Slot *s2)
{
   uint32_t slot1_end = s1->addr + s1->size;
 8002a68:	6883      	ldr	r3, [r0, #8]
 8002a6a:	68c0      	ldr	r0, [r0, #12]
 8002a6c:	4418      	add	r0, r3
   uint32_t slot2_end = s2->addr + s2->size;
 8002a6e:	688a      	ldr	r2, [r1, #8]
 8002a70:	68c9      	ldr	r1, [r1, #12]
 8002a72:	4411      	add	r1, r2

   //Check if the given two slot overlap
   if((s2->addr >= s1->addr && s2->addr < slot1_end) ||
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d801      	bhi.n	8002a7c <bootCheckNoSlotOverlap+0x14>
 8002a78:	4282      	cmp	r2, r0
 8002a7a:	d305      	bcc.n	8002a88 <bootCheckNoSlotOverlap+0x20>
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d305      	bcc.n	8002a8c <bootCheckNoSlotOverlap+0x24>
      (s1->addr >= s2->addr && s1->addr < slot2_end))
 8002a80:	428b      	cmp	r3, r1
 8002a82:	d305      	bcc.n	8002a90 <bootCheckNoSlotOverlap+0x28>
   {
      return TRUE;
   }
   else
   {
      return FALSE;
 8002a84:	2000      	movs	r0, #0
 8002a86:	4770      	bx	lr
      return TRUE;
 8002a88:	2001      	movs	r0, #1
 8002a8a:	4770      	bx	lr
      return FALSE;
 8002a8c:	2000      	movs	r0, #0
 8002a8e:	4770      	bx	lr
      return TRUE;
 8002a90:	2001      	movs	r0, #1
   }
}
 8002a92:	4770      	bx	lr

08002a94 <bootInitPrimaryMem>:
   if (context == NULL || settings == NULL)
 8002a94:	2800      	cmp	r0, #0
 8002a96:	d057      	beq.n	8002b48 <bootInitPrimaryMem+0xb4>
{
 8002a98:	b570      	push	{r4, r5, r6, lr}
 8002a9a:	b082      	sub	sp, #8
 8002a9c:	460c      	mov	r4, r1
 8002a9e:	4606      	mov	r6, r0
   if (context == NULL || settings == NULL)
 8002aa0:	2900      	cmp	r1, #0
 8002aa2:	d053      	beq.n	8002b4c <bootInitPrimaryMem+0xb8>
   if (settings->memories[0].driver == NULL)
 8002aa4:	6acd      	ldr	r5, [r1, #44]	@ 0x2c
 8002aa6:	2d00      	cmp	r5, #0
 8002aa8:	d052      	beq.n	8002b50 <bootInitPrimaryMem+0xbc>
   error = flashDriver->init();
 8002aaa:	682b      	ldr	r3, [r5, #0]
 8002aac:	4798      	blx	r3
   if (error)
 8002aae:	2800      	cmp	r0, #0
 8002ab0:	d150      	bne.n	8002b54 <bootInitPrimaryMem+0xc0>
   error = flashDriver->getInfo(&flashInfo);
 8002ab2:	68ab      	ldr	r3, [r5, #8]
 8002ab4:	a801      	add	r0, sp, #4
 8002ab6:	4798      	blx	r3
   if (error)
 8002ab8:	2800      	cmp	r0, #0
 8002aba:	d14e      	bne.n	8002b5a <bootInitPrimaryMem+0xc6>
   ret = flashDriver->isSectorAddr(settings->memories[0].slots[0].addr);
 8002abc:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8002abe:	6920      	ldr	r0, [r4, #16]
 8002ac0:	4798      	blx	r3
   if (!ret)
 8002ac2:	2800      	cmp	r0, #0
 8002ac4:	d04b      	beq.n	8002b5e <bootInitPrimaryMem+0xca>
   if ((settings->memories[0].slots[0].addr + settings->memories[0].slots[0].size) >
 8002ac6:	6923      	ldr	r3, [r4, #16]
 8002ac8:	6962      	ldr	r2, [r4, #20]
 8002aca:	441a      	add	r2, r3
       (flashInfo->flashAddr + flashInfo->flashSize))
 8002acc:	9901      	ldr	r1, [sp, #4]
 8002ace:	68cb      	ldr	r3, [r1, #12]
 8002ad0:	6909      	ldr	r1, [r1, #16]
 8002ad2:	440b      	add	r3, r1
   if ((settings->memories[0].slots[0].addr + settings->memories[0].slots[0].size) >
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d844      	bhi.n	8002b62 <bootInitPrimaryMem+0xce>
   ret = flashDriver->isSectorAddr(settings->memories[0].slots[1].addr);
 8002ad8:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8002ada:	6a20      	ldr	r0, [r4, #32]
 8002adc:	4798      	blx	r3
   if (!ret)
 8002ade:	2800      	cmp	r0, #0
 8002ae0:	d041      	beq.n	8002b66 <bootInitPrimaryMem+0xd2>
   if ((settings->memories[0].slots[1].addr + settings->memories[0].slots[1].size) >
 8002ae2:	6a23      	ldr	r3, [r4, #32]
 8002ae4:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002ae6:	441a      	add	r2, r3
       (flashInfo->flashAddr + flashInfo->flashSize))
 8002ae8:	9901      	ldr	r1, [sp, #4]
 8002aea:	68cb      	ldr	r3, [r1, #12]
 8002aec:	6909      	ldr	r1, [r1, #16]
 8002aee:	440b      	add	r3, r1
   if ((settings->memories[0].slots[1].addr + settings->memories[0].slots[1].size) >
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d83a      	bhi.n	8002b6a <bootInitPrimaryMem+0xd6>
   primaryMemory->memoryType = settings->memories[0].memoryType;
 8002af4:	7823      	ldrb	r3, [r4, #0]
 8002af6:	f886 3038 	strb.w	r3, [r6, #56]	@ 0x38
   primaryMemory->driver = settings->memories[0].driver;
 8002afa:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002afc:	6673      	str	r3, [r6, #100]	@ 0x64
   primaryMemory->nbSlots = settings->memories[0].nbSlots;
 8002afe:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8002b02:	f886 3060 	strb.w	r3, [r6, #96]	@ 0x60
   primaryMemory->slots[0].type = settings->memories[0].slots[0].type;
 8002b06:	7a23      	ldrb	r3, [r4, #8]
 8002b08:	f886 3040 	strb.w	r3, [r6, #64]	@ 0x40
   primaryMemory->slots[0].cType = settings->memories[0].slots[0].cType;
 8002b0c:	7a63      	ldrb	r3, [r4, #9]
 8002b0e:	f886 3041 	strb.w	r3, [r6, #65]	@ 0x41
   primaryMemory->slots[0].addr = settings->memories[0].slots[0].addr;
 8002b12:	6923      	ldr	r3, [r4, #16]
 8002b14:	64b3      	str	r3, [r6, #72]	@ 0x48
   primaryMemory->slots[0].size = settings->memories[0].slots[0].size;
 8002b16:	6963      	ldr	r3, [r4, #20]
 8002b18:	64f3      	str	r3, [r6, #76]	@ 0x4c
   primaryMemory->slots[0].memParent = &context->memories[0];
 8002b1a:	f106 0338 	add.w	r3, r6, #56	@ 0x38
 8002b1e:	6473      	str	r3, [r6, #68]	@ 0x44
   primaryMemory->slots[1].type = settings->memories[0].slots[1].type;
 8002b20:	7e22      	ldrb	r2, [r4, #24]
 8002b22:	f886 2050 	strb.w	r2, [r6, #80]	@ 0x50
   primaryMemory->slots[1].cType = settings->memories[0].slots[1].cType;
 8002b26:	7e62      	ldrb	r2, [r4, #25]
 8002b28:	f886 2051 	strb.w	r2, [r6, #81]	@ 0x51
   primaryMemory->slots[1].addr = settings->memories[0].slots[1].addr;
 8002b2c:	6a22      	ldr	r2, [r4, #32]
 8002b2e:	65b2      	str	r2, [r6, #88]	@ 0x58
   primaryMemory->slots[1].size = settings->memories[0].slots[1].size;
 8002b30:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002b32:	65f2      	str	r2, [r6, #92]	@ 0x5c
   primaryMemory->slots[1].memParent = &context->memories[0];
 8002b34:	6573      	str	r3, [r6, #84]	@ 0x54
   ret = bootCheckNoSlotOverlap(&primaryMemory->slots[0], &primaryMemory->slots[1]);
 8002b36:	f106 0150 	add.w	r1, r6, #80	@ 0x50
 8002b3a:	f106 0040 	add.w	r0, r6, #64	@ 0x40
 8002b3e:	f7ff ff93 	bl	8002a68 <bootCheckNoSlotOverlap>
   if (ret)
 8002b42:	b140      	cbz	r0, 8002b56 <bootInitPrimaryMem+0xc2>
      return CBOOT_ERROR_INVALID_ADDRESS;
 8002b44:	2005      	movs	r0, #5
 8002b46:	e006      	b.n	8002b56 <bootInitPrimaryMem+0xc2>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002b48:	2004      	movs	r0, #4
}
 8002b4a:	4770      	bx	lr
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002b4c:	2004      	movs	r0, #4
 8002b4e:	e002      	b.n	8002b56 <bootInitPrimaryMem+0xc2>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002b50:	2004      	movs	r0, #4
 8002b52:	e000      	b.n	8002b56 <bootInitPrimaryMem+0xc2>
      return CBOOT_ERROR_FAILURE;
 8002b54:	2001      	movs	r0, #1
}
 8002b56:	b002      	add	sp, #8
 8002b58:	bd70      	pop	{r4, r5, r6, pc}
      return CBOOT_ERROR_FAILURE;
 8002b5a:	2001      	movs	r0, #1
 8002b5c:	e7fb      	b.n	8002b56 <bootInitPrimaryMem+0xc2>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002b5e:	2004      	movs	r0, #4
 8002b60:	e7f9      	b.n	8002b56 <bootInitPrimaryMem+0xc2>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002b62:	2004      	movs	r0, #4
 8002b64:	e7f7      	b.n	8002b56 <bootInitPrimaryMem+0xc2>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002b66:	2004      	movs	r0, #4
 8002b68:	e7f5      	b.n	8002b56 <bootInitPrimaryMem+0xc2>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002b6a:	2004      	movs	r0, #4
 8002b6c:	e7f3      	b.n	8002b56 <bootInitPrimaryMem+0xc2>

08002b6e <crc32Init>:
 **/

void crc32Init(Crc32Context *context)
{
   //CRC (digest) preset value
   context->digest = 0xFFFFFFFF;
 8002b6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002b72:	6003      	str	r3, [r0, #0]
}
 8002b74:	4770      	bx	lr
	...

08002b78 <crc32Update>:
 * @param[in] data Pointer to the buffer being hashed
 * @param[in] length Length of the buffer
 **/

void crc32Update(Crc32Context *context, const void *data, size_t length)
{
 8002b78:	b430      	push	{r4, r5}
   size_t i;
   const uint8_t *p;
   uint32_t crc;

   //Restaure last crc
   crc = (uint32_t)context->digest;
 8002b7a:	6804      	ldr	r4, [r0, #0]

   //Point to the data over which to calculate the CRC
   p = (uint8_t *) data;

   //Process the incoming data
   for(i = 0; i < length; i++)
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	e00a      	b.n	8002b96 <crc32Update+0x1e>
   {
      //The message is processed byte by byte
      crc = (crc >> 8) ^ crc32Table[(crc & 0xFF) ^ p[i]];
 8002b80:	fa5f fc84 	uxtb.w	ip, r4
 8002b84:	5ccd      	ldrb	r5, [r1, r3]
 8002b86:	ea8c 0c05 	eor.w	ip, ip, r5
 8002b8a:	4d05      	ldr	r5, [pc, #20]	@ (8002ba0 <crc32Update+0x28>)
 8002b8c:	f855 502c 	ldr.w	r5, [r5, ip, lsl #2]
 8002b90:	ea85 2414 	eor.w	r4, r5, r4, lsr #8
   for(i = 0; i < length; i++)
 8002b94:	3301      	adds	r3, #1
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d3f2      	bcc.n	8002b80 <crc32Update+0x8>
   }

   //Save updated crc
   context->digest = crc;
 8002b9a:	6004      	str	r4, [r0, #0]
}
 8002b9c:	bc30      	pop	{r4, r5}
 8002b9e:	4770      	bx	lr
 8002ba0:	08004a30 	.word	0x08004a30

08002ba4 <crc32Final>:
 **/

void crc32Final(Crc32Context *context, uint8_t *digest)
{
   //Copy the resulting digest
   if(digest != NULL)
 8002ba4:	b109      	cbz	r1, 8002baa <crc32Final+0x6>
      osMemcpy(digest, (uint8_t*)&context->digest, CRC32_DIGEST_SIZE);
 8002ba6:	6802      	ldr	r2, [r0, #0]
 8002ba8:	600a      	str	r2, [r1, #0]
}
 8002baa:	4770      	bx	lr

08002bac <crc32Compute>:
{
 8002bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bae:	4606      	mov	r6, r0
 8002bb0:	460f      	mov	r7, r1
 8002bb2:	4615      	mov	r5, r2
   Crc32Context *context = cryptoAllocMem(sizeof(Crc32Context));
 8002bb4:	2004      	movs	r0, #4
 8002bb6:	f7ff fc94 	bl	80024e2 <osAllocMem>
   if(context == NULL)
 8002bba:	b180      	cbz	r0, 8002bde <crc32Compute+0x32>
 8002bbc:	4604      	mov	r4, r0
   crc32Init(context);
 8002bbe:	f7ff ffd6 	bl	8002b6e <crc32Init>
   crc32Update(context, data, length);
 8002bc2:	463a      	mov	r2, r7
 8002bc4:	4631      	mov	r1, r6
 8002bc6:	4620      	mov	r0, r4
 8002bc8:	f7ff ffd6 	bl	8002b78 <crc32Update>
   crc32Final(context, digest);
 8002bcc:	4629      	mov	r1, r5
 8002bce:	4620      	mov	r0, r4
 8002bd0:	f7ff ffe8 	bl	8002ba4 <crc32Final>
   cryptoFreeMem(context);
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f7ff fc88 	bl	80024ea <osFreeMem>
   return NO_ERROR;
 8002bda:	2000      	movs	r0, #0
}
 8002bdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return ERROR_OUT_OF_MEMORY;
 8002bde:	2064      	movs	r0, #100	@ 0x64
 8002be0:	e7fc      	b.n	8002bdc <crc32Compute+0x30>
	...

08002be4 <__NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8002be4:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002be8:	4905      	ldr	r1, [pc, #20]	@ (8002c00 <__NVIC_SystemReset+0x1c>)
 8002bea:	68ca      	ldr	r2, [r1, #12]
 8002bec:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002bf0:	4b04      	ldr	r3, [pc, #16]	@ (8002c04 <__NVIC_SystemReset+0x20>)
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	60cb      	str	r3, [r1, #12]
 8002bf6:	f3bf 8f4f 	dsb	sy
    __NOP();
 8002bfa:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8002bfc:	e7fd      	b.n	8002bfa <__NVIC_SystemReset+0x16>
 8002bfe:	bf00      	nop
 8002c00:	e000ed00 	.word	0xe000ed00
 8002c04:	05fa0004 	.word	0x05fa0004

08002c08 <mcuGetVtorOffset>:
 **/

uint32_t mcuGetVtorOffset(void)
{
   return MCU_VTOR_OFFSET;
}
 8002c08:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002c0c:	4770      	bx	lr

08002c0e <mcuSystemReset>:
/**
 * @brief Reset MCU system
 **/

void mcuSystemReset(void)
{
 8002c0e:	b508      	push	{r3, lr}
   NVIC_SystemReset();
 8002c10:	f7ff ffe8 	bl	8002be4 <__NVIC_SystemReset>

08002c14 <mcuBootAppImageAsm>:
 **/

#if defined(__GNUC__)
__attribute__((naked, noreturn)) void mcuBootAppImageAsm(uint32_t sp, uint32_t rh)
{
   __asm("MSR  MSP, r0");
 8002c14:	f380 8808 	msr	MSP, r0
   __asm("BX   r1");
 8002c18:	4708      	bx	r1

08002c1a <stm32f4xxFlashDriverDeInit>:
 **/

error_t stm32f4xxFlashDriverDeInit(void)
{
   return ERROR_NOT_IMPLEMENTED;
}
 8002c1a:	2067      	movs	r0, #103	@ 0x67
 8002c1c:	4770      	bx	lr
	...

08002c20 <stm32f4xxFlashDriverGetInfo>:
 **/

error_t stm32f4xxFlashDriverGetInfo(const FlashInfo **info)
{
   //Set Memory information pointeur
   *info = (const FlashInfo*) &stm32f4xxFlashDriverInfo;
 8002c20:	4b01      	ldr	r3, [pc, #4]	@ (8002c28 <stm32f4xxFlashDriverGetInfo+0x8>)
 8002c22:	6003      	str	r3, [r0, #0]

   //Successfull process
   return NO_ERROR;
}
 8002c24:	2000      	movs	r0, #0
 8002c26:	4770      	bx	lr
 8002c28:	08004e5c 	.word	0x08004e5c

08002c2c <stm32f4xxFlashDriverGetStatus>:
error_t stm32f4xxFlashDriverGetStatus(FlashStatus *status)
{
   uint32_t flag;

   //Check parameter vailidity
   if(status == NULL)
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	b1a0      	cbz	r0, 8002c5a <stm32f4xxFlashDriverGetStatus+0x2e>
      return ERROR_INVALID_PARAMETER;

   do
   {
      //Get Flash Memory error flags status
      flag = __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR |
 8002c30:	4a0b      	ldr	r2, [pc, #44]	@ (8002c60 <stm32f4xxFlashDriverGetStatus+0x34>)
 8002c32:	68d2      	ldr	r2, [r2, #12]
                        FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR |
                        FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);

      //Is any error flag set?
      if(flag != RESET)
 8002c34:	f012 0ff2 	tst.w	r2, #242	@ 0xf2
 8002c38:	d003      	beq.n	8002c42 <stm32f4xxFlashDriverGetStatus+0x16>
      {
         //Set Flash memory status
         *status = FLASH_STATUS_ERR;
 8002c3a:	2202      	movs	r2, #2
 8002c3c:	7002      	strb	r2, [r0, #0]
      //Set Flash memory status
      *status = FLASH_STATUS_OK;
   }while(0);

   //Successfull process
   return NO_ERROR;
 8002c3e:	2000      	movs	r0, #0
         break;
 8002c40:	4770      	bx	lr
      flag = __HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY);
 8002c42:	4a07      	ldr	r2, [pc, #28]	@ (8002c60 <stm32f4xxFlashDriverGetStatus+0x34>)
 8002c44:	68d2      	ldr	r2, [r2, #12]
      if(flag != RESET)
 8002c46:	f412 3f80 	tst.w	r2, #65536	@ 0x10000
 8002c4a:	d003      	beq.n	8002c54 <stm32f4xxFlashDriverGetStatus+0x28>
         *status = FLASH_STATUS_BUSY;
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	7002      	strb	r2, [r0, #0]
   return NO_ERROR;
 8002c50:	2000      	movs	r0, #0
         break;
 8002c52:	4770      	bx	lr
      *status = FLASH_STATUS_OK;
 8002c54:	2000      	movs	r0, #0
 8002c56:	7018      	strb	r0, [r3, #0]
 8002c58:	4770      	bx	lr
      return ERROR_INVALID_PARAMETER;
 8002c5a:	2002      	movs	r0, #2
}
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40023c00 	.word	0x40023c00

08002c64 <stm32f4xxFlashDriverRead>:

   //Precompute the top address
   topAddress = STM32F4xx_ADDR + STM32F4xx_SIZE;

   //Check address validity
   if(address < STM32F4xx_ADDR || address >= topAddress)
 8002c64:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
 8002c68:	d312      	bcc.n	8002c90 <stm32f4xxFlashDriverRead+0x2c>
 8002c6a:	f1b0 6f01 	cmp.w	r0, #135266304	@ 0x8100000
 8002c6e:	d211      	bcs.n	8002c94 <stm32f4xxFlashDriverRead+0x30>
      return ERROR_INVALID_PARAMETER;

#ifndef FLASH_DB_MODE
   //Check parameters validity (is data in flash)
   if(data == NULL || address + length > topAddress)
 8002c70:	b191      	cbz	r1, 8002c98 <stm32f4xxFlashDriverRead+0x34>
 8002c72:	1883      	adds	r3, r0, r2
 8002c74:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8002c78:	d810      	bhi.n	8002c9c <stm32f4xxFlashDriverRead+0x38>
      (address >= STM32F4xx_BANK_2_ADDR && address + length <= topAddress)))
      return ERROR_INVALID_PARAMETER;
#endif

   //Perform read operation
   for(i = 0; i < length; i++)
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	e004      	b.n	8002c88 <stm32f4xxFlashDriverRead+0x24>
   {
      *((uint8_t *)data + i) = *(uint8_t*)address;
 8002c7e:	f810 cb01 	ldrb.w	ip, [r0], #1
 8002c82:	f801 c003 	strb.w	ip, [r1, r3]
   for(i = 0; i < length; i++)
 8002c86:	3301      	adds	r3, #1
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d3f8      	bcc.n	8002c7e <stm32f4xxFlashDriverRead+0x1a>
      address++;
   }

   //Successfull process
   return NO_ERROR;
 8002c8c:	2000      	movs	r0, #0
 8002c8e:	4770      	bx	lr
      return ERROR_INVALID_PARAMETER;
 8002c90:	2002      	movs	r0, #2
 8002c92:	4770      	bx	lr
 8002c94:	2002      	movs	r0, #2
 8002c96:	4770      	bx	lr
      return ERROR_INVALID_PARAMETER;
 8002c98:	2002      	movs	r0, #2
 8002c9a:	4770      	bx	lr
 8002c9c:	2002      	movs	r0, #2
}
 8002c9e:	4770      	bx	lr

08002ca0 <stm32f4xxFlashDriverGetNextSector>:

   lastSectorAddr = sectorsList[SECTORS_LIST_LEN-1].addr +
      (sectorsList[SECTORS_LIST_LEN-1].size * (sectorsList[SECTORS_LIST_LEN-1].nb - 1));

   //Check parameters validity
   if(address < STM32F4xx_ADDR || address > lastSectorAddr || sectorAddr == NULL)
 8002ca0:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
 8002ca4:	d329      	bcc.n	8002cfa <stm32f4xxFlashDriverGetNextSector+0x5a>
 8002ca6:	4b18      	ldr	r3, [pc, #96]	@ (8002d08 <stm32f4xxFlashDriverGetNextSector+0x68>)
 8002ca8:	4298      	cmp	r0, r3
 8002caa:	d828      	bhi.n	8002cfe <stm32f4xxFlashDriverGetNextSector+0x5e>
 8002cac:	b349      	cbz	r1, 8002d02 <stm32f4xxFlashDriverGetNextSector+0x62>
{
 8002cae:	b4f0      	push	{r4, r5, r6, r7}
   uint32_t sAddr = 0xFFFFFFFF;
 8002cb0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
      return ERROR_INVALID_PARAMETER;

   //Loop through sectors list
   for(i = 0; i < SECTORS_LIST_LEN && sAddr == 0xFFFFFFFF; i++)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	e001      	b.n	8002cbc <stm32f4xxFlashDriverGetNextSector+0x1c>
         {
            //Is address located in current sector?
            if(address <= sg->addr + j*sg->size)
            {
               //Set next sector address
               sAddr = sg->addr + j*sg->size;
 8002cb8:	4667      	mov	r7, ip
   for(i = 0; i < SECTORS_LIST_LEN && sAddr == 0xFFFFFFFF; i++)
 8002cba:	3201      	adds	r2, #1
 8002cbc:	2a02      	cmp	r2, #2
 8002cbe:	d818      	bhi.n	8002cf2 <stm32f4xxFlashDriverGetNextSector+0x52>
 8002cc0:	f1b7 3fff 	cmp.w	r7, #4294967295	@ 0xffffffff
 8002cc4:	d115      	bne.n	8002cf2 <stm32f4xxFlashDriverGetNextSector+0x52>
      if(address <= sg->addr + sg->size*sg->nb)
 8002cc6:	4c11      	ldr	r4, [pc, #68]	@ (8002d0c <stm32f4xxFlashDriverGetNextSector+0x6c>)
 8002cc8:	eb02 0542 	add.w	r5, r2, r2, lsl #1
 8002ccc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8002cd0:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
 8002cd4:	685e      	ldr	r6, [r3, #4]
 8002cd6:	689c      	ldr	r4, [r3, #8]
 8002cd8:	fb04 5306 	mla	r3, r4, r6, r5
 8002cdc:	4283      	cmp	r3, r0
 8002cde:	d3ec      	bcc.n	8002cba <stm32f4xxFlashDriverGetNextSector+0x1a>
         for(j = 0; j < sg->nb; j++)
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	429c      	cmp	r4, r3
 8002ce4:	d9e9      	bls.n	8002cba <stm32f4xxFlashDriverGetNextSector+0x1a>
            if(address <= sg->addr + j*sg->size)
 8002ce6:	fb03 5c06 	mla	ip, r3, r6, r5
 8002cea:	4584      	cmp	ip, r0
 8002cec:	d2e4      	bcs.n	8002cb8 <stm32f4xxFlashDriverGetNextSector+0x18>
         for(j = 0; j < sg->nb; j++)
 8002cee:	3301      	adds	r3, #1
 8002cf0:	e7f7      	b.n	8002ce2 <stm32f4xxFlashDriverGetNextSector+0x42>
         }
      }
   }

   //Save next sector addr
   *sectorAddr = sAddr;
 8002cf2:	600f      	str	r7, [r1, #0]

   //Succesfull process
   return NO_ERROR;
 8002cf4:	2000      	movs	r0, #0
}
 8002cf6:	bcf0      	pop	{r4, r5, r6, r7}
 8002cf8:	4770      	bx	lr
      return ERROR_INVALID_PARAMETER;
 8002cfa:	2002      	movs	r0, #2
 8002cfc:	4770      	bx	lr
 8002cfe:	2002      	movs	r0, #2
 8002d00:	4770      	bx	lr
 8002d02:	2002      	movs	r0, #2
}
 8002d04:	4770      	bx	lr
 8002d06:	bf00      	nop
 8002d08:	080e0000 	.word	0x080e0000
 8002d0c:	08004e8c 	.word	0x08004e8c

08002d10 <stm32f4xxFlashDriverInit>:
{
 8002d10:	b508      	push	{r3, lr}
   FLASH_WaitForLastOperation((uint32_t)50000U);
 8002d12:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d16:	f7fe fcd7 	bl	80016c8 <FLASH_WaitForLastOperation>
}
 8002d1a:	2000      	movs	r0, #0
 8002d1c:	bd08      	pop	{r3, pc}

08002d1e <stm32f4xxFlashDriverEraseSector>:
   HAL_StatusTypeDef status;
   FLASH_EraseInitTypeDef EraseInitStruct;
   uint32_t sectorError;

   //Check parameter validity
   if((firstSector >= STM32F4xx_SECTORS_NUMBER) || (nbSectors == 0) ||
 8002d1e:	280b      	cmp	r0, #11
 8002d20:	d826      	bhi.n	8002d70 <stm32f4xxFlashDriverEraseSector+0x52>
{
 8002d22:	b530      	push	{r4, r5, lr}
 8002d24:	b087      	sub	sp, #28
 8002d26:	4604      	mov	r4, r0
 8002d28:	460d      	mov	r5, r1
   if((firstSector >= STM32F4xx_SECTORS_NUMBER) || (nbSectors == 0) ||
 8002d2a:	b319      	cbz	r1, 8002d74 <stm32f4xxFlashDriverEraseSector+0x56>
      ((firstSector + nbSectors - 1) >= STM32F4xx_SECTORS_NUMBER))
 8002d2c:	1843      	adds	r3, r0, r1
 8002d2e:	3b01      	subs	r3, #1
   if((firstSector >= STM32F4xx_SECTORS_NUMBER) || (nbSectors == 0) ||
 8002d30:	2b0b      	cmp	r3, #11
 8002d32:	d821      	bhi.n	8002d78 <stm32f4xxFlashDriverEraseSector+0x5a>
      return ERROR_INVALID_PARAMETER;

   //Initialize FLASH flags
   //(Patch to fix STM32 HAL library wrong initial flash flags issue)
   FLASH_WaitForLastOperation((uint32_t)50000U);
 8002d34:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d38:	f7fe fcc6 	bl	80016c8 <FLASH_WaitForLastOperation>

   //Start of exception handling block
   do
   {
      //Allow access to Flash control registers and user False
      status = HAL_FLASH_Unlock();
 8002d3c:	f7fe fca2 	bl	8001684 <HAL_FLASH_Unlock>
      //Is any error?
      if (status != HAL_OK)
 8002d40:	b110      	cbz	r0, 8002d48 <stm32f4xxFlashDriverEraseSector+0x2a>
         break;
      }
   }while(0);

   //Return status code
   return (status == HAL_OK) ? NO_ERROR : ERROR_WRITE_FAILED;
 8002d42:	f240 200a 	movw	r0, #522	@ 0x20a
 8002d46:	e018      	b.n	8002d7a <stm32f4xxFlashDriverEraseSector+0x5c>
      status = FLASH_WaitForLastOperation((uint32_t)50000U);
 8002d48:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002d4c:	f7fe fcbc 	bl	80016c8 <FLASH_WaitForLastOperation>
      EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8002d50:	2302      	movs	r3, #2
 8002d52:	9305      	str	r3, [sp, #20]
      EraseInitStruct.Sector = firstSector;
 8002d54:	9403      	str	r4, [sp, #12]
      EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS; // Erase multiple sectors
 8002d56:	2300      	movs	r3, #0
 8002d58:	9301      	str	r3, [sp, #4]
      EraseInitStruct.NbSectors = nbSectors;
 8002d5a:	9504      	str	r5, [sp, #16]
      status = HAL_FLASHEx_Erase(&EraseInitStruct, &sectorError);
 8002d5c:	4669      	mov	r1, sp
 8002d5e:	a801      	add	r0, sp, #4
 8002d60:	f7fe fd88 	bl	8001874 <HAL_FLASHEx_Erase>
 8002d64:	4604      	mov	r4, r0
      if(HAL_FLASH_Lock() != HAL_OK)
 8002d66:	f7fe fca5 	bl	80016b4 <HAL_FLASH_Lock>
   return (status == HAL_OK) ? NO_ERROR : ERROR_WRITE_FAILED;
 8002d6a:	b944      	cbnz	r4, 8002d7e <stm32f4xxFlashDriverEraseSector+0x60>
 8002d6c:	2000      	movs	r0, #0
 8002d6e:	e004      	b.n	8002d7a <stm32f4xxFlashDriverEraseSector+0x5c>
      return ERROR_INVALID_PARAMETER;
 8002d70:	2002      	movs	r0, #2
}
 8002d72:	4770      	bx	lr
      return ERROR_INVALID_PARAMETER;
 8002d74:	2002      	movs	r0, #2
 8002d76:	e000      	b.n	8002d7a <stm32f4xxFlashDriverEraseSector+0x5c>
 8002d78:	2002      	movs	r0, #2
}
 8002d7a:	b007      	add	sp, #28
 8002d7c:	bd30      	pop	{r4, r5, pc}
   return (status == HAL_OK) ? NO_ERROR : ERROR_WRITE_FAILED;
 8002d7e:	f240 200a 	movw	r0, #522	@ 0x20a
 8002d82:	e7fa      	b.n	8002d7a <stm32f4xxFlashDriverEraseSector+0x5c>

08002d84 <stm32f4xxFlashGetSector>:
 * @param[in] address Given Flash Memory address
 * @return Sector number or -1
 **/

int_t stm32f4xxFlashGetSector(uint32_t address)
{
 8002d84:	b530      	push	{r4, r5, lr}
 8002d86:	4604      	mov	r4, r0
   SectorsGroup* sGroup;
   int_t tempSector;

   //Initialize sector number
   sector = -1;
   tempSector = 0;
 8002d88:	f04f 0e00 	mov.w	lr, #0

   //Loop through flash sector group list
   for(i = 0; i < SECTORS_LIST_LEN; i++)
 8002d8c:	4673      	mov	r3, lr
   sector = -1;
 8002d8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
   for(i = 0; i < SECTORS_LIST_LEN; i++)
 8002d92:	e01a      	b.n	8002dca <stm32f4xxFlashGetSector+0x46>
      for(j = 0; j < sGroup->nb; j++)
      {
         //Is current sector address matches given address?
         if(sGroup->addr + sGroup->size*j == address)
         {
            sector = tempSector;
 8002d94:	4670      	mov	r0, lr
      for(j = 0; j < sGroup->nb; j++)
 8002d96:	f10c 0c01 	add.w	ip, ip, #1
 8002d9a:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8002d9e:	4a0e      	ldr	r2, [pc, #56]	@ (8002dd8 <stm32f4xxFlashGetSector+0x54>)
 8002da0:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8002da4:	6892      	ldr	r2, [r2, #8]
 8002da6:	4562      	cmp	r2, ip
 8002da8:	d90e      	bls.n	8002dc8 <stm32f4xxFlashGetSector+0x44>
         if(sGroup->addr + sGroup->size*j == address)
 8002daa:	4a0b      	ldr	r2, [pc, #44]	@ (8002dd8 <stm32f4xxFlashGetSector+0x54>)
 8002dac:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 8002db0:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 8002db4:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8002db8:	6869      	ldr	r1, [r5, #4]
 8002dba:	fb0c 2201 	mla	r2, ip, r1, r2
 8002dbe:	42a2      	cmp	r2, r4
 8002dc0:	d0e8      	beq.n	8002d94 <stm32f4xxFlashGetSector+0x10>
         }
         else
         {
            tempSector++;
 8002dc2:	f10e 0e01 	add.w	lr, lr, #1
 8002dc6:	e7e6      	b.n	8002d96 <stm32f4xxFlashGetSector+0x12>
   for(i = 0; i < SECTORS_LIST_LEN; i++)
 8002dc8:	3301      	adds	r3, #1
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d802      	bhi.n	8002dd4 <stm32f4xxFlashGetSector+0x50>
      for(j = 0; j < sGroup->nb; j++)
 8002dce:	f04f 0c00 	mov.w	ip, #0
 8002dd2:	e7e2      	b.n	8002d9a <stm32f4xxFlashGetSector+0x16>
         }
      }
   }

   return sector;
}
 8002dd4:	bd30      	pop	{r4, r5, pc}
 8002dd6:	bf00      	nop
 8002dd8:	08004e8c 	.word	0x08004e8c

08002ddc <stm32f4xxFlashDriverErase>:
   if((address < STM32F4xx_ADDR || address >= topAddress) ||
 8002ddc:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
 8002de0:	d325      	bcc.n	8002e2e <stm32f4xxFlashDriverErase+0x52>
 8002de2:	f1b0 6f01 	cmp.w	r0, #135266304	@ 0x8100000
 8002de6:	d224      	bcs.n	8002e32 <stm32f4xxFlashDriverErase+0x56>
 8002de8:	f010 0f03 	tst.w	r0, #3
 8002dec:	d123      	bne.n	8002e36 <stm32f4xxFlashDriverErase+0x5a>
   if((length == 0) || (address + length > topAddress))
 8002dee:	b321      	cbz	r1, 8002e3a <stm32f4xxFlashDriverErase+0x5e>
{
 8002df0:	b530      	push	{r4, r5, lr}
 8002df2:	b083      	sub	sp, #12
   if((length == 0) || (address + length > topAddress))
 8002df4:	1844      	adds	r4, r0, r1
 8002df6:	f1b4 6f01 	cmp.w	r4, #135266304	@ 0x8100000
 8002dfa:	d820      	bhi.n	8002e3e <stm32f4xxFlashDriverErase+0x62>
   firstSectorNumber = stm32f4xxFlashGetSector(address);
 8002dfc:	f7ff ffc2 	bl	8002d84 <stm32f4xxFlashGetSector>
 8002e00:	4605      	mov	r5, r0
   if(firstSectorNumber == -1)
 8002e02:	f1b0 3fff 	cmp.w	r0, #4294967295	@ 0xffffffff
 8002e06:	d01c      	beq.n	8002e42 <stm32f4xxFlashDriverErase+0x66>
   if(address + length == STM32F4xx_ADDR + STM32F4xx_SIZE)
 8002e08:	f1b4 6f01 	cmp.w	r4, #135266304	@ 0x8100000
 8002e0c:	d008      	beq.n	8002e20 <stm32f4xxFlashDriverErase+0x44>
      error = stm32f4xxFlashDriverGetNextSector(address+length, &lastSectorAddr);
 8002e0e:	a901      	add	r1, sp, #4
 8002e10:	4620      	mov	r0, r4
 8002e12:	f7ff ff45 	bl	8002ca0 <stm32f4xxFlashDriverGetNextSector>
      if(error)
 8002e16:	b940      	cbnz	r0, 8002e2a <stm32f4xxFlashDriverErase+0x4e>
      lastSectorNumber = stm32f4xxFlashGetSector(lastSectorAddr);
 8002e18:	9801      	ldr	r0, [sp, #4]
 8002e1a:	f7ff ffb3 	bl	8002d84 <stm32f4xxFlashGetSector>
 8002e1e:	e000      	b.n	8002e22 <stm32f4xxFlashDriverErase+0x46>
      lastSectorNumber = STM32F4xx_SECTORS_NUMBER;
 8002e20:	200c      	movs	r0, #12
   error = stm32f4xxFlashDriverEraseSector(firstSectorNumber, lastSectorNumber-firstSectorNumber);
 8002e22:	1b41      	subs	r1, r0, r5
 8002e24:	4628      	mov	r0, r5
 8002e26:	f7ff ff7a 	bl	8002d1e <stm32f4xxFlashDriverEraseSector>
}
 8002e2a:	b003      	add	sp, #12
 8002e2c:	bd30      	pop	{r4, r5, pc}
      return ERROR_INVALID_PARAMETER;
 8002e2e:	2002      	movs	r0, #2
 8002e30:	4770      	bx	lr
 8002e32:	2002      	movs	r0, #2
 8002e34:	4770      	bx	lr
 8002e36:	2002      	movs	r0, #2
 8002e38:	4770      	bx	lr
      return ERROR_INVALID_PARAMETER;
 8002e3a:	2002      	movs	r0, #2
}
 8002e3c:	4770      	bx	lr
      return ERROR_INVALID_PARAMETER;
 8002e3e:	2002      	movs	r0, #2
 8002e40:	e7f3      	b.n	8002e2a <stm32f4xxFlashDriverErase+0x4e>
      return ERROR_INVALID_PARAMETER;
 8002e42:	2002      	movs	r0, #2
 8002e44:	e7f1      	b.n	8002e2a <stm32f4xxFlashDriverErase+0x4e>

08002e46 <stm32f4xxFlashDriverIsSectorAddr>:
{
 8002e46:	b508      	push	{r3, lr}
   sector = stm32f4xxFlashGetSector(address);
 8002e48:	f7ff ff9c 	bl	8002d84 <stm32f4xxFlashGetSector>
   if(sector >= 0)
 8002e4c:	2800      	cmp	r0, #0
 8002e4e:	db01      	blt.n	8002e54 <stm32f4xxFlashDriverIsSectorAddr+0xe>
      return TRUE;
 8002e50:	2001      	movs	r0, #1
}
 8002e52:	bd08      	pop	{r3, pc}
      return FALSE;
 8002e54:	2000      	movs	r0, #0
 8002e56:	e7fc      	b.n	8002e52 <stm32f4xxFlashDriverIsSectorAddr+0xc>

08002e58 <stm32f4xxFlashDriverWriteWord>:
   if((address + sizeof(uint32_t) >= topAddress) ||
 8002e58:	1d03      	adds	r3, r0, #4
 8002e5a:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8002e5e:	d23a      	bcs.n	8002ed6 <stm32f4xxFlashDriverWriteWord+0x7e>
{
 8002e60:	b570      	push	{r4, r5, r6, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	4604      	mov	r4, r0
 8002e66:	460e      	mov	r6, r1
   if((address + sizeof(uint32_t) >= topAddress) ||
 8002e68:	f010 0f03 	tst.w	r0, #3
 8002e6c:	d135      	bne.n	8002eda <stm32f4xxFlashDriverWriteWord+0x82>
   FLASH_WaitForLastOperation((uint32_t)50000U);
 8002e6e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e72:	f7fe fc29 	bl	80016c8 <FLASH_WaitForLastOperation>
   sector = stm32f4xxFlashGetSector(address);
 8002e76:	4620      	mov	r0, r4
 8002e78:	f7ff ff84 	bl	8002d84 <stm32f4xxFlashGetSector>
   if(sector >= 0)
 8002e7c:	1e05      	subs	r5, r0, #0
 8002e7e:	db18      	blt.n	8002eb2 <stm32f4xxFlashDriverWriteWord+0x5a>
         status = HAL_FLASH_Unlock();
 8002e80:	f7fe fc00 	bl	8001684 <HAL_FLASH_Unlock>
         if (status != HAL_OK)
 8002e84:	b110      	cbz	r0, 8002e8c <stm32f4xxFlashDriverWriteWord+0x34>
   return (status == HAL_OK) ? NO_ERROR : ERROR_WRITE_FAILED;
 8002e86:	f240 200a 	movw	r0, #522	@ 0x20a
 8002e8a:	e027      	b.n	8002edc <stm32f4xxFlashDriverWriteWord+0x84>
         status = FLASH_WaitForLastOperation((uint32_t)50000U);
 8002e8c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002e90:	f7fe fc1a 	bl	80016c8 <FLASH_WaitForLastOperation>
         EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8002e94:	2300      	movs	r3, #0
 8002e96:	9300      	str	r3, [sp, #0]
         EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8002e98:	2302      	movs	r3, #2
 8002e9a:	9304      	str	r3, [sp, #16]
         EraseInitStruct.Sector = sector;
 8002e9c:	9502      	str	r5, [sp, #8]
         EraseInitStruct.NbSectors = 1;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	9303      	str	r3, [sp, #12]
         status = HAL_FLASHEx_Erase(&EraseInitStruct, &sectorError);
 8002ea2:	a905      	add	r1, sp, #20
 8002ea4:	4668      	mov	r0, sp
 8002ea6:	f7fe fce5 	bl	8001874 <HAL_FLASHEx_Erase>
 8002eaa:	4605      	mov	r5, r0
         if(HAL_FLASH_Lock() != HAL_OK)
 8002eac:	f7fe fc02 	bl	80016b4 <HAL_FLASH_Lock>
   if(status == HAL_OK)
 8002eb0:	b9b5      	cbnz	r5, 8002ee0 <stm32f4xxFlashDriverWriteWord+0x88>
         status = HAL_FLASH_Unlock();
 8002eb2:	f7fe fbe7 	bl	8001684 <HAL_FLASH_Unlock>
         if (status != HAL_OK)
 8002eb6:	b110      	cbz	r0, 8002ebe <stm32f4xxFlashDriverWriteWord+0x66>
   return (status == HAL_OK) ? NO_ERROR : ERROR_WRITE_FAILED;
 8002eb8:	f240 200a 	movw	r0, #522	@ 0x20a
 8002ebc:	e00e      	b.n	8002edc <stm32f4xxFlashDriverWriteWord+0x84>
         status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, address, word);
 8002ebe:	4632      	mov	r2, r6
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	4621      	mov	r1, r4
 8002ec4:	2002      	movs	r0, #2
 8002ec6:	f7fe fc2f 	bl	8001728 <HAL_FLASH_Program>
 8002eca:	4604      	mov	r4, r0
         if(HAL_FLASH_Lock() != HAL_OK)
 8002ecc:	f7fe fbf2 	bl	80016b4 <HAL_FLASH_Lock>
   return (status == HAL_OK) ? NO_ERROR : ERROR_WRITE_FAILED;
 8002ed0:	b94c      	cbnz	r4, 8002ee6 <stm32f4xxFlashDriverWriteWord+0x8e>
 8002ed2:	2000      	movs	r0, #0
 8002ed4:	e002      	b.n	8002edc <stm32f4xxFlashDriverWriteWord+0x84>
      return ERROR_INVALID_PARAMETER;
 8002ed6:	2002      	movs	r0, #2
}
 8002ed8:	4770      	bx	lr
      return ERROR_INVALID_PARAMETER;
 8002eda:	2002      	movs	r0, #2
}
 8002edc:	b006      	add	sp, #24
 8002ede:	bd70      	pop	{r4, r5, r6, pc}
   return (status == HAL_OK) ? NO_ERROR : ERROR_WRITE_FAILED;
 8002ee0:	f240 200a 	movw	r0, #522	@ 0x20a
 8002ee4:	e7fa      	b.n	8002edc <stm32f4xxFlashDriverWriteWord+0x84>
 8002ee6:	f240 200a 	movw	r0, #522	@ 0x20a
 8002eea:	e7f7      	b.n	8002edc <stm32f4xxFlashDriverWriteWord+0x84>

08002eec <stm32f4xxFlashDriverWrite>:
   if((address < STM32F4xx_ADDR || address >= topAddress) ||
 8002eec:	f1b0 6f00 	cmp.w	r0, #134217728	@ 0x8000000
 8002ef0:	d32d      	bcc.n	8002f4e <stm32f4xxFlashDriverWrite+0x62>
{
 8002ef2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ef4:	b083      	sub	sp, #12
 8002ef6:	4605      	mov	r5, r0
 8002ef8:	460f      	mov	r7, r1
 8002efa:	4614      	mov	r4, r2
   if((address < STM32F4xx_ADDR || address >= topAddress) ||
 8002efc:	f1b0 6f01 	cmp.w	r0, #135266304	@ 0x8100000
 8002f00:	d228      	bcs.n	8002f54 <stm32f4xxFlashDriverWrite+0x68>
 8002f02:	f010 0f03 	tst.w	r0, #3
 8002f06:	d127      	bne.n	8002f58 <stm32f4xxFlashDriverWrite+0x6c>
   if(data == NULL || address + length > topAddress)
 8002f08:	b341      	cbz	r1, 8002f5c <stm32f4xxFlashDriverWrite+0x70>
 8002f0a:	1883      	adds	r3, r0, r2
 8002f0c:	f1b3 6f01 	cmp.w	r3, #135266304	@ 0x8100000
 8002f10:	d90f      	bls.n	8002f32 <stm32f4xxFlashDriverWrite+0x46>
      return ERROR_INVALID_PARAMETER;
 8002f12:	2302      	movs	r3, #2
 8002f14:	e018      	b.n	8002f48 <stm32f4xxFlashDriverWrite+0x5c>
      memcpy(word, p, n);
 8002f16:	4632      	mov	r2, r6
 8002f18:	4639      	mov	r1, r7
 8002f1a:	a801      	add	r0, sp, #4
 8002f1c:	f001 fab2 	bl	8004484 <memcpy>
      error = stm32f4xxFlashDriverWriteWord(address, *((uint32_t*)word));
 8002f20:	9901      	ldr	r1, [sp, #4]
 8002f22:	4628      	mov	r0, r5
 8002f24:	f7ff ff98 	bl	8002e58 <stm32f4xxFlashDriverWriteWord>
      if(error)
 8002f28:	4603      	mov	r3, r0
 8002f2a:	b968      	cbnz	r0, 8002f48 <stm32f4xxFlashDriverWrite+0x5c>
      p += n;
 8002f2c:	4437      	add	r7, r6
      address += n;
 8002f2e:	4435      	add	r5, r6
      length -= n;
 8002f30:	1ba4      	subs	r4, r4, r6
   while(length > 0)
 8002f32:	b144      	cbz	r4, 8002f46 <stm32f4xxFlashDriverWrite+0x5a>
      n = MIN(sizeof(word), length);
 8002f34:	4626      	mov	r6, r4
 8002f36:	2c04      	cmp	r4, #4
 8002f38:	bf28      	it	cs
 8002f3a:	2604      	movcs	r6, #4
      if(n < sizeof(uint32_t))
 8002f3c:	2c03      	cmp	r4, #3
 8002f3e:	d8ea      	bhi.n	8002f16 <stm32f4xxFlashDriverWrite+0x2a>
         memset(word, 0, sizeof(word));
 8002f40:	2300      	movs	r3, #0
 8002f42:	9301      	str	r3, [sp, #4]
 8002f44:	e7e7      	b.n	8002f16 <stm32f4xxFlashDriverWrite+0x2a>
   return NO_ERROR;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	b003      	add	sp, #12
 8002f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return ERROR_INVALID_PARAMETER;
 8002f4e:	2302      	movs	r3, #2
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	4770      	bx	lr
      return ERROR_INVALID_PARAMETER;
 8002f54:	2302      	movs	r3, #2
 8002f56:	e7f7      	b.n	8002f48 <stm32f4xxFlashDriverWrite+0x5c>
 8002f58:	2302      	movs	r3, #2
 8002f5a:	e7f5      	b.n	8002f48 <stm32f4xxFlashDriverWrite+0x5c>
      return ERROR_INVALID_PARAMETER;
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e7f3      	b.n	8002f48 <stm32f4xxFlashDriverWrite+0x5c>

08002f60 <imageCheckHeader>:
#ifndef SIMULATOR
   error_t error;
   uint32_t computedCrc;

   //Check parameter vailidty
   if(header == NULL)
 8002f60:	b190      	cbz	r0, 8002f88 <imageCheckHeader+0x28>
{
 8002f62:	b510      	push	{r4, lr}
 8002f64:	b082      	sub	sp, #8
 8002f66:	4604      	mov	r4, r0
      return CBOOT_ERROR_INVALID_PARAMETERS;

   //Compute image header crc
   error = CRC32_HASH_ALGO->compute((uint8_t*)header, sizeof(ImageHeader) - CRC32_DIGEST_SIZE, (uint8_t*)&computedCrc);
 8002f68:	4b0b      	ldr	r3, [pc, #44]	@ (8002f98 <imageCheckHeader+0x38>)
 8002f6a:	6a1b      	ldr	r3, [r3, #32]
 8002f6c:	aa01      	add	r2, sp, #4
 8002f6e:	213c      	movs	r1, #60	@ 0x3c
 8002f70:	4798      	blx	r3
   if(error)
 8002f72:	b958      	cbnz	r0, 8002f8c <imageCheckHeader+0x2c>
      TRACE_ERROR("Failed to compute image header crc!\r\n");
      return CBOOT_ERROR_FAILURE;
   }

   //Check image header integrity
   if(header->headCrc != computedCrc)
 8002f74:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8002f76:	9b01      	ldr	r3, [sp, #4]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d10a      	bne.n	8002f92 <imageCheckHeader+0x32>
      return CBOOT_ERROR_INVALID_IMAGE_HEADER;

   //Check image header version
   if(header->headVers != IMAGE_HEADER_VERSION)
 8002f7c:	6822      	ldr	r2, [r4, #0]
 8002f7e:	4b07      	ldr	r3, [pc, #28]	@ (8002f9c <imageCheckHeader+0x3c>)
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d004      	beq.n	8002f8e <imageCheckHeader+0x2e>
      return CBOOT_ERROR_INVALID_IMAGE_HEADER_VERSION;
 8002f84:	2008      	movs	r0, #8
 8002f86:	e002      	b.n	8002f8e <imageCheckHeader+0x2e>
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002f88:	2004      	movs	r0, #4
   //Successful process
   return CBOOT_NO_ERROR;
#else
   return CBOOT_NO_ERROR;
#endif
}
 8002f8a:	4770      	bx	lr
      return CBOOT_ERROR_FAILURE;
 8002f8c:	2001      	movs	r0, #1
}
 8002f8e:	b002      	add	sp, #8
 8002f90:	bd10      	pop	{r4, pc}
      return CBOOT_ERROR_INVALID_IMAGE_HEADER;
 8002f92:	2007      	movs	r0, #7
 8002f94:	e7fb      	b.n	8002f8e <imageCheckHeader+0x2e>
 8002f96:	bf00      	nop
 8002f98:	080049fc 	.word	0x080049fc
 8002f9c:	00010100 	.word	0x00010100

08002fa0 <imageGetHeader>:
{
   cboot_error_t cerror;
   ImageHeader *tempHeader;

   //Check parameters validity
   if(buffer == NULL || bufferLen == 0 || header == NULL)
 8002fa0:	b158      	cbz	r0, 8002fba <imageGetHeader+0x1a>
{
 8002fa2:	b538      	push	{r3, r4, r5, lr}
 8002fa4:	4614      	mov	r4, r2
 8002fa6:	4605      	mov	r5, r0
   if(buffer == NULL || bufferLen == 0 || header == NULL)
 8002fa8:	b149      	cbz	r1, 8002fbe <imageGetHeader+0x1e>
 8002faa:	b152      	cbz	r2, 8002fc2 <imageGetHeader+0x22>
      return CBOOT_ERROR_INVALID_PARAMETERS;

   if(bufferLen < sizeof(ImageHeader))
 8002fac:	293f      	cmp	r1, #63	@ 0x3f
 8002fae:	d90a      	bls.n	8002fc6 <imageGetHeader+0x26>

   //Point to the image header
   tempHeader = (ImageHeader *)buffer;

   //Check image header
   cerror = imageCheckHeader(tempHeader);
 8002fb0:	f7ff ffd6 	bl	8002f60 <imageCheckHeader>
   //Is any error?
   if(cerror)
 8002fb4:	b900      	cbnz	r0, 8002fb8 <imageGetHeader+0x18>
      return cerror;

   //Save image header
   *header = tempHeader;
 8002fb6:	6025      	str	r5, [r4, #0]

   //Successful process
   return CBOOT_NO_ERROR;
}
 8002fb8:	bd38      	pop	{r3, r4, r5, pc}
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002fba:	2004      	movs	r0, #4
}
 8002fbc:	4770      	bx	lr
      return CBOOT_ERROR_INVALID_PARAMETERS;
 8002fbe:	2004      	movs	r0, #4
 8002fc0:	e7fa      	b.n	8002fb8 <imageGetHeader+0x18>
 8002fc2:	2004      	movs	r0, #4
 8002fc4:	e7f8      	b.n	8002fb8 <imageGetHeader+0x18>
      return CBOOT_ERROR_INVALID_LENGTH;
 8002fc6:	2018      	movs	r0, #24
 8002fc8:	e7f6      	b.n	8002fb8 <imageGetHeader+0x18>

08002fca <prv_out_fn_print>:
 * \param[in]       ptr: LwPRINTF internal instance
 * \param[in]       chr: Character to print
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_fn_print(lwprintf_int_t* lwi, const char chr) {
 8002fca:	b538      	push	{r3, r4, r5, lr}
    if (lwi->is_print_cancelled) {
 8002fcc:	7e03      	ldrb	r3, [r0, #24]
 8002fce:	b983      	cbnz	r3, 8002ff2 <prv_out_fn_print+0x28>
 8002fd0:	4604      	mov	r4, r0
 8002fd2:	460d      	mov	r5, r1
        return 0;
    }

    /* Send character to output */
    if (!lwi->lwobj->out_fn(chr, lwi->lwobj)) {
 8002fd4:	6801      	ldr	r1, [r0, #0]
 8002fd6:	680b      	ldr	r3, [r1, #0]
 8002fd8:	4628      	mov	r0, r5
 8002fda:	4798      	blx	r3
 8002fdc:	b908      	cbnz	r0, 8002fe2 <prv_out_fn_print+0x18>
        lwi->is_print_cancelled = 1;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	7623      	strb	r3, [r4, #24]
    }
    if (chr != '\0' && !lwi->is_print_cancelled) {
 8002fe2:	b145      	cbz	r5, 8002ff6 <prv_out_fn_print+0x2c>
 8002fe4:	7e23      	ldrb	r3, [r4, #24]
 8002fe6:	b943      	cbnz	r3, 8002ffa <prv_out_fn_print+0x30>
        ++lwi->n_len;
 8002fe8:	6923      	ldr	r3, [r4, #16]
 8002fea:	3301      	adds	r3, #1
 8002fec:	6123      	str	r3, [r4, #16]
    }
    return 1;
 8002fee:	2001      	movs	r0, #1
 8002ff0:	e000      	b.n	8002ff4 <prv_out_fn_print+0x2a>
        return 0;
 8002ff2:	2000      	movs	r0, #0
}
 8002ff4:	bd38      	pop	{r3, r4, r5, pc}
    return 1;
 8002ff6:	2001      	movs	r0, #1
 8002ff8:	e7fc      	b.n	8002ff4 <prv_out_fn_print+0x2a>
 8002ffa:	2001      	movs	r0, #1
 8002ffc:	e7fa      	b.n	8002ff4 <prv_out_fn_print+0x2a>

08002ffe <prv_parse_num>:
 * \brief           Parse number from input string
 * \param[in,out]   format: Input text to process
 * \return          Parsed number
 */
static int
prv_parse_num(const char** format) {
 8002ffe:	4684      	mov	ip, r0
    int num = 0;
 8003000:	2000      	movs	r0, #0

    for (; CHARISNUM(**format); ++(*format)) {
 8003002:	e007      	b.n	8003014 <prv_parse_num+0x16>
        num = (int)10 * num + CHARTONUM(**format);
 8003004:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003008:	3b30      	subs	r3, #48	@ 0x30
 800300a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    for (; CHARISNUM(**format); ++(*format)) {
 800300e:	3201      	adds	r2, #1
 8003010:	f8cc 2000 	str.w	r2, [ip]
 8003014:	f8dc 2000 	ldr.w	r2, [ip]
 8003018:	7813      	ldrb	r3, [r2, #0]
 800301a:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 800301e:	b2c9      	uxtb	r1, r1
 8003020:	2909      	cmp	r1, #9
 8003022:	d9ef      	bls.n	8003004 <prv_parse_num+0x6>
    }
    return num;
}
 8003024:	4770      	bx	lr
	...

08003028 <prv_out_str_before>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_before(lwprintf_int_t* lwi, size_t buff_size) {
 8003028:	b570      	push	{r4, r5, r6, lr}
 800302a:	4604      	mov	r4, r0
 800302c:	460e      	mov	r6, r1
    /* Check for width */
    if (lwi->m.width > 0
 800302e:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8003030:	2a00      	cmp	r2, #0
 8003032:	dd08      	ble.n	8003046 <prv_out_str_before+0x1e>
        /* If number is negative, add negative sign or if positive and has plus sign forced */
        && (lwi->m.flags.is_negative || lwi->m.flags.plus)) {
 8003034:	8b83      	ldrh	r3, [r0, #28]
 8003036:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800303a:	f023 037d 	bic.w	r3, r3, #125	@ 0x7d
 800303e:	b29b      	uxth	r3, r3
 8003040:	b10b      	cbz	r3, 8003046 <prv_out_str_before+0x1e>
        --lwi->m.width;
 8003042:	3a01      	subs	r2, #1
 8003044:	6242      	str	r2, [r0, #36]	@ 0x24
    }

    /* Check for alternate mode */
    if (lwi->m.flags.alt && !lwi->m.flags.is_num_zero) {
 8003046:	69e2      	ldr	r2, [r4, #28]
 8003048:	4b50      	ldr	r3, [pc, #320]	@ (800318c <prv_out_str_before+0x164>)
 800304a:	4013      	ands	r3, r2
 800304c:	2b20      	cmp	r3, #32
 800304e:	d00f      	beq.n	8003070 <prv_out_str_before+0x48>
            }
        }
    }

    /* Add negative sign (or positive in case of + flag or space in case of space flag) before when zeros are used to fill width */
    if (lwi->m.flags.zero) {
 8003050:	7f23      	ldrb	r3, [r4, #28]
 8003052:	f013 0f08 	tst.w	r3, #8
 8003056:	d026      	beq.n	80030a6 <prv_out_str_before+0x7e>
        if (lwi->m.flags.is_negative) {
 8003058:	f994 201d 	ldrsb.w	r2, [r4, #29]
 800305c:	2a00      	cmp	r2, #0
 800305e:	db1e      	blt.n	800309e <prv_out_str_before+0x76>
            lwi->out_fn(lwi, '-');
        } else if (lwi->m.flags.plus) {
 8003060:	f013 0f02 	tst.w	r3, #2
 8003064:	d02d      	beq.n	80030c2 <prv_out_str_before+0x9a>
            lwi->out_fn(lwi, '+');
 8003066:	6963      	ldr	r3, [r4, #20]
 8003068:	212b      	movs	r1, #43	@ 0x2b
 800306a:	4620      	mov	r0, r4
 800306c:	4798      	blx	r3
 800306e:	e01a      	b.n	80030a6 <prv_out_str_before+0x7e>
        if (lwi->m.base == 8) {
 8003070:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 8003074:	2b08      	cmp	r3, #8
 8003076:	d009      	beq.n	800308c <prv_out_str_before+0x64>
        } else if (lwi->m.base == 16 || lwi->m.base == 2) {
 8003078:	2b10      	cmp	r3, #16
 800307a:	d001      	beq.n	8003080 <prv_out_str_before+0x58>
 800307c:	2b02      	cmp	r3, #2
 800307e:	d1e7      	bne.n	8003050 <prv_out_str_before+0x28>
            if (lwi->m.width >= 2) {
 8003080:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003082:	2b01      	cmp	r3, #1
 8003084:	dd08      	ble.n	8003098 <prv_out_str_before+0x70>
                lwi->m.width -= 2;
 8003086:	3b02      	subs	r3, #2
 8003088:	6263      	str	r3, [r4, #36]	@ 0x24
 800308a:	e7e1      	b.n	8003050 <prv_out_str_before+0x28>
            if (lwi->m.width > 0) {
 800308c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800308e:	2b00      	cmp	r3, #0
 8003090:	ddde      	ble.n	8003050 <prv_out_str_before+0x28>
                --lwi->m.width;
 8003092:	3b01      	subs	r3, #1
 8003094:	6263      	str	r3, [r4, #36]	@ 0x24
 8003096:	e7db      	b.n	8003050 <prv_out_str_before+0x28>
                lwi->m.width = 0;
 8003098:	2300      	movs	r3, #0
 800309a:	6263      	str	r3, [r4, #36]	@ 0x24
 800309c:	e7d8      	b.n	8003050 <prv_out_str_before+0x28>
            lwi->out_fn(lwi, '-');
 800309e:	6963      	ldr	r3, [r4, #20]
 80030a0:	212d      	movs	r1, #45	@ 0x2d
 80030a2:	4620      	mov	r0, r4
 80030a4:	4798      	blx	r3
            lwi->out_fn(lwi, ' ');
        }
    }

    /* Check for flags output */
    if (lwi->m.flags.alt && !lwi->m.flags.is_num_zero) {
 80030a6:	69e2      	ldr	r2, [r4, #28]
 80030a8:	4b38      	ldr	r3, [pc, #224]	@ (800318c <prv_out_str_before+0x164>)
 80030aa:	4013      	ands	r3, r2
 80030ac:	2b20      	cmp	r3, #32
 80030ae:	d010      	beq.n	80030d2 <prv_out_str_before+0xaa>
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'B' : 'b');
        }
    }

    /* Right alignment, spaces or zeros */
    if (!lwi->m.flags.left_align && lwi->m.width > 0) {
 80030b0:	7f23      	ldrb	r3, [r4, #28]
 80030b2:	f013 0f01 	tst.w	r3, #1
 80030b6:	d148      	bne.n	800314a <prv_out_str_before+0x122>
 80030b8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	dd45      	ble.n	800314a <prv_out_str_before+0x122>
        for (size_t idx = buff_size; !lwi->m.flags.left_align && idx < (size_t)lwi->m.width; ++idx) {
 80030be:	4635      	mov	r5, r6
 80030c0:	e036      	b.n	8003130 <prv_out_str_before+0x108>
        } else if (lwi->m.flags.space) {
 80030c2:	f013 0f04 	tst.w	r3, #4
 80030c6:	d0ee      	beq.n	80030a6 <prv_out_str_before+0x7e>
            lwi->out_fn(lwi, ' ');
 80030c8:	6963      	ldr	r3, [r4, #20]
 80030ca:	2120      	movs	r1, #32
 80030cc:	4620      	mov	r0, r4
 80030ce:	4798      	blx	r3
 80030d0:	e7e9      	b.n	80030a6 <prv_out_str_before+0x7e>
        if (lwi->m.base == 8) {
 80030d2:	f894 3028 	ldrb.w	r3, [r4, #40]	@ 0x28
 80030d6:	2b08      	cmp	r3, #8
 80030d8:	d010      	beq.n	80030fc <prv_out_str_before+0xd4>
        } else if (lwi->m.base == 16) {
 80030da:	2b10      	cmp	r3, #16
 80030dc:	d013      	beq.n	8003106 <prv_out_str_before+0xde>
        } else if (lwi->m.base == 2) {
 80030de:	2b02      	cmp	r3, #2
 80030e0:	d1e6      	bne.n	80030b0 <prv_out_str_before+0x88>
            lwi->out_fn(lwi, '0');
 80030e2:	6963      	ldr	r3, [r4, #20]
 80030e4:	2130      	movs	r1, #48	@ 0x30
 80030e6:	4620      	mov	r0, r4
 80030e8:	4798      	blx	r3
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'B' : 'b');
 80030ea:	6963      	ldr	r3, [r4, #20]
 80030ec:	7f62      	ldrb	r2, [r4, #29]
 80030ee:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80030f2:	d017      	beq.n	8003124 <prv_out_str_before+0xfc>
 80030f4:	2142      	movs	r1, #66	@ 0x42
 80030f6:	4620      	mov	r0, r4
 80030f8:	4798      	blx	r3
 80030fa:	e7d9      	b.n	80030b0 <prv_out_str_before+0x88>
            lwi->out_fn(lwi, '0');
 80030fc:	6963      	ldr	r3, [r4, #20]
 80030fe:	2130      	movs	r1, #48	@ 0x30
 8003100:	4620      	mov	r0, r4
 8003102:	4798      	blx	r3
 8003104:	e7d4      	b.n	80030b0 <prv_out_str_before+0x88>
            lwi->out_fn(lwi, '0');
 8003106:	6963      	ldr	r3, [r4, #20]
 8003108:	2130      	movs	r1, #48	@ 0x30
 800310a:	4620      	mov	r0, r4
 800310c:	4798      	blx	r3
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'X' : 'x');
 800310e:	6963      	ldr	r3, [r4, #20]
 8003110:	7f62      	ldrb	r2, [r4, #29]
 8003112:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003116:	d003      	beq.n	8003120 <prv_out_str_before+0xf8>
 8003118:	2158      	movs	r1, #88	@ 0x58
 800311a:	4620      	mov	r0, r4
 800311c:	4798      	blx	r3
 800311e:	e7c7      	b.n	80030b0 <prv_out_str_before+0x88>
 8003120:	2178      	movs	r1, #120	@ 0x78
 8003122:	e7fa      	b.n	800311a <prv_out_str_before+0xf2>
            lwi->out_fn(lwi, lwi->m.flags.uc ? 'B' : 'b');
 8003124:	2162      	movs	r1, #98	@ 0x62
 8003126:	e7e6      	b.n	80030f6 <prv_out_str_before+0xce>
            lwi->out_fn(lwi, lwi->m.flags.zero ? '0' : ' ');
 8003128:	2120      	movs	r1, #32
 800312a:	4620      	mov	r0, r4
 800312c:	4790      	blx	r2
        for (size_t idx = buff_size; !lwi->m.flags.left_align && idx < (size_t)lwi->m.width; ++idx) {
 800312e:	3501      	adds	r5, #1
 8003130:	7f23      	ldrb	r3, [r4, #28]
 8003132:	f013 0f01 	tst.w	r3, #1
 8003136:	d108      	bne.n	800314a <prv_out_str_before+0x122>
 8003138:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800313a:	42aa      	cmp	r2, r5
 800313c:	d905      	bls.n	800314a <prv_out_str_before+0x122>
            lwi->out_fn(lwi, lwi->m.flags.zero ? '0' : ' ');
 800313e:	6962      	ldr	r2, [r4, #20]
 8003140:	f013 0f08 	tst.w	r3, #8
 8003144:	d0f0      	beq.n	8003128 <prv_out_str_before+0x100>
 8003146:	2130      	movs	r1, #48	@ 0x30
 8003148:	e7ef      	b.n	800312a <prv_out_str_before+0x102>
        }
    }

    /* Add negative sign here when spaces are used for width */
    if (!lwi->m.flags.zero) {
 800314a:	7f23      	ldrb	r3, [r4, #28]
 800314c:	f013 0f08 	tst.w	r3, #8
 8003150:	d10f      	bne.n	8003172 <prv_out_str_before+0x14a>
        if (lwi->m.flags.is_negative) {
 8003152:	f994 201d 	ldrsb.w	r2, [r4, #29]
 8003156:	2a00      	cmp	r2, #0
 8003158:	db07      	blt.n	800316a <prv_out_str_before+0x142>
            lwi->out_fn(lwi, '-');
        } else if (lwi->m.flags.plus) {
 800315a:	f013 0f02 	tst.w	r3, #2
 800315e:	d00a      	beq.n	8003176 <prv_out_str_before+0x14e>
            lwi->out_fn(lwi, '+');
 8003160:	6963      	ldr	r3, [r4, #20]
 8003162:	212b      	movs	r1, #43	@ 0x2b
 8003164:	4620      	mov	r0, r4
 8003166:	4798      	blx	r3
 8003168:	e003      	b.n	8003172 <prv_out_str_before+0x14a>
            lwi->out_fn(lwi, '-');
 800316a:	6963      	ldr	r3, [r4, #20]
 800316c:	212d      	movs	r1, #45	@ 0x2d
 800316e:	4620      	mov	r0, r4
 8003170:	4798      	blx	r3
            lwi->out_fn(lwi, ' ');
        }
    }

    return 1;
}
 8003172:	2001      	movs	r0, #1
 8003174:	bd70      	pop	{r4, r5, r6, pc}
        } else if (lwi->m.flags.space && buff_size >= (size_t)lwi->m.width) {
 8003176:	f013 0f04 	tst.w	r3, #4
 800317a:	d0fa      	beq.n	8003172 <prv_out_str_before+0x14a>
 800317c:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800317e:	42b3      	cmp	r3, r6
 8003180:	d8f7      	bhi.n	8003172 <prv_out_str_before+0x14a>
            lwi->out_fn(lwi, ' ');
 8003182:	6963      	ldr	r3, [r4, #20]
 8003184:	2120      	movs	r1, #32
 8003186:	4620      	mov	r0, r4
 8003188:	4798      	blx	r3
 800318a:	e7f2      	b.n	8003172 <prv_out_str_before+0x14a>
 800318c:	00010020 	.word	0x00010020

08003190 <prv_out_str_after>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       buff_size: Expected buffer size of output string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_after(lwprintf_int_t* lwi, size_t buff_size) {
 8003190:	b538      	push	{r3, r4, r5, lr}
 8003192:	4604      	mov	r4, r0
 8003194:	460d      	mov	r5, r1
    /* Left alignment, but only with spaces */
    if (lwi->m.flags.left_align) {
 8003196:	7f03      	ldrb	r3, [r0, #28]
 8003198:	f013 0f01 	tst.w	r3, #1
 800319c:	d106      	bne.n	80031ac <prv_out_str_after+0x1c>
        for (size_t idx = buff_size; idx < (size_t)lwi->m.width; ++idx) {
            lwi->out_fn(lwi, ' ');
        }
    }
    return 1;
}
 800319e:	2001      	movs	r0, #1
 80031a0:	bd38      	pop	{r3, r4, r5, pc}
            lwi->out_fn(lwi, ' ');
 80031a2:	6963      	ldr	r3, [r4, #20]
 80031a4:	2120      	movs	r1, #32
 80031a6:	4620      	mov	r0, r4
 80031a8:	4798      	blx	r3
        for (size_t idx = buff_size; idx < (size_t)lwi->m.width; ++idx) {
 80031aa:	3501      	adds	r5, #1
 80031ac:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80031ae:	42ab      	cmp	r3, r5
 80031b0:	d8f7      	bhi.n	80031a2 <prv_out_str_after+0x12>
 80031b2:	e7f4      	b.n	800319e <prv_out_str_after+0xe>

080031b4 <prv_out_str_raw>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str_raw(lwprintf_int_t* lwi, const char* buff, size_t buff_size) {
 80031b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031b6:	4605      	mov	r5, r0
 80031b8:	460f      	mov	r7, r1
 80031ba:	4616      	mov	r6, r2
    for (size_t idx = 0; idx < buff_size; ++idx) {
 80031bc:	2400      	movs	r4, #0
 80031be:	e004      	b.n	80031ca <prv_out_str_raw+0x16>
        lwi->out_fn(lwi, buff[idx]);
 80031c0:	696b      	ldr	r3, [r5, #20]
 80031c2:	5d39      	ldrb	r1, [r7, r4]
 80031c4:	4628      	mov	r0, r5
 80031c6:	4798      	blx	r3
    for (size_t idx = 0; idx < buff_size; ++idx) {
 80031c8:	3401      	adds	r4, #1
 80031ca:	42b4      	cmp	r4, r6
 80031cc:	d3f8      	bcc.n	80031c0 <prv_out_str_raw+0xc>
    }
    return 1;
}
 80031ce:	2001      	movs	r0, #1
 80031d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080031d2 <prv_out_str>:
 * \param[in]       buff: Buffer string
 * \param[in]       buff_size: Length of buffer to output
 * \return          `1` on success, `0` otherwise
 */
static int
prv_out_str(lwprintf_int_t* lwi, const char* buff, size_t buff_size) {
 80031d2:	b570      	push	{r4, r5, r6, lr}
 80031d4:	4605      	mov	r5, r0
 80031d6:	460e      	mov	r6, r1
 80031d8:	4614      	mov	r4, r2
    prv_out_str_before(lwi, buff_size);    /* Implement pre-format */
 80031da:	4611      	mov	r1, r2
 80031dc:	f7ff ff24 	bl	8003028 <prv_out_str_before>
    prv_out_str_raw(lwi, buff, buff_size); /* Print actual string */
 80031e0:	4622      	mov	r2, r4
 80031e2:	4631      	mov	r1, r6
 80031e4:	4628      	mov	r0, r5
 80031e6:	f7ff ffe5 	bl	80031b4 <prv_out_str_raw>
    prv_out_str_after(lwi, buff_size);     /* Implement post-format */
 80031ea:	4621      	mov	r1, r4
 80031ec:	4628      	mov	r0, r5
 80031ee:	f7ff ffcf 	bl	8003190 <prv_out_str_after>

    return 1;
}
 80031f2:	2001      	movs	r0, #1
 80031f4:	bd70      	pop	{r4, r5, r6, pc}

080031f6 <prv_longest_unsigned_int_to_str>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_longest_unsigned_int_to_str(lwprintf_int_t* lwi, uint_maxtype_t num) {
 80031f6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031fa:	b08d      	sub	sp, #52	@ 0x34
 80031fc:	4681      	mov	r9, r0
 80031fe:	4615      	mov	r5, r2
 8003200:	461c      	mov	r4, r3
    /* Start with digits length, support binary with int, that is 32-bits maximum width */
    char num_buf[33], *num_buf_ptr = &num_buf[sizeof(num_buf)];
    char adder_ch = (lwi->m.flags.uc ? 'A' : 'a') - 10;
 8003202:	7f43      	ldrb	r3, [r0, #29]
 8003204:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003208:	d011      	beq.n	800322e <prv_longest_unsigned_int_to_str+0x38>
 800320a:	2337      	movs	r3, #55	@ 0x37
 800320c:	9301      	str	r3, [sp, #4]
    size_t len = 0;

    /* Check if number is zero */
    lwi->m.flags.is_num_zero = num == 0;
 800320e:	ea55 0304 	orrs.w	r3, r5, r4
 8003212:	bf0c      	ite	eq
 8003214:	2201      	moveq	r2, #1
 8003216:	2200      	movne	r2, #0
 8003218:	f899 301e 	ldrb.w	r3, [r9, #30]
 800321c:	f362 0300 	bfi	r3, r2, #0, #1
 8003220:	f889 301e 	strb.w	r3, [r9, #30]

    /* Fill the buffer backward */
    *--num_buf_ptr = '\0';
 8003224:	2300      	movs	r3, #0
 8003226:	f88d 302c 	strb.w	r3, [sp, #44]	@ 0x2c
 800322a:	ae0b      	add	r6, sp, #44	@ 0x2c
 800322c:	e00b      	b.n	8003246 <prv_longest_unsigned_int_to_str+0x50>
    char adder_ch = (lwi->m.flags.uc ? 'A' : 'a') - 10;
 800322e:	2357      	movs	r3, #87	@ 0x57
 8003230:	9301      	str	r3, [sp, #4]
 8003232:	e7ec      	b.n	800320e <prv_longest_unsigned_int_to_str+0x18>
    do {
        int digit = num % lwi->m.base;
        num /= lwi->m.base;
        *--num_buf_ptr = (char)digit + (char)(digit >= 10 ? adder_ch : '0');
 8003234:	9a01      	ldr	r2, [sp, #4]
 8003236:	4413      	add	r3, r2
 8003238:	f806 3d01 	strb.w	r3, [r6, #-1]!
    } while (num > 0);
 800323c:	45c3      	cmp	fp, r8
 800323e:	9b00      	ldr	r3, [sp, #0]
 8003240:	f173 0300 	sbcs.w	r3, r3, #0
 8003244:	d319      	bcc.n	800327a <prv_longest_unsigned_int_to_str+0x84>
        int digit = num % lwi->m.base;
 8003246:	f899 8028 	ldrb.w	r8, [r9, #40]	@ 0x28
 800324a:	f04f 0a00 	mov.w	sl, #0
 800324e:	4642      	mov	r2, r8
 8003250:	4653      	mov	r3, sl
 8003252:	4628      	mov	r0, r5
 8003254:	4621      	mov	r1, r4
 8003256:	f7fd fc0d 	bl	8000a74 <__aeabi_uldivmod>
 800325a:	4617      	mov	r7, r2
        num /= lwi->m.base;
 800325c:	46ab      	mov	fp, r5
 800325e:	9400      	str	r4, [sp, #0]
 8003260:	4642      	mov	r2, r8
 8003262:	4653      	mov	r3, sl
 8003264:	4628      	mov	r0, r5
 8003266:	4621      	mov	r1, r4
 8003268:	f7fd fc04 	bl	8000a74 <__aeabi_uldivmod>
 800326c:	4605      	mov	r5, r0
 800326e:	460c      	mov	r4, r1
        *--num_buf_ptr = (char)digit + (char)(digit >= 10 ? adder_ch : '0');
 8003270:	b2fb      	uxtb	r3, r7
 8003272:	2f09      	cmp	r7, #9
 8003274:	dcde      	bgt.n	8003234 <prv_longest_unsigned_int_to_str+0x3e>
 8003276:	2230      	movs	r2, #48	@ 0x30
 8003278:	e7dd      	b.n	8003236 <prv_longest_unsigned_int_to_str+0x40>

    /* Calculate and generate the output */
    len = sizeof(num_buf) - (size_t)((uintptr_t)num_buf_ptr - (uintptr_t)num_buf) - 1;
 800327a:	ac03      	add	r4, sp, #12
 800327c:	1ba4      	subs	r4, r4, r6
 800327e:	3420      	adds	r4, #32
    prv_out_str_before(lwi, len);
 8003280:	4621      	mov	r1, r4
 8003282:	4648      	mov	r0, r9
 8003284:	f7ff fed0 	bl	8003028 <prv_out_str_before>
    for (; *num_buf_ptr;) {
 8003288:	e004      	b.n	8003294 <prv_longest_unsigned_int_to_str+0x9e>
        lwi->out_fn(lwi, *num_buf_ptr++);
 800328a:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800328e:	3601      	adds	r6, #1
 8003290:	4648      	mov	r0, r9
 8003292:	4798      	blx	r3
    for (; *num_buf_ptr;) {
 8003294:	7831      	ldrb	r1, [r6, #0]
 8003296:	2900      	cmp	r1, #0
 8003298:	d1f7      	bne.n	800328a <prv_longest_unsigned_int_to_str+0x94>
    }
    prv_out_str_after(lwi, len);
 800329a:	4621      	mov	r1, r4
 800329c:	4648      	mov	r0, r9
 800329e:	f7ff ff77 	bl	8003190 <prv_out_str_after>
    return 1;
}
 80032a2:	2001      	movs	r0, #1
 80032a4:	b00d      	add	sp, #52	@ 0x34
 80032a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080032aa <prv_longest_signed_int_to_str>:
 * \param[in,out]   lwi: LwPRINTF instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_longest_signed_int_to_str(lwprintf_int_t* lwi, int_maxtype_t num) {
 80032aa:	b508      	push	{r3, lr}
    SIGNED_CHECK_NEGATIVE(lwi, num);
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	db02      	blt.n	80032b6 <prv_longest_signed_int_to_str+0xc>
    return prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)num);
 80032b0:	f7ff ffa1 	bl	80031f6 <prv_longest_unsigned_int_to_str>
}
 80032b4:	bd08      	pop	{r3, pc}
    SIGNED_CHECK_NEGATIVE(lwi, num);
 80032b6:	7f41      	ldrb	r1, [r0, #29]
 80032b8:	f041 0180 	orr.w	r1, r1, #128	@ 0x80
 80032bc:	7741      	strb	r1, [r0, #29]
 80032be:	4252      	negs	r2, r2
 80032c0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80032c4:	e7f4      	b.n	80032b0 <prv_longest_signed_int_to_str+0x6>
	...

080032c8 <prv_calculate_dbl_num_data>:
 * \param[in]       n: Float number instance
 * \param[in]       num: Input number
 * \param[in]       type: Format type
 */
static void
prv_calculate_dbl_num_data(lwprintf_int_t* lwi, float_num_t* n, double num, const char type) {
 80032c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032cc:	ed2d 8b02 	vpush	{d8}
 80032d0:	b083      	sub	sp, #12
 80032d2:	4605      	mov	r5, r0
 80032d4:	460c      	mov	r4, r1
 80032d6:	ec57 6b10 	vmov	r6, r7, d0
 80032da:	9201      	str	r2, [sp, #4]
    memset(n, 0x00, sizeof(*n));
 80032dc:	2228      	movs	r2, #40	@ 0x28
 80032de:	2100      	movs	r1, #0
 80032e0:	4620      	mov	r0, r4
 80032e2:	f001 f88b 	bl	80043fc <memset>

    if (lwi->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 80032e6:	6a2b      	ldr	r3, [r5, #32]
 80032e8:	2b12      	cmp	r3, #18
 80032ea:	dd01      	ble.n	80032f0 <prv_calculate_dbl_num_data+0x28>
        lwi->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1;
 80032ec:	2312      	movs	r3, #18
 80032ee:	622b      	str	r3, [r5, #32]
     * decimal_part_dbl = 3456.78   -> Decimal part multiplied by 10^precision, keeping it in double format
     * decimal_part = 3456          -> Integer part of decimal number
     * diff = 0.78                  -> Difference between actual decimal and integer part of decimal
     *                                  This is used for rounding of last digit (if necessary)
     */
    num += 0.000000000000005;
 80032f0:	a3ac      	add	r3, pc, #688	@ (adr r3, 80035a4 <prv_calculate_dbl_num_data+0x2dc>)
 80032f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032f6:	4630      	mov	r0, r6
 80032f8:	4639      	mov	r1, r7
 80032fa:	f7fc ff6b 	bl	80001d4 <__adddf3>
 80032fe:	4680      	mov	r8, r0
 8003300:	4689      	mov	r9, r1
    n->integer_part = (float_long_t)num;
 8003302:	f7fd fbcf 	bl	8000aa4 <__aeabi_d2lz>
 8003306:	4606      	mov	r6, r0
 8003308:	460f      	mov	r7, r1
 800330a:	6020      	str	r0, [r4, #0]
 800330c:	6061      	str	r1, [r4, #4]
    n->decimal_part_dbl = (num - (double)n->integer_part) * (double)powers_of_10[lwi->m.precision];
 800330e:	f7fd f8e9 	bl	80004e4 <__aeabi_l2d>
 8003312:	4602      	mov	r2, r0
 8003314:	460b      	mov	r3, r1
 8003316:	4640      	mov	r0, r8
 8003318:	4649      	mov	r1, r9
 800331a:	f7fc ff59 	bl	80001d0 <__aeabi_dsub>
 800331e:	4680      	mov	r8, r0
 8003320:	4689      	mov	r9, r1
 8003322:	6a2a      	ldr	r2, [r5, #32]
 8003324:	4b9c      	ldr	r3, [pc, #624]	@ (8003598 <prv_calculate_dbl_num_data+0x2d0>)
 8003326:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800332a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800332e:	f7fd f8d9 	bl	80004e4 <__aeabi_l2d>
 8003332:	4602      	mov	r2, r0
 8003334:	460b      	mov	r3, r1
 8003336:	4640      	mov	r0, r8
 8003338:	4649      	mov	r1, r9
 800333a:	f7fd f901 	bl	8000540 <__aeabi_dmul>
 800333e:	4682      	mov	sl, r0
 8003340:	468b      	mov	fp, r1
 8003342:	e9c4 ab02 	strd	sl, fp, [r4, #8]
    n->decimal_part = (float_long_t)n->decimal_part_dbl;
 8003346:	f7fd fbad 	bl	8000aa4 <__aeabi_d2lz>
 800334a:	4680      	mov	r8, r0
 800334c:	4689      	mov	r9, r1
 800334e:	6120      	str	r0, [r4, #16]
 8003350:	6161      	str	r1, [r4, #20]
    n->diff = n->decimal_part_dbl - (double)((float_long_t)n->decimal_part);
 8003352:	f7fd f8c7 	bl	80004e4 <__aeabi_l2d>
 8003356:	4602      	mov	r2, r0
 8003358:	460b      	mov	r3, r1
 800335a:	4650      	mov	r0, sl
 800335c:	4659      	mov	r1, fp
 800335e:	f7fc ff37 	bl	80001d0 <__aeabi_dsub>
 8003362:	4602      	mov	r2, r0
 8003364:	460b      	mov	r3, r1
 8003366:	ec43 2b18 	vmov	d8, r2, r3
 800336a:	ed84 8b06 	vstr	d8, [r4, #24]

    /* Rounding check of last digit */
    if (n->diff > 0.5) {
 800336e:	2200      	movs	r2, #0
 8003370:	4b8a      	ldr	r3, [pc, #552]	@ (800359c <prv_calculate_dbl_num_data+0x2d4>)
 8003372:	f7fd fb75 	bl	8000a60 <__aeabi_dcmpgt>
 8003376:	b378      	cbz	r0, 80033d8 <prv_calculate_dbl_num_data+0x110>
        ++n->decimal_part;
 8003378:	f118 0201 	adds.w	r2, r8, #1
 800337c:	f149 0300 	adc.w	r3, r9, #0
 8003380:	6122      	str	r2, [r4, #16]
 8003382:	6163      	str	r3, [r4, #20]
        if (n->decimal_part >= powers_of_10[lwi->m.precision]) {
 8003384:	6a28      	ldr	r0, [r5, #32]
 8003386:	4984      	ldr	r1, [pc, #528]	@ (8003598 <prv_calculate_dbl_num_data+0x2d0>)
 8003388:	eb01 0cc0 	add.w	ip, r1, r0, lsl #3
 800338c:	f851 0030 	ldr.w	r0, [r1, r0, lsl #3]
 8003390:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8003394:	4282      	cmp	r2, r0
 8003396:	eb73 0901 	sbcs.w	r9, r3, r1
 800339a:	db08      	blt.n	80033ae <prv_calculate_dbl_num_data+0xe6>
            n->decimal_part = 0;
 800339c:	2200      	movs	r2, #0
 800339e:	2300      	movs	r3, #0
 80033a0:	e9c4 2304 	strd	r2, r3, [r4, #16]
            ++n->integer_part;
 80033a4:	3601      	adds	r6, #1
 80033a6:	f147 0700 	adc.w	r7, r7, #0
 80033aa:	6026      	str	r6, [r4, #0]
 80033ac:	6067      	str	r7, [r4, #4]
            ++n->decimal_part;
        }
    }

    /* Calculate number of digits for integer and decimal parts */
    if (n->integer_part == 0) {
 80033ae:	6821      	ldr	r1, [r4, #0]
 80033b0:	6863      	ldr	r3, [r4, #4]
 80033b2:	ea51 0203 	orrs.w	r2, r1, r3
 80033b6:	d127      	bne.n	8003408 <prv_calculate_dbl_num_data+0x140>
        n->digits_cnt_integer_part = 1;
 80033b8:	2301      	movs	r3, #1
 80033ba:	8423      	strh	r3, [r4, #32]
    } else {
        float_long_t tmp;
        for (n->digits_cnt_integer_part = 0, tmp = n->integer_part; tmp > 0; ++n->digits_cnt_integer_part, tmp /= 10) {}
    }
    n->digits_cnt_decimal_part = (short)lwi->m.precision;
 80033bc:	f9b5 3020 	ldrsh.w	r3, [r5, #32]
 80033c0:	8463      	strh	r3, [r4, #34]	@ 0x22

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Calculate minimum useful digits for decimal (excl last useless zeros) */
    if (type == 'g') {
 80033c2:	9b01      	ldr	r3, [sp, #4]
 80033c4:	2b67      	cmp	r3, #103	@ 0x67
 80033c6:	d058      	beq.n	800347a <prv_calculate_dbl_num_data+0x1b2>
            }
        }
    } else
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    {
        n->digits_cnt_decimal_part_useful = (short)lwi->m.precision;
 80033c8:	f9b5 3020 	ldrsh.w	r3, [r5, #32]
 80033cc:	84a3      	strh	r3, [r4, #36]	@ 0x24
    }
}
 80033ce:	b003      	add	sp, #12
 80033d0:	ecbd 8b02 	vpop	{d8}
 80033d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    } else if (n->diff < 0.5) {
 80033d8:	2200      	movs	r2, #0
 80033da:	4b70      	ldr	r3, [pc, #448]	@ (800359c <prv_calculate_dbl_num_data+0x2d4>)
 80033dc:	ec51 0b18 	vmov	r0, r1, d8
 80033e0:	f7fd fb20 	bl	8000a24 <__aeabi_dcmplt>
 80033e4:	2800      	cmp	r0, #0
 80033e6:	d1e2      	bne.n	80033ae <prv_calculate_dbl_num_data+0xe6>
        if (n->decimal_part == 0) {
 80033e8:	ea58 0309 	orrs.w	r3, r8, r9
 80033ec:	d105      	bne.n	80033fa <prv_calculate_dbl_num_data+0x132>
            ++n->integer_part;
 80033ee:	3601      	adds	r6, #1
 80033f0:	f147 0700 	adc.w	r7, r7, #0
 80033f4:	6026      	str	r6, [r4, #0]
 80033f6:	6067      	str	r7, [r4, #4]
 80033f8:	e7d9      	b.n	80033ae <prv_calculate_dbl_num_data+0xe6>
            ++n->decimal_part;
 80033fa:	f118 0301 	adds.w	r3, r8, #1
 80033fe:	f149 0200 	adc.w	r2, r9, #0
 8003402:	6123      	str	r3, [r4, #16]
 8003404:	6162      	str	r2, [r4, #20]
 8003406:	e7d2      	b.n	80033ae <prv_calculate_dbl_num_data+0xe6>
        for (n->digits_cnt_integer_part = 0, tmp = n->integer_part; tmp > 0; ++n->digits_cnt_integer_part, tmp /= 10) {}
 8003408:	2200      	movs	r2, #0
 800340a:	8422      	strh	r2, [r4, #32]
 800340c:	e030      	b.n	8003470 <prv_calculate_dbl_num_data+0x1a8>
 800340e:	f9b4 2020 	ldrsh.w	r2, [r4, #32]
 8003412:	3201      	adds	r2, #1
 8003414:	8422      	strh	r2, [r4, #32]
 8003416:	17de      	asrs	r6, r3, #31
 8003418:	f006 0703 	and.w	r7, r6, #3
 800341c:	f021 4270 	bic.w	r2, r1, #4026531840	@ 0xf0000000
 8003420:	0f08      	lsrs	r0, r1, #28
 8003422:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
 8003426:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
 800342a:	4402      	add	r2, r0
 800342c:	eb02 6213 	add.w	r2, r2, r3, lsr #24
 8003430:	443a      	add	r2, r7
 8003432:	485b      	ldr	r0, [pc, #364]	@ (80035a0 <prv_calculate_dbl_num_data+0x2d8>)
 8003434:	fba0 7c02 	umull	r7, ip, r0, r2
 8003438:	f02c 0703 	bic.w	r7, ip, #3
 800343c:	eb07 079c 	add.w	r7, r7, ip, lsr #2
 8003440:	1bd2      	subs	r2, r2, r7
 8003442:	f026 0603 	bic.w	r6, r6, #3
 8003446:	4432      	add	r2, r6
 8003448:	1a89      	subs	r1, r1, r2
 800344a:	eb63 72e2 	sbc.w	r2, r3, r2, asr #31
 800344e:	f04f 33cc 	mov.w	r3, #3435973836	@ 0xcccccccc
 8003452:	fb01 f303 	mul.w	r3, r1, r3
 8003456:	fb00 3202 	mla	r2, r0, r2, r3
 800345a:	fba1 1300 	umull	r1, r3, r1, r0
 800345e:	4413      	add	r3, r2
 8003460:	0fda      	lsrs	r2, r3, #31
 8003462:	1852      	adds	r2, r2, r1
 8003464:	f143 0300 	adc.w	r3, r3, #0
 8003468:	0852      	lsrs	r2, r2, #1
 800346a:	ea42 71c3 	orr.w	r1, r2, r3, lsl #31
 800346e:	105b      	asrs	r3, r3, #1
 8003470:	2901      	cmp	r1, #1
 8003472:	f173 0200 	sbcs.w	r2, r3, #0
 8003476:	daca      	bge.n	800340e <prv_calculate_dbl_num_data+0x146>
 8003478:	e7a0      	b.n	80033bc <prv_calculate_dbl_num_data+0xf4>
        float_long_t tmp = n->decimal_part;
 800347a:	6921      	ldr	r1, [r4, #16]
 800347c:	6963      	ldr	r3, [r4, #20]
        for (adder = 0, i = 0; tmp > 0 || i < (short)lwi->m.precision;
 800347e:	2000      	movs	r0, #0
 8003480:	4606      	mov	r6, r0
 8003482:	461f      	mov	r7, r3
 8003484:	e033      	b.n	80034ee <prv_calculate_dbl_num_data+0x226>
             tmp /= 10, n->digits_cnt_decimal_part_useful += adder, ++i) {
 8003486:	ea4f 7ce7 	mov.w	ip, r7, asr #31
 800348a:	f00c 0e03 	and.w	lr, ip, #3
 800348e:	f021 4270 	bic.w	r2, r1, #4026531840	@ 0xf0000000
 8003492:	0f0b      	lsrs	r3, r1, #28
 8003494:	ea43 1307 	orr.w	r3, r3, r7, lsl #4
 8003498:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800349c:	441a      	add	r2, r3
 800349e:	eb02 6217 	add.w	r2, r2, r7, lsr #24
 80034a2:	4472      	add	r2, lr
 80034a4:	4b3e      	ldr	r3, [pc, #248]	@ (80035a0 <prv_calculate_dbl_num_data+0x2d8>)
 80034a6:	fba3 e802 	umull	lr, r8, r3, r2
 80034aa:	f028 0e03 	bic.w	lr, r8, #3
 80034ae:	eb0e 0e98 	add.w	lr, lr, r8, lsr #2
 80034b2:	eba2 020e 	sub.w	r2, r2, lr
 80034b6:	f02c 0c03 	bic.w	ip, ip, #3
 80034ba:	4462      	add	r2, ip
 80034bc:	1a89      	subs	r1, r1, r2
 80034be:	eb67 72e2 	sbc.w	r2, r7, r2, asr #31
 80034c2:	f04f 37cc 	mov.w	r7, #3435973836	@ 0xcccccccc
 80034c6:	fb01 f707 	mul.w	r7, r1, r7
 80034ca:	fb03 7202 	mla	r2, r3, r2, r7
 80034ce:	fba1 1303 	umull	r1, r3, r1, r3
 80034d2:	4413      	add	r3, r2
 80034d4:	0fda      	lsrs	r2, r3, #31
 80034d6:	1852      	adds	r2, r2, r1
 80034d8:	f143 0300 	adc.w	r3, r3, #0
 80034dc:	0852      	lsrs	r2, r2, #1
 80034de:	ea42 71c3 	orr.w	r1, r2, r3, lsl #31
 80034e2:	105f      	asrs	r7, r3, #1
 80034e4:	8ca3      	ldrh	r3, [r4, #36]	@ 0x24
 80034e6:	4433      	add	r3, r6
 80034e8:	84a3      	strh	r3, [r4, #36]	@ 0x24
 80034ea:	3001      	adds	r0, #1
 80034ec:	b200      	sxth	r0, r0
        for (adder = 0, i = 0; tmp > 0 || i < (short)lwi->m.precision;
 80034ee:	2901      	cmp	r1, #1
 80034f0:	f177 0300 	sbcs.w	r3, r7, #0
 80034f4:	db4a      	blt.n	800358c <prv_calculate_dbl_num_data+0x2c4>
            if (adder == 0 && (tmp % 10) > 0) {
 80034f6:	2e00      	cmp	r6, #0
 80034f8:	d1c5      	bne.n	8003486 <prv_calculate_dbl_num_data+0x1be>
 80034fa:	ea4f 7ce7 	mov.w	ip, r7, asr #31
 80034fe:	f00c 0e03 	and.w	lr, ip, #3
 8003502:	f021 4370 	bic.w	r3, r1, #4026531840	@ 0xf0000000
 8003506:	0f0a      	lsrs	r2, r1, #28
 8003508:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
 800350c:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003510:	4413      	add	r3, r2
 8003512:	eb03 6317 	add.w	r3, r3, r7, lsr #24
 8003516:	4473      	add	r3, lr
 8003518:	4a21      	ldr	r2, [pc, #132]	@ (80035a0 <prv_calculate_dbl_num_data+0x2d8>)
 800351a:	fba2 e803 	umull	lr, r8, r2, r3
 800351e:	f028 0e03 	bic.w	lr, r8, #3
 8003522:	eb0e 0e98 	add.w	lr, lr, r8, lsr #2
 8003526:	eba3 030e 	sub.w	r3, r3, lr
 800352a:	f02c 0c03 	bic.w	ip, ip, #3
 800352e:	4463      	add	r3, ip
 8003530:	ebb1 0c03 	subs.w	ip, r1, r3
 8003534:	eb67 73e3 	sbc.w	r3, r7, r3, asr #31
 8003538:	f04f 3ecc 	mov.w	lr, #3435973836	@ 0xcccccccc
 800353c:	fb0e fe0c 	mul.w	lr, lr, ip
 8003540:	fb02 ee03 	mla	lr, r2, r3, lr
 8003544:	fbac 3202 	umull	r3, r2, ip, r2
 8003548:	4472      	add	r2, lr
 800354a:	ea4f 7cd2 	mov.w	ip, r2, lsr #31
 800354e:	eb1c 0c03 	adds.w	ip, ip, r3
 8003552:	f142 0200 	adc.w	r2, r2, #0
 8003556:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800355a:	ea4c 7cc2 	orr.w	ip, ip, r2, lsl #31
 800355e:	1052      	asrs	r2, r2, #1
 8003560:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 8003564:	ea4e 7e9c 	orr.w	lr, lr, ip, lsr #30
 8003568:	ea4f 038c 	mov.w	r3, ip, lsl #2
 800356c:	eb13 030c 	adds.w	r3, r3, ip
 8003570:	eb42 020e 	adc.w	r2, r2, lr
 8003574:	18db      	adds	r3, r3, r3
 8003576:	4152      	adcs	r2, r2
 8003578:	1acb      	subs	r3, r1, r3
 800357a:	eb67 0202 	sbc.w	r2, r7, r2
 800357e:	2b01      	cmp	r3, #1
 8003580:	f172 0200 	sbcs.w	r2, r2, #0
 8003584:	f6ff af7f 	blt.w	8003486 <prv_calculate_dbl_num_data+0x1be>
                adder = 1;
 8003588:	2601      	movs	r6, #1
 800358a:	e77c      	b.n	8003486 <prv_calculate_dbl_num_data+0x1be>
        for (adder = 0, i = 0; tmp > 0 || i < (short)lwi->m.precision;
 800358c:	f9b5 3020 	ldrsh.w	r3, [r5, #32]
 8003590:	4283      	cmp	r3, r0
 8003592:	dcb0      	bgt.n	80034f6 <prv_calculate_dbl_num_data+0x22e>
 8003594:	e71b      	b.n	80033ce <prv_calculate_dbl_num_data+0x106>
 8003596:	bf00      	nop
 8003598:	08004eb0 	.word	0x08004eb0
 800359c:	3fe00000 	.word	0x3fe00000
 80035a0:	cccccccd 	.word	0xcccccccd
 80035a4:	86a12b9b 	.word	0x86a12b9b
 80035a8:	3cf6849b 	.word	0x3cf6849b
 80035ac:	00000000 	.word	0x00000000

080035b0 <prv_double_to_str>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       num: Number to convert to string
 * \return          `1` on success, `0` otherwise
 */
static int
prv_double_to_str(lwprintf_int_t* lwi, double in_num) {
 80035b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b4:	b093      	sub	sp, #76	@ 0x4c
 80035b6:	4604      	mov	r4, r0
 80035b8:	ec59 8b10 	vmov	r8, r9, d0
    double orig_num = in_num;
    int digits_cnt, chosen_precision, i;
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    int exp_cnt = 0;
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    char def_type = lwi->m.type;
 80035bc:	f890 5029 	ldrb.w	r5, [r0, #41]	@ 0x29
     * - Print negative infinity if number is less than -FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Print positive infinity if number is greater than absolute minimum
     * - Print positive infinity if number is greater than FLOAT_MAX_B_ENG and engineering mode is disabled
     * - Go to engineering mode if it is enabled and `in_num < -FLOAT_MAX_B_ENG` or `in_num > FLOAT_MAX_B_ENG`
     */
    if (in_num != in_num) {
 80035c0:	4642      	mov	r2, r8
 80035c2:	464b      	mov	r3, r9
 80035c4:	4640      	mov	r0, r8
 80035c6:	4649      	mov	r1, r9
 80035c8:	f7fd fa22 	bl	8000a10 <__aeabi_dcmpeq>
 80035cc:	2800      	cmp	r0, #0
 80035ce:	d063      	beq.n	8003698 <prv_double_to_str+0xe8>
        return prv_out_str(lwi, lwi->m.flags.uc ? "NAN" : "nan", 3);
    } else if (in_num < -DBL_MAX
 80035d0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035d4:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 80035d8:	4640      	mov	r0, r8
 80035da:	4649      	mov	r1, r9
 80035dc:	f7fd fa22 	bl	8000a24 <__aeabi_dcmplt>
 80035e0:	2800      	cmp	r0, #0
 80035e2:	d167      	bne.n	80036b4 <prv_double_to_str+0x104>
#if !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
               || in_num < -FLOAT_MAX_B_ENG
#endif /* !LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    ) {
        return prv_out_str(lwi, lwi->m.flags.uc ? "-INF" : "-inf", 4);
    } else if (in_num > DBL_MAX
 80035e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80035e8:	4ba7      	ldr	r3, [pc, #668]	@ (8003888 <prv_double_to_str+0x2d8>)
 80035ea:	4640      	mov	r0, r8
 80035ec:	4649      	mov	r1, r9
 80035ee:	f7fd fa37 	bl	8000a60 <__aeabi_dcmpgt>
 80035f2:	2800      	cmp	r0, #0
 80035f4:	d16a      	bne.n	80036cc <prv_double_to_str+0x11c>
            *s_ptr++ = '+';
        }
        strcpy(s_ptr, lwi->m.flags.uc ? "INF" : "inf");
        return prv_out_str(lwi, str, lwi->m.flags.plus ? 4 : 3);
#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    } else if ((in_num < -FLOAT_MAX_B_ENG || in_num > FLOAT_MAX_B_ENG) && def_type != 'g') {
 80035f6:	a3a0      	add	r3, pc, #640	@ (adr r3, 8003878 <prv_double_to_str+0x2c8>)
 80035f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fc:	4640      	mov	r0, r8
 80035fe:	4649      	mov	r1, r9
 8003600:	f7fd fa10 	bl	8000a24 <__aeabi_dcmplt>
 8003604:	b938      	cbnz	r0, 8003616 <prv_double_to_str+0x66>
 8003606:	a39e      	add	r3, pc, #632	@ (adr r3, 8003880 <prv_double_to_str+0x2d0>)
 8003608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360c:	4640      	mov	r0, r8
 800360e:	4649      	mov	r1, r9
 8003610:	f7fd fa26 	bl	8000a60 <__aeabi_dcmpgt>
 8003614:	b120      	cbz	r0, 8003620 <prv_double_to_str+0x70>
 8003616:	2d67      	cmp	r5, #103	@ 0x67
 8003618:	d002      	beq.n	8003620 <prv_double_to_str+0x70>
        lwi->m.type = def_type = 'e'; /* Go to engineering mode */
 800361a:	2565      	movs	r5, #101	@ 0x65
 800361c:	f884 5029 	strb.w	r5, [r4, #41]	@ 0x29
#endif                                /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    }

    /* Check sign of the number */
    SIGNED_CHECK_NEGATIVE(lwi, in_num);
 8003620:	2200      	movs	r2, #0
 8003622:	2300      	movs	r3, #0
 8003624:	4640      	mov	r0, r8
 8003626:	4649      	mov	r1, r9
 8003628:	f7fd f9fc 	bl	8000a24 <__aeabi_dcmplt>
 800362c:	2800      	cmp	r0, #0
 800362e:	d16d      	bne.n	800370c <prv_double_to_str+0x15c>
    orig_num = in_num;

#if LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING
    /* Engineering mode check for number of exponents */
    if (def_type == 'e' || def_type == 'g'
 8003630:	2d65      	cmp	r5, #101	@ 0x65
 8003632:	d00b      	beq.n	800364c <prv_double_to_str+0x9c>
 8003634:	2d67      	cmp	r5, #103	@ 0x67
 8003636:	d009      	beq.n	800364c <prv_double_to_str+0x9c>
        || in_num > (double)(powers_of_10[LWPRINTF_ARRAYSIZE(powers_of_10) - 1])) { /* More vs what float can hold */
 8003638:	a391      	add	r3, pc, #580	@ (adr r3, 8003880 <prv_double_to_str+0x2d0>)
 800363a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800363e:	4640      	mov	r0, r8
 8003640:	4649      	mov	r1, r9
 8003642:	f7fd fa0d 	bl	8000a60 <__aeabi_dcmpgt>
 8003646:	2800      	cmp	r0, #0
 8003648:	f000 8087 	beq.w	800375a <prv_double_to_str+0x1aa>
        if (lwi->m.type != 'g') {
 800364c:	f894 3029 	ldrb.w	r3, [r4, #41]	@ 0x29
 8003650:	2b67      	cmp	r3, #103	@ 0x67
 8003652:	d002      	beq.n	800365a <prv_double_to_str+0xaa>
            lwi->m.type = 'e';
 8003654:	2365      	movs	r3, #101	@ 0x65
 8003656:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
        }

        /* Normalize number to be between 0 and 1 and count decimals for exponent */
        if (in_num < 1) {
 800365a:	2200      	movs	r2, #0
 800365c:	4b8b      	ldr	r3, [pc, #556]	@ (800388c <prv_double_to_str+0x2dc>)
 800365e:	4640      	mov	r0, r8
 8003660:	4649      	mov	r1, r9
 8003662:	f7fd f9df 	bl	8000a24 <__aeabi_dcmplt>
 8003666:	2800      	cmp	r0, #0
 8003668:	d172      	bne.n	8003750 <prv_double_to_str+0x1a0>
 800366a:	4646      	mov	r6, r8
 800366c:	464f      	mov	r7, r9
            for (exp_cnt = 0; in_num < 1 && in_num > 0; in_num *= 10, --exp_cnt) {}
        } else {
            for (exp_cnt = 0; in_num >= 10; in_num /= 10, ++exp_cnt) {}
 800366e:	f04f 0a00 	mov.w	sl, #0
 8003672:	2200      	movs	r2, #0
 8003674:	4b86      	ldr	r3, [pc, #536]	@ (8003890 <prv_double_to_str+0x2e0>)
 8003676:	4630      	mov	r0, r6
 8003678:	4639      	mov	r1, r7
 800367a:	f7fd f9e7 	bl	8000a4c <__aeabi_dcmpge>
 800367e:	2800      	cmp	r0, #0
 8003680:	d06f      	beq.n	8003762 <prv_double_to_str+0x1b2>
 8003682:	2200      	movs	r2, #0
 8003684:	4b82      	ldr	r3, [pc, #520]	@ (8003890 <prv_double_to_str+0x2e0>)
 8003686:	4630      	mov	r0, r6
 8003688:	4639      	mov	r1, r7
 800368a:	f7fd f883 	bl	8000794 <__aeabi_ddiv>
 800368e:	4606      	mov	r6, r0
 8003690:	460f      	mov	r7, r1
 8003692:	f10a 0a01 	add.w	sl, sl, #1
 8003696:	e7ec      	b.n	8003672 <prv_double_to_str+0xc2>
        return prv_out_str(lwi, lwi->m.flags.uc ? "NAN" : "nan", 3);
 8003698:	7f63      	ldrb	r3, [r4, #29]
 800369a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800369e:	d007      	beq.n	80036b0 <prv_double_to_str+0x100>
 80036a0:	497c      	ldr	r1, [pc, #496]	@ (8003894 <prv_double_to_str+0x2e4>)
 80036a2:	2203      	movs	r2, #3
 80036a4:	4620      	mov	r0, r4
 80036a6:	f7ff fd94 	bl	80031d2 <prv_out_str>
    }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_ENGINEERING */
    prv_out_str_after(lwi, digits_cnt);

    return 1;
}
 80036aa:	b013      	add	sp, #76	@ 0x4c
 80036ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return prv_out_str(lwi, lwi->m.flags.uc ? "NAN" : "nan", 3);
 80036b0:	4979      	ldr	r1, [pc, #484]	@ (8003898 <prv_double_to_str+0x2e8>)
 80036b2:	e7f6      	b.n	80036a2 <prv_double_to_str+0xf2>
        return prv_out_str(lwi, lwi->m.flags.uc ? "-INF" : "-inf", 4);
 80036b4:	7f63      	ldrb	r3, [r4, #29]
 80036b6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80036ba:	d005      	beq.n	80036c8 <prv_double_to_str+0x118>
 80036bc:	4977      	ldr	r1, [pc, #476]	@ (800389c <prv_double_to_str+0x2ec>)
 80036be:	2204      	movs	r2, #4
 80036c0:	4620      	mov	r0, r4
 80036c2:	f7ff fd86 	bl	80031d2 <prv_out_str>
 80036c6:	e7f0      	b.n	80036aa <prv_double_to_str+0xfa>
 80036c8:	4975      	ldr	r1, [pc, #468]	@ (80038a0 <prv_double_to_str+0x2f0>)
 80036ca:	e7f8      	b.n	80036be <prv_double_to_str+0x10e>
        if (lwi->m.flags.plus) {
 80036cc:	7f23      	ldrb	r3, [r4, #28]
 80036ce:	f013 0f02 	tst.w	r3, #2
 80036d2:	d015      	beq.n	8003700 <prv_double_to_str+0x150>
            *s_ptr++ = '+';
 80036d4:	232b      	movs	r3, #43	@ 0x2b
 80036d6:	f88d 3000 	strb.w	r3, [sp]
 80036da:	f10d 0201 	add.w	r2, sp, #1
        strcpy(s_ptr, lwi->m.flags.uc ? "INF" : "inf");
 80036de:	7f63      	ldrb	r3, [r4, #29]
 80036e0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80036e4:	d00e      	beq.n	8003704 <prv_double_to_str+0x154>
 80036e6:	4b6f      	ldr	r3, [pc, #444]	@ (80038a4 <prv_double_to_str+0x2f4>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6013      	str	r3, [r2, #0]
        return prv_out_str(lwi, str, lwi->m.flags.plus ? 4 : 3);
 80036ec:	7f23      	ldrb	r3, [r4, #28]
 80036ee:	f013 0f02 	tst.w	r3, #2
 80036f2:	d009      	beq.n	8003708 <prv_double_to_str+0x158>
 80036f4:	2204      	movs	r2, #4
 80036f6:	4669      	mov	r1, sp
 80036f8:	4620      	mov	r0, r4
 80036fa:	f7ff fd6a 	bl	80031d2 <prv_out_str>
 80036fe:	e7d4      	b.n	80036aa <prv_double_to_str+0xfa>
        char str[5], *s_ptr = str;
 8003700:	466a      	mov	r2, sp
 8003702:	e7ec      	b.n	80036de <prv_double_to_str+0x12e>
        strcpy(s_ptr, lwi->m.flags.uc ? "INF" : "inf");
 8003704:	4b68      	ldr	r3, [pc, #416]	@ (80038a8 <prv_double_to_str+0x2f8>)
 8003706:	e7ef      	b.n	80036e8 <prv_double_to_str+0x138>
        return prv_out_str(lwi, str, lwi->m.flags.plus ? 4 : 3);
 8003708:	2203      	movs	r2, #3
 800370a:	e7f4      	b.n	80036f6 <prv_double_to_str+0x146>
    SIGNED_CHECK_NEGATIVE(lwi, in_num);
 800370c:	7f63      	ldrb	r3, [r4, #29]
 800370e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003712:	7763      	strb	r3, [r4, #29]
 8003714:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8003718:	4699      	mov	r9, r3
 800371a:	e789      	b.n	8003630 <prv_double_to_str+0x80>
            for (exp_cnt = 0; in_num < 1 && in_num > 0; in_num *= 10, --exp_cnt) {}
 800371c:	2200      	movs	r2, #0
 800371e:	4b5c      	ldr	r3, [pc, #368]	@ (8003890 <prv_double_to_str+0x2e0>)
 8003720:	4630      	mov	r0, r6
 8003722:	4639      	mov	r1, r7
 8003724:	f7fc ff0c 	bl	8000540 <__aeabi_dmul>
 8003728:	4606      	mov	r6, r0
 800372a:	460f      	mov	r7, r1
 800372c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8003730:	2200      	movs	r2, #0
 8003732:	4b56      	ldr	r3, [pc, #344]	@ (800388c <prv_double_to_str+0x2dc>)
 8003734:	4630      	mov	r0, r6
 8003736:	4639      	mov	r1, r7
 8003738:	f7fd f974 	bl	8000a24 <__aeabi_dcmplt>
 800373c:	b188      	cbz	r0, 8003762 <prv_double_to_str+0x1b2>
 800373e:	2200      	movs	r2, #0
 8003740:	2300      	movs	r3, #0
 8003742:	4630      	mov	r0, r6
 8003744:	4639      	mov	r1, r7
 8003746:	f7fd f98b 	bl	8000a60 <__aeabi_dcmpgt>
 800374a:	2800      	cmp	r0, #0
 800374c:	d1e6      	bne.n	800371c <prv_double_to_str+0x16c>
 800374e:	e008      	b.n	8003762 <prv_double_to_str+0x1b2>
 8003750:	4646      	mov	r6, r8
 8003752:	464f      	mov	r7, r9
 8003754:	f04f 0a00 	mov.w	sl, #0
 8003758:	e7ea      	b.n	8003730 <prv_double_to_str+0x180>
 800375a:	4646      	mov	r6, r8
 800375c:	464f      	mov	r7, r9
    int exp_cnt = 0;
 800375e:	f04f 0a00 	mov.w	sl, #0
    chosen_precision = lwi->m.precision; /* This is default value coming from app */
 8003762:	f8d4 b020 	ldr.w	fp, [r4, #32]
    if (lwi->m.precision >= (int)LWPRINTF_ARRAYSIZE(powers_of_10)) {
 8003766:	f1bb 0f12 	cmp.w	fp, #18
 800376a:	dd36      	ble.n	80037da <prv_double_to_str+0x22a>
        lwi->m.precision = (int)LWPRINTF_ARRAYSIZE(powers_of_10) - 1; /* Limit to maximum precision */
 800376c:	2312      	movs	r3, #18
 800376e:	6223      	str	r3, [r4, #32]
    prv_calculate_dbl_num_data(lwi, &dblnum, def_type == 'e' ? in_num : orig_num, def_type);
 8003770:	2d65      	cmp	r5, #101	@ 0x65
 8003772:	d044      	beq.n	80037fe <prv_double_to_str+0x24e>
 8003774:	ec49 8b10 	vmov	d0, r8, r9
 8003778:	462a      	mov	r2, r5
 800377a:	a908      	add	r1, sp, #32
 800377c:	4620      	mov	r0, r4
 800377e:	f7ff fda3 	bl	80032c8 <prv_calculate_dbl_num_data>
    if (def_type == 'g') {
 8003782:	2d67      	cmp	r5, #103	@ 0x67
 8003784:	d03e      	beq.n	8003804 <prv_double_to_str+0x254>
    digits_cnt = dblnum.digits_cnt_integer_part;
 8003786:	f9bd 1040 	ldrsh.w	r1, [sp, #64]	@ 0x40
        if (chosen_precision > 0 && lwi->m.flags.precision) {
 800378a:	f1bb 0f00 	cmp.w	fp, #0
 800378e:	dd06      	ble.n	800379e <prv_double_to_str+0x1ee>
 8003790:	7f23      	ldrb	r3, [r4, #28]
 8003792:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003796:	d002      	beq.n	800379e <prv_double_to_str+0x1ee>
            digits_cnt += chosen_precision + 1;
 8003798:	f10b 0301 	add.w	r3, fp, #1
 800379c:	4419      	add	r1, r3
    if (lwi->m.type == 'e') {
 800379e:	f894 3029 	ldrb.w	r3, [r4, #41]	@ 0x29
 80037a2:	2b65      	cmp	r3, #101	@ 0x65
 80037a4:	d05d      	beq.n	8003862 <prv_double_to_str+0x2b2>
    prv_out_str_before(lwi, digits_cnt);
 80037a6:	460f      	mov	r7, r1
 80037a8:	4620      	mov	r0, r4
 80037aa:	f7ff fc3d 	bl	8003028 <prv_out_str_before>
    if (dblnum.integer_part == 0) {
 80037ae:	9b08      	ldr	r3, [sp, #32]
 80037b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80037b2:	4313      	orrs	r3, r2
 80037b4:	d17a      	bne.n	80038ac <prv_double_to_str+0x2fc>
        lwi->out_fn(lwi, '0');
 80037b6:	6963      	ldr	r3, [r4, #20]
 80037b8:	2130      	movs	r1, #48	@ 0x30
 80037ba:	4620      	mov	r0, r4
 80037bc:	4798      	blx	r3
    if (lwi->m.precision > 0) {
 80037be:	6a23      	ldr	r3, [r4, #32]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f340 81a8 	ble.w	8003b16 <prv_double_to_str+0x566>
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 80037c6:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	@ 0x44
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	dd03      	ble.n	80037d6 <prv_double_to_str+0x226>
            lwi->out_fn(lwi, '.');
 80037ce:	6963      	ldr	r3, [r4, #20]
 80037d0:	212e      	movs	r1, #46	@ 0x2e
 80037d2:	4620      	mov	r0, r4
 80037d4:	4798      	blx	r3
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 80037d6:	2600      	movs	r6, #0
 80037d8:	e153      	b.n	8003a82 <prv_double_to_str+0x4d2>
    } else if (!lwi->m.flags.precision) {
 80037da:	7f23      	ldrb	r3, [r4, #28]
 80037dc:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80037e0:	d103      	bne.n	80037ea <prv_double_to_str+0x23a>
        lwi->m.precision = LWPRINTF_CFG_FLOAT_DEFAULT_PRECISION; /* Default precision when not used */
 80037e2:	2306      	movs	r3, #6
 80037e4:	6223      	str	r3, [r4, #32]
        chosen_precision = lwi->m.precision;                     /* There was no precision, update chosen precision */
 80037e6:	469b      	mov	fp, r3
 80037e8:	e7c2      	b.n	8003770 <prv_double_to_str+0x1c0>
    } else if (lwi->m.flags.precision && lwi->m.precision == 0) {
 80037ea:	f1bb 0f00 	cmp.w	fp, #0
 80037ee:	d1bf      	bne.n	8003770 <prv_double_to_str+0x1c0>
        if (def_type == 'g') {
 80037f0:	2d67      	cmp	r5, #103	@ 0x67
 80037f2:	d1bd      	bne.n	8003770 <prv_double_to_str+0x1c0>
            lwi->m.precision = 1;
 80037f4:	2301      	movs	r3, #1
 80037f6:	6223      	str	r3, [r4, #32]
    prv_calculate_dbl_num_data(lwi, &dblnum, def_type == 'e' ? in_num : orig_num, def_type);
 80037f8:	ec49 8b10 	vmov	d0, r8, r9
 80037fc:	e7bc      	b.n	8003778 <prv_double_to_str+0x1c8>
 80037fe:	ec47 6b10 	vmov	d0, r6, r7
 8003802:	e7b9      	b.n	8003778 <prv_double_to_str+0x1c8>
        if (exp_cnt >= -4 && exp_cnt < lwi->m.precision) {
 8003804:	f11a 0f04 	cmn.w	sl, #4
 8003808:	db0e      	blt.n	8003828 <prv_double_to_str+0x278>
 800380a:	6a23      	ldr	r3, [r4, #32]
 800380c:	4553      	cmp	r3, sl
 800380e:	dd0b      	ble.n	8003828 <prv_double_to_str+0x278>
            lwi->m.precision -= exp_cnt + 1;
 8003810:	f10a 0201 	add.w	r2, sl, #1
 8003814:	1a9b      	subs	r3, r3, r2
 8003816:	6223      	str	r3, [r4, #32]
            chosen_precision -= exp_cnt + 1;
 8003818:	ebab 0b02 	sub.w	fp, fp, r2
            lwi->m.type = 'f';
 800381c:	2366      	movs	r3, #102	@ 0x66
 800381e:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
            in_num = orig_num;
 8003822:	4646      	mov	r6, r8
 8003824:	464f      	mov	r7, r9
 8003826:	e009      	b.n	800383c <prv_double_to_str+0x28c>
            lwi->m.type = 'e';
 8003828:	2365      	movs	r3, #101	@ 0x65
 800382a:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
            if (lwi->m.precision > 0) {
 800382e:	6a23      	ldr	r3, [r4, #32]
 8003830:	2b00      	cmp	r3, #0
 8003832:	dd03      	ble.n	800383c <prv_double_to_str+0x28c>
                --lwi->m.precision;
 8003834:	3b01      	subs	r3, #1
 8003836:	6223      	str	r3, [r4, #32]
                --chosen_precision;
 8003838:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
        prv_calculate_dbl_num_data(lwi, &dblnum, in_num, def_type);
 800383c:	462a      	mov	r2, r5
 800383e:	ec47 6b10 	vmov	d0, r6, r7
 8003842:	a908      	add	r1, sp, #32
 8003844:	4620      	mov	r0, r4
 8003846:	f7ff fd3f 	bl	80032c8 <prv_calculate_dbl_num_data>
    digits_cnt = dblnum.digits_cnt_integer_part;
 800384a:	f9bd 1040 	ldrsh.w	r1, [sp, #64]	@ 0x40
    } else if (def_type == 'g' && lwi->m.precision > 0) {
 800384e:	6a23      	ldr	r3, [r4, #32]
 8003850:	2b00      	cmp	r3, #0
 8003852:	dd9a      	ble.n	800378a <prv_double_to_str+0x1da>
        digits_cnt += dblnum.digits_cnt_decimal_part_useful;
 8003854:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	@ 0x44
 8003858:	4419      	add	r1, r3
        if (dblnum.digits_cnt_decimal_part_useful > 0) {
 800385a:	2b00      	cmp	r3, #0
 800385c:	dd9f      	ble.n	800379e <prv_double_to_str+0x1ee>
            ++digits_cnt;
 800385e:	3101      	adds	r1, #1
 8003860:	e79d      	b.n	800379e <prv_double_to_str+0x1ee>
        digits_cnt += 4 + (exp_cnt >= 100 || exp_cnt <= -100);
 8003862:	f10a 0363 	add.w	r3, sl, #99	@ 0x63
 8003866:	2bc6      	cmp	r3, #198	@ 0xc6
 8003868:	d902      	bls.n	8003870 <prv_double_to_str+0x2c0>
 800386a:	2305      	movs	r3, #5
 800386c:	4419      	add	r1, r3
 800386e:	e79a      	b.n	80037a6 <prv_double_to_str+0x1f6>
 8003870:	2304      	movs	r3, #4
 8003872:	e7fb      	b.n	800386c <prv_double_to_str+0x2bc>
 8003874:	f3af 8000 	nop.w
 8003878:	674ec800 	.word	0x674ec800
 800387c:	c3abc16d 	.word	0xc3abc16d
 8003880:	674ec800 	.word	0x674ec800
 8003884:	43abc16d 	.word	0x43abc16d
 8003888:	7fefffff 	.word	0x7fefffff
 800388c:	3ff00000 	.word	0x3ff00000
 8003890:	40240000 	.word	0x40240000
 8003894:	080049b8 	.word	0x080049b8
 8003898:	080049bc 	.word	0x080049bc
 800389c:	080049c0 	.word	0x080049c0
 80038a0:	080049c8 	.word	0x080049c8
 80038a4:	080049d0 	.word	0x080049d0
 80038a8:	080049d4 	.word	0x080049d4
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 80038ac:	2600      	movs	r6, #0
 80038ae:	9a08      	ldr	r2, [sp, #32]
 80038b0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80038b2:	2a01      	cmp	r2, #1
 80038b4:	f171 0300 	sbcs.w	r3, r1, #0
 80038b8:	db6b      	blt.n	8003992 <prv_double_to_str+0x3e2>
            str[i] = (char)'0' + (char)(dblnum.integer_part % 10);
 80038ba:	ea4f 7ce1 	mov.w	ip, r1, asr #31
 80038be:	f00c 0e03 	and.w	lr, ip, #3
 80038c2:	f022 4370 	bic.w	r3, r2, #4026531840	@ 0xf0000000
 80038c6:	0f10      	lsrs	r0, r2, #28
 80038c8:	ea40 1001 	orr.w	r0, r0, r1, lsl #4
 80038cc:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
 80038d0:	4403      	add	r3, r0
 80038d2:	eb03 6311 	add.w	r3, r3, r1, lsr #24
 80038d6:	4473      	add	r3, lr
 80038d8:	48b4      	ldr	r0, [pc, #720]	@ (8003bac <prv_double_to_str+0x5fc>)
 80038da:	fba0 e803 	umull	lr, r8, r0, r3
 80038de:	f028 0e03 	bic.w	lr, r8, #3
 80038e2:	eb0e 0e98 	add.w	lr, lr, r8, lsr #2
 80038e6:	eba3 030e 	sub.w	r3, r3, lr
 80038ea:	f02c 0c03 	bic.w	ip, ip, #3
 80038ee:	4463      	add	r3, ip
 80038f0:	ebb2 0c03 	subs.w	ip, r2, r3
 80038f4:	eb61 73e3 	sbc.w	r3, r1, r3, asr #31
 80038f8:	f04f 3ecc 	mov.w	lr, #3435973836	@ 0xcccccccc
 80038fc:	fb0e fe0c 	mul.w	lr, lr, ip
 8003900:	fb00 e303 	mla	r3, r0, r3, lr
 8003904:	fbac c000 	umull	ip, r0, ip, r0
 8003908:	4418      	add	r0, r3
 800390a:	0fc3      	lsrs	r3, r0, #31
 800390c:	eb13 030c 	adds.w	r3, r3, ip
 8003910:	f140 0000 	adc.w	r0, r0, #0
 8003914:	085b      	lsrs	r3, r3, #1
 8003916:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 800391a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800391e:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
 8003922:	b2db      	uxtb	r3, r3
 8003924:	3330      	adds	r3, #48	@ 0x30
 8003926:	f106 0048 	add.w	r0, r6, #72	@ 0x48
 800392a:	4468      	add	r0, sp
 800392c:	f800 3c40 	strb.w	r3, [r0, #-64]
        for (i = 0; dblnum.integer_part > 0; dblnum.integer_part /= 10, ++i) {
 8003930:	ea4f 7ce1 	mov.w	ip, r1, asr #31
 8003934:	f00c 0e03 	and.w	lr, ip, #3
 8003938:	f022 4070 	bic.w	r0, r2, #4026531840	@ 0xf0000000
 800393c:	0f13      	lsrs	r3, r2, #28
 800393e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8003942:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003946:	4418      	add	r0, r3
 8003948:	eb00 6011 	add.w	r0, r0, r1, lsr #24
 800394c:	4470      	add	r0, lr
 800394e:	4b97      	ldr	r3, [pc, #604]	@ (8003bac <prv_double_to_str+0x5fc>)
 8003950:	f028 0e03 	bic.w	lr, r8, #3
 8003954:	eb0e 0e98 	add.w	lr, lr, r8, lsr #2
 8003958:	eba0 000e 	sub.w	r0, r0, lr
 800395c:	f02c 0c03 	bic.w	ip, ip, #3
 8003960:	4460      	add	r0, ip
 8003962:	1a12      	subs	r2, r2, r0
 8003964:	eb61 70e0 	sbc.w	r0, r1, r0, asr #31
 8003968:	f04f 31cc 	mov.w	r1, #3435973836	@ 0xcccccccc
 800396c:	fb02 f101 	mul.w	r1, r2, r1
 8003970:	fb03 1000 	mla	r0, r3, r0, r1
 8003974:	fba2 1303 	umull	r1, r3, r2, r3
 8003978:	4403      	add	r3, r0
 800397a:	0fda      	lsrs	r2, r3, #31
 800397c:	1852      	adds	r2, r2, r1
 800397e:	f143 0300 	adc.w	r3, r3, #0
 8003982:	0852      	lsrs	r2, r2, #1
 8003984:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8003988:	105b      	asrs	r3, r3, #1
 800398a:	9208      	str	r2, [sp, #32]
 800398c:	9309      	str	r3, [sp, #36]	@ 0x24
 800398e:	3601      	adds	r6, #1
 8003990:	e78d      	b.n	80038ae <prv_double_to_str+0x2fe>
        for (; i > 0; --i) {
 8003992:	2e00      	cmp	r6, #0
 8003994:	f77f af13 	ble.w	80037be <prv_double_to_str+0x20e>
            lwi->out_fn(lwi, str[i - 1]);
 8003998:	6963      	ldr	r3, [r4, #20]
 800399a:	3e01      	subs	r6, #1
 800399c:	f106 0248 	add.w	r2, r6, #72	@ 0x48
 80039a0:	446a      	add	r2, sp
 80039a2:	f812 1c40 	ldrb.w	r1, [r2, #-64]
 80039a6:	4620      	mov	r0, r4
 80039a8:	4798      	blx	r3
        for (; i > 0; --i) {
 80039aa:	e7f2      	b.n	8003992 <prv_double_to_str+0x3e2>
            str[i] = (char)'0' + (char)(dblnum.decimal_part % 10);
 80039ac:	ea4f 7ce1 	mov.w	ip, r1, asr #31
 80039b0:	f00c 0e03 	and.w	lr, ip, #3
 80039b4:	f022 4370 	bic.w	r3, r2, #4026531840	@ 0xf0000000
 80039b8:	0f10      	lsrs	r0, r2, #28
 80039ba:	ea40 1001 	orr.w	r0, r0, r1, lsl #4
 80039be:	f020 4070 	bic.w	r0, r0, #4026531840	@ 0xf0000000
 80039c2:	4403      	add	r3, r0
 80039c4:	eb03 6311 	add.w	r3, r3, r1, lsr #24
 80039c8:	4473      	add	r3, lr
 80039ca:	4878      	ldr	r0, [pc, #480]	@ (8003bac <prv_double_to_str+0x5fc>)
 80039cc:	fba0 e803 	umull	lr, r8, r0, r3
 80039d0:	f028 0e03 	bic.w	lr, r8, #3
 80039d4:	eb0e 0e98 	add.w	lr, lr, r8, lsr #2
 80039d8:	eba3 030e 	sub.w	r3, r3, lr
 80039dc:	f02c 0c03 	bic.w	ip, ip, #3
 80039e0:	4463      	add	r3, ip
 80039e2:	ebb2 0c03 	subs.w	ip, r2, r3
 80039e6:	eb61 73e3 	sbc.w	r3, r1, r3, asr #31
 80039ea:	f04f 3ecc 	mov.w	lr, #3435973836	@ 0xcccccccc
 80039ee:	fb0e fe0c 	mul.w	lr, lr, ip
 80039f2:	fb00 e303 	mla	r3, r0, r3, lr
 80039f6:	fbac c000 	umull	ip, r0, ip, r0
 80039fa:	4418      	add	r0, r3
 80039fc:	0fc3      	lsrs	r3, r0, #31
 80039fe:	eb13 030c 	adds.w	r3, r3, ip
 8003a02:	f140 0000 	adc.w	r0, r0, #0
 8003a06:	085b      	lsrs	r3, r3, #1
 8003a08:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8003a0c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003a10:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	3330      	adds	r3, #48	@ 0x30
 8003a18:	f106 0048 	add.w	r0, r6, #72	@ 0x48
 8003a1c:	4468      	add	r0, sp
 8003a1e:	f800 3c40 	strb.w	r3, [r0, #-64]
        for (i = 0; dblnum.decimal_part > 0; dblnum.decimal_part /= 10, ++i) {
 8003a22:	ea4f 7ce1 	mov.w	ip, r1, asr #31
 8003a26:	f00c 0e03 	and.w	lr, ip, #3
 8003a2a:	f022 4070 	bic.w	r0, r2, #4026531840	@ 0xf0000000
 8003a2e:	0f13      	lsrs	r3, r2, #28
 8003a30:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8003a34:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8003a38:	4418      	add	r0, r3
 8003a3a:	eb00 6011 	add.w	r0, r0, r1, lsr #24
 8003a3e:	4470      	add	r0, lr
 8003a40:	4b5a      	ldr	r3, [pc, #360]	@ (8003bac <prv_double_to_str+0x5fc>)
 8003a42:	f028 0e03 	bic.w	lr, r8, #3
 8003a46:	eb0e 0e98 	add.w	lr, lr, r8, lsr #2
 8003a4a:	eba0 000e 	sub.w	r0, r0, lr
 8003a4e:	f02c 0c03 	bic.w	ip, ip, #3
 8003a52:	4460      	add	r0, ip
 8003a54:	1a12      	subs	r2, r2, r0
 8003a56:	eb61 70e0 	sbc.w	r0, r1, r0, asr #31
 8003a5a:	f04f 31cc 	mov.w	r1, #3435973836	@ 0xcccccccc
 8003a5e:	fb02 f101 	mul.w	r1, r2, r1
 8003a62:	fb03 1100 	mla	r1, r3, r0, r1
 8003a66:	fba2 2303 	umull	r2, r3, r2, r3
 8003a6a:	440b      	add	r3, r1
 8003a6c:	0fd9      	lsrs	r1, r3, #31
 8003a6e:	188a      	adds	r2, r1, r2
 8003a70:	f143 0300 	adc.w	r3, r3, #0
 8003a74:	0852      	lsrs	r2, r2, #1
 8003a76:	ea42 72c3 	orr.w	r2, r2, r3, lsl #31
 8003a7a:	105b      	asrs	r3, r3, #1
 8003a7c:	920c      	str	r2, [sp, #48]	@ 0x30
 8003a7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8003a80:	3601      	adds	r6, #1
 8003a82:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8003a84:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003a86:	2a01      	cmp	r2, #1
 8003a88:	f171 0300 	sbcs.w	r3, r1, #0
 8003a8c:	da8e      	bge.n	80039ac <prv_double_to_str+0x3fc>
        if (def_type == 'g') {
 8003a8e:	2d67      	cmp	r5, #103	@ 0x67
 8003a90:	d015      	beq.n	8003abe <prv_double_to_str+0x50e>
            for (x = i; x < lwi->m.precision; ++x) {
 8003a92:	46b0      	mov	r8, r6
 8003a94:	e01c      	b.n	8003ad0 <prv_double_to_str+0x520>
                lwi->out_fn(lwi, '0');
 8003a96:	6963      	ldr	r3, [r4, #20]
 8003a98:	2130      	movs	r1, #48	@ 0x30
 8003a9a:	4620      	mov	r0, r4
 8003a9c:	4798      	blx	r3
                 ++x, --dblnum.digits_cnt_decimal_part_useful) {
 8003a9e:	f108 0801 	add.w	r8, r8, #1
 8003aa2:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	@ 0x44
 8003aa6:	3b01      	subs	r3, #1
 8003aa8:	f8ad 3044 	strh.w	r3, [sp, #68]	@ 0x44
            for (x = 0; x < (lwi->m.precision - i) && dblnum.digits_cnt_decimal_part_useful > 0;
 8003aac:	6a23      	ldr	r3, [r4, #32]
 8003aae:	1b9b      	subs	r3, r3, r6
 8003ab0:	4543      	cmp	r3, r8
 8003ab2:	dd10      	ble.n	8003ad6 <prv_double_to_str+0x526>
 8003ab4:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	@ 0x44
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	dcec      	bgt.n	8003a96 <prv_double_to_str+0x4e6>
 8003abc:	e00b      	b.n	8003ad6 <prv_double_to_str+0x526>
 8003abe:	f04f 0800 	mov.w	r8, #0
 8003ac2:	e7f3      	b.n	8003aac <prv_double_to_str+0x4fc>
                lwi->out_fn(lwi, '0');
 8003ac4:	6963      	ldr	r3, [r4, #20]
 8003ac6:	2130      	movs	r1, #48	@ 0x30
 8003ac8:	4620      	mov	r0, r4
 8003aca:	4798      	blx	r3
            for (x = i; x < lwi->m.precision; ++x) {
 8003acc:	f108 0801 	add.w	r8, r8, #1
 8003ad0:	6a23      	ldr	r3, [r4, #32]
 8003ad2:	4543      	cmp	r3, r8
 8003ad4:	dcf6      	bgt.n	8003ac4 <prv_double_to_str+0x514>
        for (; i > 0; --i) {
 8003ad6:	2e00      	cmp	r6, #0
 8003ad8:	dd12      	ble.n	8003b00 <prv_double_to_str+0x550>
            lwi->out_fn(lwi, str[i - 1]);
 8003ada:	6963      	ldr	r3, [r4, #20]
 8003adc:	3e01      	subs	r6, #1
 8003ade:	f106 0248 	add.w	r2, r6, #72	@ 0x48
 8003ae2:	446a      	add	r2, sp
 8003ae4:	f812 1c40 	ldrb.w	r1, [r2, #-64]
 8003ae8:	4620      	mov	r0, r4
 8003aea:	4798      	blx	r3
            if (def_type == 'g' && --dblnum.digits_cnt_decimal_part_useful == 0) {
 8003aec:	2d67      	cmp	r5, #103	@ 0x67
 8003aee:	d1f2      	bne.n	8003ad6 <prv_double_to_str+0x526>
 8003af0:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	@ 0x44
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b21b      	sxth	r3, r3
 8003af8:	f8ad 3044 	strh.w	r3, [sp, #68]	@ 0x44
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d1ea      	bne.n	8003ad6 <prv_double_to_str+0x526>
        if (def_type != 'g') {
 8003b00:	2d67      	cmp	r5, #103	@ 0x67
 8003b02:	d106      	bne.n	8003b12 <prv_double_to_str+0x562>
 8003b04:	e007      	b.n	8003b16 <prv_double_to_str+0x566>
                lwi->out_fn(lwi, '0');
 8003b06:	6963      	ldr	r3, [r4, #20]
 8003b08:	2130      	movs	r1, #48	@ 0x30
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	4798      	blx	r3
            for (; x < chosen_precision; ++x) {
 8003b0e:	f108 0801 	add.w	r8, r8, #1
 8003b12:	45c3      	cmp	fp, r8
 8003b14:	dcf7      	bgt.n	8003b06 <prv_double_to_str+0x556>
    if (lwi->m.type == 'e') {
 8003b16:	f894 1029 	ldrb.w	r1, [r4, #41]	@ 0x29
 8003b1a:	2965      	cmp	r1, #101	@ 0x65
 8003b1c:	d005      	beq.n	8003b2a <prv_double_to_str+0x57a>
    prv_out_str_after(lwi, digits_cnt);
 8003b1e:	4639      	mov	r1, r7
 8003b20:	4620      	mov	r0, r4
 8003b22:	f7ff fb35 	bl	8003190 <prv_out_str_after>
    return 1;
 8003b26:	2001      	movs	r0, #1
 8003b28:	e5bf      	b.n	80036aa <prv_double_to_str+0xfa>
        lwi->out_fn(lwi, lwi->m.flags.uc ? 'E' : 'e');
 8003b2a:	6963      	ldr	r3, [r4, #20]
 8003b2c:	7f62      	ldrb	r2, [r4, #29]
 8003b2e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003b32:	d000      	beq.n	8003b36 <prv_double_to_str+0x586>
 8003b34:	2145      	movs	r1, #69	@ 0x45
 8003b36:	4620      	mov	r0, r4
 8003b38:	4798      	blx	r3
        lwi->out_fn(lwi, exp_cnt >= 0 ? '+' : '-');
 8003b3a:	6963      	ldr	r3, [r4, #20]
 8003b3c:	f1ba 0f00 	cmp.w	sl, #0
 8003b40:	db2e      	blt.n	8003ba0 <prv_double_to_str+0x5f0>
 8003b42:	212b      	movs	r1, #43	@ 0x2b
 8003b44:	4620      	mov	r0, r4
 8003b46:	4798      	blx	r3
        if (exp_cnt < 0) {
 8003b48:	f1ba 0f00 	cmp.w	sl, #0
 8003b4c:	db2a      	blt.n	8003ba4 <prv_double_to_str+0x5f4>
        if (exp_cnt >= 100) {
 8003b4e:	f1ba 0f63 	cmp.w	sl, #99	@ 0x63
 8003b52:	dd0d      	ble.n	8003b70 <prv_double_to_str+0x5c0>
            lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt / 100));
 8003b54:	6963      	ldr	r3, [r4, #20]
 8003b56:	4a16      	ldr	r2, [pc, #88]	@ (8003bb0 <prv_double_to_str+0x600>)
 8003b58:	fb82 120a 	smull	r1, r2, r2, sl
 8003b5c:	ea4f 7aea 	mov.w	sl, sl, asr #31
 8003b60:	ebca 1a62 	rsb	sl, sl, r2, asr #5
 8003b64:	fa5f f18a 	uxtb.w	r1, sl
 8003b68:	3130      	adds	r1, #48	@ 0x30
 8003b6a:	b2c9      	uxtb	r1, r1
 8003b6c:	4620      	mov	r0, r4
 8003b6e:	4798      	blx	r3
        lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt / 10));
 8003b70:	6963      	ldr	r3, [r4, #20]
 8003b72:	4a10      	ldr	r2, [pc, #64]	@ (8003bb4 <prv_double_to_str+0x604>)
 8003b74:	fb82 120a 	smull	r1, r2, r2, sl
 8003b78:	ea4f 75ea 	mov.w	r5, sl, asr #31
 8003b7c:	ebc5 05a2 	rsb	r5, r5, r2, asr #2
 8003b80:	b2e9      	uxtb	r1, r5
 8003b82:	3130      	adds	r1, #48	@ 0x30
 8003b84:	b2c9      	uxtb	r1, r1
 8003b86:	4620      	mov	r0, r4
 8003b88:	4798      	blx	r3
        lwi->out_fn(lwi, (char)'0' + (char)(exp_cnt % 10));
 8003b8a:	6963      	ldr	r3, [r4, #20]
 8003b8c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8003b90:	ebaa 0145 	sub.w	r1, sl, r5, lsl #1
 8003b94:	b2c9      	uxtb	r1, r1
 8003b96:	3130      	adds	r1, #48	@ 0x30
 8003b98:	b2c9      	uxtb	r1, r1
 8003b9a:	4620      	mov	r0, r4
 8003b9c:	4798      	blx	r3
 8003b9e:	e7be      	b.n	8003b1e <prv_double_to_str+0x56e>
        lwi->out_fn(lwi, exp_cnt >= 0 ? '+' : '-');
 8003ba0:	212d      	movs	r1, #45	@ 0x2d
 8003ba2:	e7cf      	b.n	8003b44 <prv_double_to_str+0x594>
            exp_cnt = -exp_cnt;
 8003ba4:	f1ca 0a00 	rsb	sl, sl, #0
 8003ba8:	e7d1      	b.n	8003b4e <prv_double_to_str+0x59e>
 8003baa:	bf00      	nop
 8003bac:	cccccccd 	.word	0xcccccccd
 8003bb0:	51eb851f 	.word	0x51eb851f
 8003bb4:	66666667 	.word	0x66666667

08003bb8 <prv_strnlen>:
prv_strnlen(const char* str, size_t max_n) {
 8003bb8:	4603      	mov	r3, r0
    size_t length = 0;
 8003bba:	2000      	movs	r0, #0
    for (; *str != '\0' && length < max_n; ++length, ++str) {}
 8003bbc:	e001      	b.n	8003bc2 <prv_strnlen+0xa>
 8003bbe:	3001      	adds	r0, #1
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	781a      	ldrb	r2, [r3, #0]
 8003bc4:	b10a      	cbz	r2, 8003bca <prv_strnlen+0x12>
 8003bc6:	4288      	cmp	r0, r1
 8003bc8:	d3f9      	bcc.n	8003bbe <prv_strnlen+0x6>
}
 8003bca:	4770      	bx	lr

08003bcc <prv_format>:
 * \param[in,out]   lwi: LwPRINTF internal instance
 * \param[in]       arg: Variable parameters list
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_format(lwprintf_int_t* lwi, va_list arg) {
 8003bcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003bd0:	b085      	sub	sp, #20
 8003bd2:	4604      	mov	r4, r0
 8003bd4:	9101      	str	r1, [sp, #4]
    uint8_t detected = 0;
    const char* fmt = lwi->fmt;
 8003bd6:	6843      	ldr	r3, [r0, #4]
 8003bd8:	9303      	str	r3, [sp, #12]
         || !lwprintf_sys_mutex_wait(&lwi->lwobj->mutex))) { /* Cannot acquire mutex */
        return 0;
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */

    while (fmt != NULL && *fmt != '\0') {
 8003bda:	e161      	b.n	8003ea0 <prv_format+0x2d4>
        if (*fmt != '%') {
            lwi->out_fn(lwi, *fmt); /* Output character */
            ++fmt;
            continue;
        }
        ++fmt;
 8003bdc:	3301      	adds	r3, #1
 8003bde:	9303      	str	r3, [sp, #12]
        memset(&lwi->m, 0x00, sizeof(lwi->m)); /* Reset structure */
 8003be0:	2300      	movs	r3, #0
 8003be2:	61e3      	str	r3, [r4, #28]
 8003be4:	6223      	str	r3, [r4, #32]
 8003be6:	6263      	str	r3, [r4, #36]	@ 0x24
 8003be8:	62a3      	str	r3, [r4, #40]	@ 0x28
        /* %[flags][width][.precision][length]type */
        /* Go to https://docs.majerle.eu for more info about supported features */

        /* Check [flags] */
        /* It can have multiple flags in any order */
        detected = 1;
 8003bea:	2501      	movs	r5, #1
 8003bec:	e022      	b.n	8003c34 <prv_format+0x68>
        do {
            switch (*fmt) {
                case '-': lwi->m.flags.left_align = 1; break;
 8003bee:	7f23      	ldrb	r3, [r4, #28]
 8003bf0:	f043 0301 	orr.w	r3, r3, #1
 8003bf4:	7723      	strb	r3, [r4, #28]
                case '0': lwi->m.flags.zero = 1; break;
                case '\'': lwi->m.flags.thousands = 1; break;
                case '#': lwi->m.flags.alt = 1; break;
                default: detected = 0; break;
            }
            if (detected) {
 8003bf6:	b1e5      	cbz	r5, 8003c32 <prv_format+0x66>
                ++fmt;
 8003bf8:	3201      	adds	r2, #1
 8003bfa:	9203      	str	r2, [sp, #12]
 8003bfc:	e019      	b.n	8003c32 <prv_format+0x66>
                case '+': lwi->m.flags.plus = 1; break;
 8003bfe:	7f23      	ldrb	r3, [r4, #28]
 8003c00:	f043 0302 	orr.w	r3, r3, #2
 8003c04:	7723      	strb	r3, [r4, #28]
 8003c06:	e7f6      	b.n	8003bf6 <prv_format+0x2a>
                case ' ': lwi->m.flags.space = 1; break;
 8003c08:	7f23      	ldrb	r3, [r4, #28]
 8003c0a:	f043 0304 	orr.w	r3, r3, #4
 8003c0e:	7723      	strb	r3, [r4, #28]
 8003c10:	e7f1      	b.n	8003bf6 <prv_format+0x2a>
                case '0': lwi->m.flags.zero = 1; break;
 8003c12:	7f23      	ldrb	r3, [r4, #28]
 8003c14:	f043 0308 	orr.w	r3, r3, #8
 8003c18:	7723      	strb	r3, [r4, #28]
 8003c1a:	e7ec      	b.n	8003bf6 <prv_format+0x2a>
                case '\'': lwi->m.flags.thousands = 1; break;
 8003c1c:	7f23      	ldrb	r3, [r4, #28]
 8003c1e:	f043 0310 	orr.w	r3, r3, #16
 8003c22:	7723      	strb	r3, [r4, #28]
 8003c24:	e7e7      	b.n	8003bf6 <prv_format+0x2a>
                case '#': lwi->m.flags.alt = 1; break;
 8003c26:	7f23      	ldrb	r3, [r4, #28]
 8003c28:	f043 0320 	orr.w	r3, r3, #32
 8003c2c:	7723      	strb	r3, [r4, #28]
 8003c2e:	e7e2      	b.n	8003bf6 <prv_format+0x2a>
            switch (*fmt) {
 8003c30:	4605      	mov	r5, r0
            }
        } while (detected);
 8003c32:	b34d      	cbz	r5, 8003c88 <prv_format+0xbc>
            switch (*fmt) {
 8003c34:	9a03      	ldr	r2, [sp, #12]
 8003c36:	7813      	ldrb	r3, [r2, #0]
 8003c38:	3b20      	subs	r3, #32
 8003c3a:	2b10      	cmp	r3, #16
 8003c3c:	d8f8      	bhi.n	8003c30 <prv_format+0x64>
 8003c3e:	a101      	add	r1, pc, #4	@ (adr r1, 8003c44 <prv_format+0x78>)
 8003c40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003c44:	08003c09 	.word	0x08003c09
 8003c48:	08003c31 	.word	0x08003c31
 8003c4c:	08003c31 	.word	0x08003c31
 8003c50:	08003c27 	.word	0x08003c27
 8003c54:	08003c31 	.word	0x08003c31
 8003c58:	08003c31 	.word	0x08003c31
 8003c5c:	08003c31 	.word	0x08003c31
 8003c60:	08003c1d 	.word	0x08003c1d
 8003c64:	08003c31 	.word	0x08003c31
 8003c68:	08003c31 	.word	0x08003c31
 8003c6c:	08003c31 	.word	0x08003c31
 8003c70:	08003bff 	.word	0x08003bff
 8003c74:	08003c31 	.word	0x08003c31
 8003c78:	08003bef 	.word	0x08003bef
 8003c7c:	08003c31 	.word	0x08003c31
 8003c80:	08003c31 	.word	0x08003c31
 8003c84:	08003c13 	.word	0x08003c13

        /* Check [width] */
        lwi->m.width = 0;
        if (CHARISNUM(*fmt)) { /* Fixed width check */
 8003c88:	9b03      	ldr	r3, [sp, #12]
 8003c8a:	781a      	ldrb	r2, [r3, #0]
 8003c8c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b09      	cmp	r3, #9
 8003c94:	d921      	bls.n	8003cda <prv_format+0x10e>
            /* If number is negative, it has been captured from previous step (left align) */
            lwi->m.width = prv_parse_num(&fmt); /* Number from string directly */
        } else if (*fmt == '*') {               /* Or variable check */
 8003c96:	2a2a      	cmp	r2, #42	@ 0x2a
 8003c98:	d024      	beq.n	8003ce4 <prv_format+0x118>
            }
            ++fmt;
        }

        /* Check [.precision] */
        lwi->m.precision = 0;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	6223      	str	r3, [r4, #32]
        if (*fmt == '.') { /* Precision flag is detected */
 8003c9e:	9b03      	ldr	r3, [sp, #12]
 8003ca0:	781a      	ldrb	r2, [r3, #0]
 8003ca2:	2a2e      	cmp	r2, #46	@ 0x2e
 8003ca4:	d030      	beq.n	8003d08 <prv_format+0x13c>
            }
        }

        /* Check [length] */
        detected = 1;
        switch (*fmt) {
 8003ca6:	9a03      	ldr	r2, [sp, #12]
 8003ca8:	7813      	ldrb	r3, [r2, #0]
 8003caa:	3b68      	subs	r3, #104	@ 0x68
 8003cac:	2b12      	cmp	r3, #18
 8003cae:	d872      	bhi.n	8003d96 <prv_format+0x1ca>
 8003cb0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003cb4:	00710047 	.word	0x00710047
 8003cb8:	007100e1 	.word	0x007100e1
 8003cbc:	00710059 	.word	0x00710059
 8003cc0:	00710071 	.word	0x00710071
 8003cc4:	00710071 	.word	0x00710071
 8003cc8:	00710071 	.word	0x00710071
 8003ccc:	00710071 	.word	0x00710071
 8003cd0:	00710071 	.word	0x00710071
 8003cd4:	00710071 	.word	0x00710071
 8003cd8:	006b      	.short	0x006b
            lwi->m.width = prv_parse_num(&fmt); /* Number from string directly */
 8003cda:	a803      	add	r0, sp, #12
 8003cdc:	f7ff f98f 	bl	8002ffe <prv_parse_num>
 8003ce0:	6260      	str	r0, [r4, #36]	@ 0x24
 8003ce2:	e7da      	b.n	8003c9a <prv_format+0xce>
            const int w = (int)va_arg(arg, int);
 8003ce4:	9b01      	ldr	r3, [sp, #4]
 8003ce6:	1d1a      	adds	r2, r3, #4
 8003ce8:	9201      	str	r2, [sp, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
            if (w < 0) {
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	db04      	blt.n	8003cfa <prv_format+0x12e>
                lwi->m.width = w;
 8003cf0:	6263      	str	r3, [r4, #36]	@ 0x24
            ++fmt;
 8003cf2:	9b03      	ldr	r3, [sp, #12]
 8003cf4:	3301      	adds	r3, #1
 8003cf6:	9303      	str	r3, [sp, #12]
 8003cf8:	e7cf      	b.n	8003c9a <prv_format+0xce>
                lwi->m.flags.left_align = 1; /* Negative width means left aligned */
 8003cfa:	7f22      	ldrb	r2, [r4, #28]
 8003cfc:	f042 0201 	orr.w	r2, r2, #1
 8003d00:	7722      	strb	r2, [r4, #28]
                lwi->m.width = -w;
 8003d02:	425b      	negs	r3, r3
 8003d04:	6263      	str	r3, [r4, #36]	@ 0x24
 8003d06:	e7f4      	b.n	8003cf2 <prv_format+0x126>
            lwi->m.flags.precision = 1;
 8003d08:	7f22      	ldrb	r2, [r4, #28]
 8003d0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d0e:	7722      	strb	r2, [r4, #28]
            if (*++fmt == '*') { /* Variable check */
 8003d10:	1c5a      	adds	r2, r3, #1
 8003d12:	9203      	str	r2, [sp, #12]
 8003d14:	785b      	ldrb	r3, [r3, #1]
 8003d16:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d18:	d008      	beq.n	8003d2c <prv_format+0x160>
            } else if (CHARISNUM(*fmt)) { /* Directly in the string */
 8003d1a:	3b30      	subs	r3, #48	@ 0x30
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	2b09      	cmp	r3, #9
 8003d20:	d8c1      	bhi.n	8003ca6 <prv_format+0xda>
                lwi->m.precision = prv_parse_num(&fmt);
 8003d22:	a803      	add	r0, sp, #12
 8003d24:	f7ff f96b 	bl	8002ffe <prv_parse_num>
 8003d28:	6220      	str	r0, [r4, #32]
 8003d2a:	e7bc      	b.n	8003ca6 <prv_format+0xda>
                const int pr = (int)va_arg(arg, int);
 8003d2c:	9b01      	ldr	r3, [sp, #4]
 8003d2e:	1d1a      	adds	r2, r3, #4
 8003d30:	9201      	str	r2, [sp, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
                lwi->m.precision = pr > 0 ? pr : 0;
 8003d34:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8003d38:	6223      	str	r3, [r4, #32]
                ++fmt;
 8003d3a:	9b03      	ldr	r3, [sp, #12]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	9303      	str	r3, [sp, #12]
 8003d40:	e7b1      	b.n	8003ca6 <prv_format+0xda>
            case 'h':
                lwi->m.flags.char_short = 1;     /* Single h detected */
 8003d42:	7f63      	ldrb	r3, [r4, #29]
 8003d44:	2101      	movs	r1, #1
 8003d46:	f361 0383 	bfi	r3, r1, #2, #2
 8003d4a:	7763      	strb	r3, [r4, #29]
                if (*++fmt == 'h') {             /* Does it follow by another h? */
 8003d4c:	1853      	adds	r3, r2, r1
 8003d4e:	9303      	str	r3, [sp, #12]
 8003d50:	7853      	ldrb	r3, [r2, #1]
 8003d52:	2b68      	cmp	r3, #104	@ 0x68
 8003d54:	d11f      	bne.n	8003d96 <prv_format+0x1ca>
                    lwi->m.flags.char_short = 2; /* Second h detected */
 8003d56:	7f63      	ldrb	r3, [r4, #29]
 8003d58:	2102      	movs	r1, #2
 8003d5a:	f361 0383 	bfi	r3, r1, #2, #2
 8003d5e:	7763      	strb	r3, [r4, #29]
                    ++fmt;
 8003d60:	440a      	add	r2, r1
 8003d62:	9203      	str	r2, [sp, #12]
 8003d64:	e017      	b.n	8003d96 <prv_format+0x1ca>
                }
                break;
            case 'l':
                lwi->m.flags.longlong = 1;     /* Single l detected */
 8003d66:	7f63      	ldrb	r3, [r4, #29]
 8003d68:	2101      	movs	r1, #1
 8003d6a:	f361 0301 	bfi	r3, r1, #0, #2
 8003d6e:	7763      	strb	r3, [r4, #29]
                if (*++fmt == 'l') {           /* Does it follow by another l? */
 8003d70:	1853      	adds	r3, r2, r1
 8003d72:	9303      	str	r3, [sp, #12]
 8003d74:	7853      	ldrb	r3, [r2, #1]
 8003d76:	2b6c      	cmp	r3, #108	@ 0x6c
 8003d78:	d10d      	bne.n	8003d96 <prv_format+0x1ca>
                    lwi->m.flags.longlong = 2; /* Second l detected */
 8003d7a:	7f63      	ldrb	r3, [r4, #29]
 8003d7c:	2102      	movs	r1, #2
 8003d7e:	f361 0301 	bfi	r3, r1, #0, #2
 8003d82:	7763      	strb	r3, [r4, #29]
                    ++fmt;
 8003d84:	440a      	add	r2, r1
 8003d86:	9203      	str	r2, [sp, #12]
 8003d88:	e005      	b.n	8003d96 <prv_format+0x1ca>
                }
                break;
            case 'L': break;
            case 'z':
                lwi->m.flags.sz_t = 1; /* Size T flag */
 8003d8a:	7f63      	ldrb	r3, [r4, #29]
 8003d8c:	f043 0310 	orr.w	r3, r3, #16
 8003d90:	7763      	strb	r3, [r4, #29]
                ++fmt;
 8003d92:	3201      	adds	r2, #1
 8003d94:	9203      	str	r2, [sp, #12]
            case 't': break;
            default: detected = 0;
        }

        /* Check type */
        lwi->m.type = *fmt + (char)((*fmt >= 'A' && *fmt <= 'Z') ? 0x20 : 0x00);
 8003d96:	9a03      	ldr	r2, [sp, #12]
 8003d98:	7813      	ldrb	r3, [r2, #0]
 8003d9a:	f1a3 0141 	sub.w	r1, r3, #65	@ 0x41
 8003d9e:	b2c9      	uxtb	r1, r1
 8003da0:	2919      	cmp	r1, #25
 8003da2:	d800      	bhi.n	8003da6 <prv_format+0x1da>
 8003da4:	2520      	movs	r5, #32
 8003da6:	442b      	add	r3, r5
 8003da8:	f884 3029 	strb.w	r3, [r4, #41]	@ 0x29
        if (*fmt >= 'A' && *fmt <= 'Z') {
 8003dac:	7813      	ldrb	r3, [r2, #0]
 8003dae:	3b41      	subs	r3, #65	@ 0x41
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b19      	cmp	r3, #25
 8003db4:	d803      	bhi.n	8003dbe <prv_format+0x1f2>
            lwi->m.flags.uc = 1;
 8003db6:	7f63      	ldrb	r3, [r4, #29]
 8003db8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003dbc:	7763      	strb	r3, [r4, #29]
        }
        switch (*fmt) {
 8003dbe:	7811      	ldrb	r1, [r2, #0]
 8003dc0:	f1a1 0325 	sub.w	r3, r1, #37	@ 0x25
 8003dc4:	2b53      	cmp	r3, #83	@ 0x53
 8003dc6:	f200 81e7 	bhi.w	8004198 <prv_format+0x5cc>
 8003dca:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003dce:	0179      	.short	0x0179
 8003dd0:	01e501e5 	.word	0x01e501e5
 8003dd4:	01e501e5 	.word	0x01e501e5
 8003dd8:	01e501e5 	.word	0x01e501e5
 8003ddc:	01e501e5 	.word	0x01e501e5
 8003de0:	01e501e5 	.word	0x01e501e5
 8003de4:	01e501e5 	.word	0x01e501e5
 8003de8:	01e501e5 	.word	0x01e501e5
 8003dec:	01e501e5 	.word	0x01e501e5
 8003df0:	01e501e5 	.word	0x01e501e5
 8003df4:	01e501e5 	.word	0x01e501e5
 8003df8:	01e501e5 	.word	0x01e501e5
 8003dfc:	01e501e5 	.word	0x01e501e5
 8003e00:	01e501e5 	.word	0x01e501e5
 8003e04:	005b01e5 	.word	0x005b01e5
 8003e08:	01e500b2 	.word	0x01e500b2
 8003e0c:	016501e5 	.word	0x016501e5
 8003e10:	01650165 	.word	0x01650165
 8003e14:	01e501e5 	.word	0x01e501e5
 8003e18:	018301e5 	.word	0x018301e5
 8003e1c:	01e501e5 	.word	0x01e501e5
 8003e20:	01e501e5 	.word	0x01e501e5
 8003e24:	01e501e5 	.word	0x01e501e5
 8003e28:	01e501e5 	.word	0x01e501e5
 8003e2c:	01e501e5 	.word	0x01e501e5
 8003e30:	01e501e5 	.word	0x01e501e5
 8003e34:	01e500b2 	.word	0x01e500b2
 8003e38:	01e501e5 	.word	0x01e501e5
 8003e3c:	01e501e5 	.word	0x01e501e5
 8003e40:	01e501e5 	.word	0x01e501e5
 8003e44:	005b01e5 	.word	0x005b01e5
 8003e48:	007f00b2 	.word	0x007f00b2
 8003e4c:	01650087 	.word	0x01650087
 8003e50:	01650165 	.word	0x01650165
 8003e54:	008701e5 	.word	0x008701e5
 8003e58:	018301e5 	.word	0x018301e5
 8003e5c:	01e501e5 	.word	0x01e501e5
 8003e60:	00b20172 	.word	0x00b20172
 8003e64:	01e5014f 	.word	0x01e5014f
 8003e68:	013701e5 	.word	0x013701e5
 8003e6c:	00b201e5 	.word	0x00b201e5
 8003e70:	01e501e5 	.word	0x01e501e5
 8003e74:	00b2      	.short	0x00b2
                lwi->m.flags.umax_t = 1; /* uintmax_t flag */
 8003e76:	7f63      	ldrb	r3, [r4, #29]
 8003e78:	f043 0320 	orr.w	r3, r3, #32
 8003e7c:	7763      	strb	r3, [r4, #29]
                ++fmt;
 8003e7e:	3201      	adds	r2, #1
 8003e80:	9203      	str	r2, [sp, #12]
                break;
 8003e82:	e788      	b.n	8003d96 <prv_format+0x1ca>
            case 'a':
            case 'A':
                /* Double in hexadecimal notation */
                (void)va_arg(arg, double);      /* Read argument to ignore it and move to next one */
 8003e84:	9b01      	ldr	r3, [sp, #4]
 8003e86:	3307      	adds	r3, #7
 8003e88:	f023 0307 	bic.w	r3, r3, #7
 8003e8c:	3308      	adds	r3, #8
 8003e8e:	9301      	str	r3, [sp, #4]
                prv_out_str_raw(lwi, "NaN", 3); /* Print string */
 8003e90:	2203      	movs	r2, #3
 8003e92:	498e      	ldr	r1, [pc, #568]	@ (80040cc <prv_format+0x500>)
 8003e94:	4620      	mov	r0, r4
 8003e96:	f7ff f98d 	bl	80031b4 <prv_out_str_raw>
                break;
            }
#endif /* LWPRINTF_CFG_SUPPORT_TYPE_BYTE_ARRAY */
            default: lwi->out_fn(lwi, *fmt);
        }
        ++fmt;
 8003e9a:	9b03      	ldr	r3, [sp, #12]
 8003e9c:	3301      	adds	r3, #1
 8003e9e:	9303      	str	r3, [sp, #12]
    while (fmt != NULL && *fmt != '\0') {
 8003ea0:	9b03      	ldr	r3, [sp, #12]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f000 817c 	beq.w	80041a0 <prv_format+0x5d4>
 8003ea8:	7819      	ldrb	r1, [r3, #0]
 8003eaa:	2900      	cmp	r1, #0
 8003eac:	f000 8178 	beq.w	80041a0 <prv_format+0x5d4>
        if (lwi->is_print_cancelled) {
 8003eb0:	7e20      	ldrb	r0, [r4, #24]
 8003eb2:	2800      	cmp	r0, #0
 8003eb4:	f040 8174 	bne.w	80041a0 <prv_format+0x5d4>
        if (*fmt != '%') {
 8003eb8:	2925      	cmp	r1, #37	@ 0x25
 8003eba:	f43f ae8f 	beq.w	8003bdc <prv_format+0x10>
            lwi->out_fn(lwi, *fmt); /* Output character */
 8003ebe:	6963      	ldr	r3, [r4, #20]
 8003ec0:	4620      	mov	r0, r4
 8003ec2:	4798      	blx	r3
            ++fmt;
 8003ec4:	9b03      	ldr	r3, [sp, #12]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	9303      	str	r3, [sp, #12]
            continue;
 8003eca:	e7e9      	b.n	8003ea0 <prv_format+0x2d4>
            case 'c': lwi->out_fn(lwi, (char)va_arg(arg, int)); break;
 8003ecc:	6962      	ldr	r2, [r4, #20]
 8003ece:	9b01      	ldr	r3, [sp, #4]
 8003ed0:	1d19      	adds	r1, r3, #4
 8003ed2:	9101      	str	r1, [sp, #4]
 8003ed4:	7819      	ldrb	r1, [r3, #0]
 8003ed6:	4620      	mov	r0, r4
 8003ed8:	4790      	blx	r2
 8003eda:	e7de      	b.n	8003e9a <prv_format+0x2ce>
                lwi->m.base = 10;
 8003edc:	230a      	movs	r3, #10
 8003ede:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                if (lwi->m.flags.longlong == 0) {
 8003ee2:	7f63      	ldrb	r3, [r4, #29]
 8003ee4:	f013 0303 	ands.w	r3, r3, #3
 8003ee8:	d010      	beq.n	8003f0c <prv_format+0x340>
                } else if (lwi->m.flags.longlong == 1) {
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d017      	beq.n	8003f1e <prv_format+0x352>
                } else if (lwi->m.flags.longlong == 2) {
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d1d3      	bne.n	8003e9a <prv_format+0x2ce>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long long int));
 8003ef2:	9b01      	ldr	r3, [sp, #4]
 8003ef4:	3307      	adds	r3, #7
 8003ef6:	f023 0307 	bic.w	r3, r3, #7
 8003efa:	f103 0208 	add.w	r2, r3, #8
 8003efe:	9201      	str	r2, [sp, #4]
 8003f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f04:	4620      	mov	r0, r4
 8003f06:	f7ff f9d0 	bl	80032aa <prv_longest_signed_int_to_str>
 8003f0a:	e7c6      	b.n	8003e9a <prv_format+0x2ce>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed int));
 8003f0c:	9b01      	ldr	r3, [sp, #4]
 8003f0e:	1d1a      	adds	r2, r3, #4
 8003f10:	9201      	str	r2, [sp, #4]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	17d3      	asrs	r3, r2, #31
 8003f16:	4620      	mov	r0, r4
 8003f18:	f7ff f9c7 	bl	80032aa <prv_longest_signed_int_to_str>
 8003f1c:	e7bd      	b.n	8003e9a <prv_format+0x2ce>
                    prv_longest_signed_int_to_str(lwi, (int_maxtype_t)va_arg(arg, signed long int));
 8003f1e:	9b01      	ldr	r3, [sp, #4]
 8003f20:	1d1a      	adds	r2, r3, #4
 8003f22:	9201      	str	r2, [sp, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	461a      	mov	r2, r3
 8003f28:	17db      	asrs	r3, r3, #31
 8003f2a:	4620      	mov	r0, r4
 8003f2c:	f7ff f9bd 	bl	80032aa <prv_longest_signed_int_to_str>
 8003f30:	e7b3      	b.n	8003e9a <prv_format+0x2ce>
                if (*fmt == 'b' || *fmt == 'B') {
 8003f32:	2942      	cmp	r1, #66	@ 0x42
 8003f34:	d01a      	beq.n	8003f6c <prv_format+0x3a0>
 8003f36:	d31c      	bcc.n	8003f72 <prv_format+0x3a6>
 8003f38:	2978      	cmp	r1, #120	@ 0x78
 8003f3a:	d81a      	bhi.n	8003f72 <prv_format+0x3a6>
 8003f3c:	2958      	cmp	r1, #88	@ 0x58
 8003f3e:	d318      	bcc.n	8003f72 <prv_format+0x3a6>
 8003f40:	3958      	subs	r1, #88	@ 0x58
 8003f42:	2920      	cmp	r1, #32
 8003f44:	d815      	bhi.n	8003f72 <prv_format+0x3a6>
 8003f46:	e8df f001 	tbb	[pc, r1]
 8003f4a:	1440      	.short	0x1440
 8003f4c:	14141414 	.word	0x14141414
 8003f50:	14141414 	.word	0x14141414
 8003f54:	14141411 	.word	0x14141411
 8003f58:	14141414 	.word	0x14141414
 8003f5c:	14141414 	.word	0x14141414
 8003f60:	14143814 	.word	0x14143814
 8003f64:	3c141414 	.word	0x3c141414
 8003f68:	1414      	.short	0x1414
 8003f6a:	40          	.byte	0x40
 8003f6b:	00          	.byte	0x00
                    lwi->m.base = 2;
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                lwi->m.flags.space = 0; /* Space flag has no meaning here */
 8003f72:	7f23      	ldrb	r3, [r4, #28]
 8003f74:	f023 0304 	bic.w	r3, r3, #4
 8003f78:	7723      	strb	r3, [r4, #28]
                } else if (lwi->m.flags.sz_t) {
 8003f7a:	7f63      	ldrb	r3, [r4, #29]
 8003f7c:	f013 0f10 	tst.w	r3, #16
 8003f80:	d127      	bne.n	8003fd2 <prv_format+0x406>
                } else if (lwi->m.flags.umax_t) {
 8003f82:	f013 0f20 	tst.w	r3, #32
 8003f86:	d12d      	bne.n	8003fe4 <prv_format+0x418>
                } else if (lwi->m.flags.longlong == 0 || lwi->m.base == 2) {
 8003f88:	f013 0303 	ands.w	r3, r3, #3
 8003f8c:	d037      	beq.n	8003ffe <prv_format+0x432>
 8003f8e:	f894 2028 	ldrb.w	r2, [r4, #40]	@ 0x28
 8003f92:	2a02      	cmp	r2, #2
 8003f94:	d033      	beq.n	8003ffe <prv_format+0x432>
                } else if (lwi->m.flags.longlong == 1) {
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	d047      	beq.n	800402a <prv_format+0x45e>
                } else if (lwi->m.flags.longlong == 2) {
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	f47f af7d 	bne.w	8003e9a <prv_format+0x2ce>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long long int));
 8003fa0:	9b01      	ldr	r3, [sp, #4]
 8003fa2:	3307      	adds	r3, #7
 8003fa4:	f023 0307 	bic.w	r3, r3, #7
 8003fa8:	f103 0208 	add.w	r2, r3, #8
 8003fac:	9201      	str	r2, [sp, #4]
 8003fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb2:	4620      	mov	r0, r4
 8003fb4:	f7ff f91f 	bl	80031f6 <prv_longest_unsigned_int_to_str>
 8003fb8:	e76f      	b.n	8003e9a <prv_format+0x2ce>
                    lwi->m.base = 8;
 8003fba:	2308      	movs	r3, #8
 8003fbc:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8003fc0:	e7d7      	b.n	8003f72 <prv_format+0x3a6>
                    lwi->m.base = 10;
 8003fc2:	230a      	movs	r3, #10
 8003fc4:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8003fc8:	e7d3      	b.n	8003f72 <prv_format+0x3a6>
                    lwi->m.base = 16;
 8003fca:	2310      	movs	r3, #16
 8003fcc:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
 8003fd0:	e7cf      	b.n	8003f72 <prv_format+0x3a6>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, size_t));
 8003fd2:	9b01      	ldr	r3, [sp, #4]
 8003fd4:	1d1a      	adds	r2, r3, #4
 8003fd6:	9201      	str	r2, [sp, #4]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	2300      	movs	r3, #0
 8003fdc:	4620      	mov	r0, r4
 8003fde:	f7ff f90a 	bl	80031f6 <prv_longest_unsigned_int_to_str>
 8003fe2:	e75a      	b.n	8003e9a <prv_format+0x2ce>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, uintmax_t));
 8003fe4:	9b01      	ldr	r3, [sp, #4]
 8003fe6:	3307      	adds	r3, #7
 8003fe8:	f023 0307 	bic.w	r3, r3, #7
 8003fec:	f103 0208 	add.w	r2, r3, #8
 8003ff0:	9201      	str	r2, [sp, #4]
 8003ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ff6:	4620      	mov	r0, r4
 8003ff8:	f7ff f8fd 	bl	80031f6 <prv_longest_unsigned_int_to_str>
 8003ffc:	e74d      	b.n	8003e9a <prv_format+0x2ce>
                    uint_maxtype_t v = va_arg(arg, unsigned int);
 8003ffe:	9b01      	ldr	r3, [sp, #4]
 8004000:	1d1a      	adds	r2, r3, #4
 8004002:	9201      	str	r2, [sp, #4]
 8004004:	681a      	ldr	r2, [r3, #0]
                    switch (lwi->m.flags.char_short) {
 8004006:	7f63      	ldrb	r3, [r4, #29]
 8004008:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800400c:	2b01      	cmp	r3, #1
 800400e:	d007      	beq.n	8004020 <prv_format+0x454>
 8004010:	2b02      	cmp	r3, #2
 8004012:	d108      	bne.n	8004026 <prv_format+0x45a>
                        case 2: v = (uint_maxtype_t)((unsigned char)v); break;
 8004014:	b2d2      	uxtb	r2, r2
 8004016:	2300      	movs	r3, #0
                    prv_longest_unsigned_int_to_str(lwi, v);
 8004018:	4620      	mov	r0, r4
 800401a:	f7ff f8ec 	bl	80031f6 <prv_longest_unsigned_int_to_str>
                } else if (lwi->m.flags.longlong == 0 || lwi->m.base == 2) {
 800401e:	e73c      	b.n	8003e9a <prv_format+0x2ce>
                        case 1: v = (uint_maxtype_t)((unsigned short int)v); break;
 8004020:	b292      	uxth	r2, r2
 8004022:	2300      	movs	r3, #0
 8004024:	e7f8      	b.n	8004018 <prv_format+0x44c>
                        default: v = (uint_maxtype_t)((unsigned int)v); break;
 8004026:	2300      	movs	r3, #0
 8004028:	e7f6      	b.n	8004018 <prv_format+0x44c>
                    prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, unsigned long int));
 800402a:	9b01      	ldr	r3, [sp, #4]
 800402c:	1d1a      	adds	r2, r3, #4
 800402e:	9201      	str	r2, [sp, #4]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	2300      	movs	r3, #0
 8004034:	4620      	mov	r0, r4
 8004036:	f7ff f8de 	bl	80031f6 <prv_longest_unsigned_int_to_str>
 800403a:	e72e      	b.n	8003e9a <prv_format+0x2ce>
                const char* b = va_arg(arg, const char*);
 800403c:	9b01      	ldr	r3, [sp, #4]
 800403e:	1d1a      	adds	r2, r3, #4
 8004040:	9201      	str	r2, [sp, #4]
 8004042:	681d      	ldr	r5, [r3, #0]
                if (b == NULL) {
 8004044:	b12d      	cbz	r5, 8004052 <prv_format+0x486>
                prv_out_str(lwi, b, prv_strnlen(b, lwi->m.flags.precision ? (size_t)lwi->m.precision : (SIZE_MAX)));
 8004046:	7f23      	ldrb	r3, [r4, #28]
 8004048:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800404c:	d003      	beq.n	8004056 <prv_format+0x48a>
 800404e:	6a21      	ldr	r1, [r4, #32]
 8004050:	e003      	b.n	800405a <prv_format+0x48e>
                    b = "(null)";
 8004052:	4d1f      	ldr	r5, [pc, #124]	@ (80040d0 <prv_format+0x504>)
 8004054:	e7f7      	b.n	8004046 <prv_format+0x47a>
                prv_out_str(lwi, b, prv_strnlen(b, lwi->m.flags.precision ? (size_t)lwi->m.precision : (SIZE_MAX)));
 8004056:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800405a:	4628      	mov	r0, r5
 800405c:	f7ff fdac 	bl	8003bb8 <prv_strnlen>
 8004060:	4602      	mov	r2, r0
 8004062:	4629      	mov	r1, r5
 8004064:	4620      	mov	r0, r4
 8004066:	f7ff f8b4 	bl	80031d2 <prv_out_str>
                break;
 800406a:	e716      	b.n	8003e9a <prv_format+0x2ce>
                lwi->m.base = 16;      /* Go to hex format */
 800406c:	2310      	movs	r3, #16
 800406e:	f884 3028 	strb.w	r3, [r4, #40]	@ 0x28
                lwi->m.flags.uc = 0;   /* Uppercase characters */
 8004072:	7f63      	ldrb	r3, [r4, #29]
 8004074:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004078:	7763      	strb	r3, [r4, #29]
                lwi->m.flags.zero = 1; /* Zero padding */
 800407a:	7f23      	ldrb	r3, [r4, #28]
 800407c:	f043 0308 	orr.w	r3, r3, #8
 8004080:	7723      	strb	r3, [r4, #28]
                lwi->m.width =
 8004082:	2308      	movs	r3, #8
 8004084:	6263      	str	r3, [r4, #36]	@ 0x24
                prv_longest_unsigned_int_to_str(lwi, (uint_maxtype_t)va_arg(arg, uintptr_t));
 8004086:	9b01      	ldr	r3, [sp, #4]
 8004088:	1d1a      	adds	r2, r3, #4
 800408a:	9201      	str	r2, [sp, #4]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	2300      	movs	r3, #0
 8004090:	4620      	mov	r0, r4
 8004092:	f7ff f8b0 	bl	80031f6 <prv_longest_unsigned_int_to_str>
                break;
 8004096:	e700      	b.n	8003e9a <prv_format+0x2ce>
                prv_double_to_str(lwi, (double)va_arg(arg, double));
 8004098:	9b01      	ldr	r3, [sp, #4]
 800409a:	3307      	adds	r3, #7
 800409c:	f023 0307 	bic.w	r3, r3, #7
 80040a0:	f103 0208 	add.w	r2, r3, #8
 80040a4:	9201      	str	r2, [sp, #4]
 80040a6:	ed93 0b00 	vldr	d0, [r3]
 80040aa:	4620      	mov	r0, r4
 80040ac:	f7ff fa80 	bl	80035b0 <prv_double_to_str>
                break;
 80040b0:	e6f3      	b.n	8003e9a <prv_format+0x2ce>
                int* ptr = (void*)va_arg(arg, int*);
 80040b2:	9b01      	ldr	r3, [sp, #4]
 80040b4:	1d1a      	adds	r2, r3, #4
 80040b6:	9201      	str	r2, [sp, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
                *ptr = (int)lwi->n_len; /* Write current length */
 80040ba:	6922      	ldr	r2, [r4, #16]
 80040bc:	601a      	str	r2, [r3, #0]
                break;
 80040be:	e6ec      	b.n	8003e9a <prv_format+0x2ce>
            case '%': lwi->out_fn(lwi, '%'); break;
 80040c0:	6963      	ldr	r3, [r4, #20]
 80040c2:	2125      	movs	r1, #37	@ 0x25
 80040c4:	4620      	mov	r0, r4
 80040c6:	4798      	blx	r3
 80040c8:	e6e7      	b.n	8003e9a <prv_format+0x2ce>
 80040ca:	bf00      	nop
 80040cc:	080049e0 	.word	0x080049e0
 80040d0:	080049d8 	.word	0x080049d8
                unsigned char* ptr =
 80040d4:	9b01      	ldr	r3, [sp, #4]
 80040d6:	1d1a      	adds	r2, r3, #4
 80040d8:	9201      	str	r2, [sp, #4]
 80040da:	681d      	ldr	r5, [r3, #0]
                int len = lwi->m.width, full_width;
 80040dc:	6a67      	ldr	r7, [r4, #36]	@ 0x24
                uint8_t is_space = lwi->m.flags.space == 1;
 80040de:	7f23      	ldrb	r3, [r4, #28]
 80040e0:	f003 0804 	and.w	r8, r3, #4
 80040e4:	f3c3 0380 	ubfx	r3, r3, #2, #1
                if (ptr == NULL || len == 0) {
 80040e8:	2d00      	cmp	r5, #0
 80040ea:	f43f aed6 	beq.w	8003e9a <prv_format+0x2ce>
 80040ee:	2f00      	cmp	r7, #0
 80040f0:	f43f aed3 	beq.w	8003e9a <prv_format+0x2ce>
                lwi->m.flags.zero = 1;  /* Prepend with zeros if necessary */
 80040f4:	7f22      	ldrb	r2, [r4, #28]
 80040f6:	f042 0208 	orr.w	r2, r2, #8
 80040fa:	7722      	strb	r2, [r4, #28]
                lwi->m.width = 0;       /* No width parameter */
 80040fc:	2100      	movs	r1, #0
 80040fe:	6261      	str	r1, [r4, #36]	@ 0x24
                lwi->m.base = 16;       /* Hex format */
 8004100:	2210      	movs	r2, #16
 8004102:	f884 2028 	strb.w	r2, [r4, #40]	@ 0x28
                lwi->m.flags.space = 0; /* Delete any flag for space */
 8004106:	7f22      	ldrb	r2, [r4, #28]
 8004108:	f361 0282 	bfi	r2, r1, #2, #1
 800410c:	7722      	strb	r2, [r4, #28]
                full_width = len * (2 + (int)is_space);
 800410e:	3302      	adds	r3, #2
 8004110:	fb07 f103 	mul.w	r1, r7, r3
                if (is_space && full_width > 0) {
 8004114:	f1b8 0f00 	cmp.w	r8, #0
 8004118:	d002      	beq.n	8004120 <prv_format+0x554>
 800411a:	2900      	cmp	r1, #0
 800411c:	dd00      	ble.n	8004120 <prv_format+0x554>
                    --full_width; /* Remove space after last number */
 800411e:	3901      	subs	r1, #1
                prv_out_str_before(lwi, full_width);
 8004120:	4689      	mov	r9, r1
 8004122:	4620      	mov	r0, r4
 8004124:	f7fe ff80 	bl	8003028 <prv_out_str_before>
                for (int i = 0; i < len; ++i, ++ptr) {
 8004128:	2600      	movs	r6, #0
 800412a:	e021      	b.n	8004170 <prv_format+0x5a4>
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 800412c:	2330      	movs	r3, #48	@ 0x30
 800412e:	4419      	add	r1, r3
 8004130:	4620      	mov	r0, r4
 8004132:	4790      	blx	r2
                    d = *ptr & 0x0F; /* Print LSB */
 8004134:	782b      	ldrb	r3, [r5, #0]
 8004136:	f003 030f 	and.w	r3, r3, #15
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 800413a:	6962      	ldr	r2, [r4, #20]
 800413c:	2b09      	cmp	r3, #9
 800413e:	d907      	bls.n	8004150 <prv_format+0x584>
 8004140:	7f61      	ldrb	r1, [r4, #29]
 8004142:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8004146:	d020      	beq.n	800418a <prv_format+0x5be>
 8004148:	2137      	movs	r1, #55	@ 0x37
 800414a:	e002      	b.n	8004152 <prv_format+0x586>
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 800414c:	2357      	movs	r3, #87	@ 0x57
 800414e:	e7ee      	b.n	800412e <prv_format+0x562>
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 8004150:	2130      	movs	r1, #48	@ 0x30
 8004152:	4419      	add	r1, r3
 8004154:	4620      	mov	r0, r4
 8004156:	4790      	blx	r2
                    if (is_space && i < (len - 1)) {
 8004158:	f1b8 0f00 	cmp.w	r8, #0
 800415c:	d006      	beq.n	800416c <prv_format+0x5a0>
 800415e:	1e7b      	subs	r3, r7, #1
 8004160:	42b3      	cmp	r3, r6
 8004162:	dd03      	ble.n	800416c <prv_format+0x5a0>
                        lwi->out_fn(lwi, ' '); /* Generate space between numbers */
 8004164:	6963      	ldr	r3, [r4, #20]
 8004166:	2120      	movs	r1, #32
 8004168:	4620      	mov	r0, r4
 800416a:	4798      	blx	r3
                for (int i = 0; i < len; ++i, ++ptr) {
 800416c:	3601      	adds	r6, #1
 800416e:	3501      	adds	r5, #1
 8004170:	42be      	cmp	r6, r7
 8004172:	da0c      	bge.n	800418e <prv_format+0x5c2>
                    d = (*ptr >> 0x04) & 0x0F; /* Print MSB */
 8004174:	782b      	ldrb	r3, [r5, #0]
 8004176:	0919      	lsrs	r1, r3, #4
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 8004178:	6962      	ldr	r2, [r4, #20]
 800417a:	2b9f      	cmp	r3, #159	@ 0x9f
 800417c:	d9d6      	bls.n	800412c <prv_format+0x560>
 800417e:	7f63      	ldrb	r3, [r4, #29]
 8004180:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004184:	d0e2      	beq.n	800414c <prv_format+0x580>
 8004186:	2337      	movs	r3, #55	@ 0x37
 8004188:	e7d1      	b.n	800412e <prv_format+0x562>
                    lwi->out_fn(lwi, (char)(d) + (char)(d >= 10 ? ((lwi->m.flags.uc ? 'A' : 'a') - 10) : '0'));
 800418a:	2157      	movs	r1, #87	@ 0x57
 800418c:	e7e1      	b.n	8004152 <prv_format+0x586>
                prv_out_str_after(lwi, full_width);
 800418e:	4649      	mov	r1, r9
 8004190:	4620      	mov	r0, r4
 8004192:	f7fe fffd 	bl	8003190 <prv_out_str_after>
                break;
 8004196:	e680      	b.n	8003e9a <prv_format+0x2ce>
            default: lwi->out_fn(lwi, *fmt);
 8004198:	6963      	ldr	r3, [r4, #20]
 800419a:	4620      	mov	r0, r4
 800419c:	4798      	blx	r3
 800419e:	e67c      	b.n	8003e9a <prv_format+0x2ce>
    }
    lwi->out_fn(lwi, '\0'); /* Output last zero number */
 80041a0:	6963      	ldr	r3, [r4, #20]
 80041a2:	2100      	movs	r1, #0
 80041a4:	4620      	mov	r0, r4
 80041a6:	4798      	blx	r3
    if (IS_PRINT_MODE(lwi)) { /* Mutex only for print operation */
        lwprintf_sys_mutex_release(&lwi->lwobj->mutex);
    }
#endif /* LWPRINTF_CFG_OS && !LWPRINTF_CFG_OS_MANUAL_PROTECT */
    return 1;
}
 80041a8:	2001      	movs	r0, #1
 80041aa:	b005      	add	sp, #20
 80041ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080041b0 <lwprintf_init_ex>:
 *                      are thread safe. Library utilizes stack-based variables
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwprintf_init_ex(lwprintf_t* lwobj, lwprintf_output_fn out_fn) {
    LWPRINTF_GET_LWOBJ(lwobj)->out_fn = out_fn;
 80041b0:	4603      	mov	r3, r0
 80041b2:	b110      	cbz	r0, 80041ba <lwprintf_init_ex+0xa>
 80041b4:	6019      	str	r1, [r3, #0]
            || !lwprintf_sys_mutex_create(&LWPRINTF_GET_LWOBJ(lwobj)->mutex))) {
        return 0;
    }
#endif /* LWPRINTF_CFG_OS */
    return 1;
}
 80041b6:	2001      	movs	r0, #1
 80041b8:	4770      	bx	lr
    LWPRINTF_GET_LWOBJ(lwobj)->out_fn = out_fn;
 80041ba:	4b01      	ldr	r3, [pc, #4]	@ (80041c0 <lwprintf_init_ex+0x10>)
 80041bc:	e7fa      	b.n	80041b4 <lwprintf_init_ex+0x4>
 80041be:	bf00      	nop
 80041c0:	200001a8 	.word	0x200001a8

080041c4 <lwprintf_vprintf_ex>:
 *                      `va_list` is a special type defined in `<cstdarg>`.
 * \return          The number of characters that would have been written if `n` had been sufficiently large,
 *                      not counting the terminating null character.
 */
int
lwprintf_vprintf_ex(lwprintf_t* const lwobj, const char* format, va_list arg) {
 80041c4:	b570      	push	{r4, r5, r6, lr}
 80041c6:	b08c      	sub	sp, #48	@ 0x30
 80041c8:	4604      	mov	r4, r0
 80041ca:	460d      	mov	r5, r1
 80041cc:	4616      	mov	r6, r2
    lwprintf_int_t fobj = {
 80041ce:	222c      	movs	r2, #44	@ 0x2c
 80041d0:	2100      	movs	r1, #0
 80041d2:	a801      	add	r0, sp, #4
 80041d4:	f000 f912 	bl	80043fc <memset>
        .lwobj = LWPRINTF_GET_LWOBJ(lwobj),
 80041d8:	b16c      	cbz	r4, 80041f6 <lwprintf_vprintf_ex+0x32>
    lwprintf_int_t fobj = {
 80041da:	9401      	str	r4, [sp, #4]
 80041dc:	9502      	str	r5, [sp, #8]
 80041de:	4b09      	ldr	r3, [pc, #36]	@ (8004204 <lwprintf_vprintf_ex+0x40>)
 80041e0:	9306      	str	r3, [sp, #24]
        .fmt = format,
        .buff = NULL,
        .buff_size = 0,
    };
    /* For direct print, output function must be set by user */
    if (fobj.lwobj->out_fn == NULL) {
 80041e2:	6823      	ldr	r3, [r4, #0]
 80041e4:	b15b      	cbz	r3, 80041fe <lwprintf_vprintf_ex+0x3a>
        return 0;
    }
    if (prv_format(&fobj, arg)) {
 80041e6:	4631      	mov	r1, r6
 80041e8:	a801      	add	r0, sp, #4
 80041ea:	f7ff fcef 	bl	8003bcc <prv_format>
 80041ee:	b920      	cbnz	r0, 80041fa <lwprintf_vprintf_ex+0x36>
        return (int)fobj.n_len;
    }
    return 0;
 80041f0:	2000      	movs	r0, #0
}
 80041f2:	b00c      	add	sp, #48	@ 0x30
 80041f4:	bd70      	pop	{r4, r5, r6, pc}
        .lwobj = LWPRINTF_GET_LWOBJ(lwobj),
 80041f6:	4c04      	ldr	r4, [pc, #16]	@ (8004208 <lwprintf_vprintf_ex+0x44>)
 80041f8:	e7ef      	b.n	80041da <lwprintf_vprintf_ex+0x16>
        return (int)fobj.n_len;
 80041fa:	9805      	ldr	r0, [sp, #20]
 80041fc:	e7f9      	b.n	80041f2 <lwprintf_vprintf_ex+0x2e>
        return 0;
 80041fe:	2000      	movs	r0, #0
 8004200:	e7f7      	b.n	80041f2 <lwprintf_vprintf_ex+0x2e>
 8004202:	bf00      	nop
 8004204:	08002fcb 	.word	0x08002fcb
 8004208:	200001a8 	.word	0x200001a8

0800420c <stm32_log_init>:
#include "main.h"

static lwprintf_t debug;

uint8_t stm32_log_init(lwprintf_output_fn out_fn)
{
 800420c:	b508      	push	{r3, lr}

	if(out_fn == NULL)
 800420e:	b128      	cbz	r0, 800421c <stm32_log_init+0x10>
 8004210:	4601      	mov	r1, r0
	{
		lwprintf_init_ex(&debug, stm32_log_out);
	}
	else
	{
		lwprintf_init_ex(&debug, out_fn);
 8004212:	4805      	ldr	r0, [pc, #20]	@ (8004228 <stm32_log_init+0x1c>)
 8004214:	f7ff ffcc 	bl	80041b0 <lwprintf_init_ex>
	}
	return 0;

}
 8004218:	2000      	movs	r0, #0
 800421a:	bd08      	pop	{r3, pc}
		lwprintf_init_ex(&debug, stm32_log_out);
 800421c:	4903      	ldr	r1, [pc, #12]	@ (800422c <stm32_log_init+0x20>)
 800421e:	4802      	ldr	r0, [pc, #8]	@ (8004228 <stm32_log_init+0x1c>)
 8004220:	f7ff ffc6 	bl	80041b0 <lwprintf_init_ex>
 8004224:	e7f8      	b.n	8004218 <stm32_log_init+0xc>
 8004226:	bf00      	nop
 8004228:	200001b0 	.word	0x200001b0
 800422c:	08000f49 	.word	0x08000f49

08004230 <stm32_log_timestamp>:
// Funcin para obtener la marca de tiempo (adapta segn sea necesario)
__attribute__((weak)) uint32_t stm32_log_timestamp(void) {
 8004230:	b508      	push	{r3, lr}
    // Implementa la obtencin de la marca de tiempo aqu (puede ser un contador o un reloj en tiempo real)
    return HAL_GetTick() ;
 8004232:	f7fd f925 	bl	8001480 <HAL_GetTick>
}
 8004236:	bd08      	pop	{r3, pc}

08004238 <stm32_log_write>:

// Funcin para escribir un mensaje de registro (adapta segn sea necesario)
void stm32_log_write(int level, const char* tag, const char* format, ...) {
    if (level <= STM32_LOG_LEVEL) {
 8004238:	2804      	cmp	r0, #4
 800423a:	dd00      	ble.n	800423e <stm32_log_write+0x6>
 800423c:	4770      	bx	lr
void stm32_log_write(int level, const char* tag, const char* format, ...) {
 800423e:	b40c      	push	{r2, r3}
 8004240:	b500      	push	{lr}
 8004242:	b083      	sub	sp, #12
        va_list args;
        va_start(args, format);
 8004244:	aa05      	add	r2, sp, #20
 8004246:	9201      	str	r2, [sp, #4]
        lwprintf_vprintf_ex(&debug, format, args);
 8004248:	9904      	ldr	r1, [sp, #16]
 800424a:	4804      	ldr	r0, [pc, #16]	@ (800425c <stm32_log_write+0x24>)
 800424c:	f7ff ffba 	bl	80041c4 <lwprintf_vprintf_ex>
        va_end(args);
    }
    return;
}
 8004250:	b003      	add	sp, #12
 8004252:	f85d eb04 	ldr.w	lr, [sp], #4
 8004256:	b002      	add	sp, #8
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	200001b0 	.word	0x200001b0

08004260 <malloc>:
 8004260:	4b02      	ldr	r3, [pc, #8]	@ (800426c <malloc+0xc>)
 8004262:	4601      	mov	r1, r0
 8004264:	6818      	ldr	r0, [r3, #0]
 8004266:	f000 b82d 	b.w	80042c4 <_malloc_r>
 800426a:	bf00      	nop
 800426c:	2000002c 	.word	0x2000002c

08004270 <free>:
 8004270:	4b02      	ldr	r3, [pc, #8]	@ (800427c <free+0xc>)
 8004272:	4601      	mov	r1, r0
 8004274:	6818      	ldr	r0, [r3, #0]
 8004276:	f000 b913 	b.w	80044a0 <_free_r>
 800427a:	bf00      	nop
 800427c:	2000002c 	.word	0x2000002c

08004280 <sbrk_aligned>:
 8004280:	b570      	push	{r4, r5, r6, lr}
 8004282:	4e0f      	ldr	r6, [pc, #60]	@ (80042c0 <sbrk_aligned+0x40>)
 8004284:	460c      	mov	r4, r1
 8004286:	6831      	ldr	r1, [r6, #0]
 8004288:	4605      	mov	r5, r0
 800428a:	b911      	cbnz	r1, 8004292 <sbrk_aligned+0x12>
 800428c:	f000 f8be 	bl	800440c <_sbrk_r>
 8004290:	6030      	str	r0, [r6, #0]
 8004292:	4621      	mov	r1, r4
 8004294:	4628      	mov	r0, r5
 8004296:	f000 f8b9 	bl	800440c <_sbrk_r>
 800429a:	1c43      	adds	r3, r0, #1
 800429c:	d103      	bne.n	80042a6 <sbrk_aligned+0x26>
 800429e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80042a2:	4620      	mov	r0, r4
 80042a4:	bd70      	pop	{r4, r5, r6, pc}
 80042a6:	1cc4      	adds	r4, r0, #3
 80042a8:	f024 0403 	bic.w	r4, r4, #3
 80042ac:	42a0      	cmp	r0, r4
 80042ae:	d0f8      	beq.n	80042a2 <sbrk_aligned+0x22>
 80042b0:	1a21      	subs	r1, r4, r0
 80042b2:	4628      	mov	r0, r5
 80042b4:	f000 f8aa 	bl	800440c <_sbrk_r>
 80042b8:	3001      	adds	r0, #1
 80042ba:	d1f2      	bne.n	80042a2 <sbrk_aligned+0x22>
 80042bc:	e7ef      	b.n	800429e <sbrk_aligned+0x1e>
 80042be:	bf00      	nop
 80042c0:	200001b8 	.word	0x200001b8

080042c4 <_malloc_r>:
 80042c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042c8:	1ccd      	adds	r5, r1, #3
 80042ca:	f025 0503 	bic.w	r5, r5, #3
 80042ce:	3508      	adds	r5, #8
 80042d0:	2d0c      	cmp	r5, #12
 80042d2:	bf38      	it	cc
 80042d4:	250c      	movcc	r5, #12
 80042d6:	2d00      	cmp	r5, #0
 80042d8:	4606      	mov	r6, r0
 80042da:	db01      	blt.n	80042e0 <_malloc_r+0x1c>
 80042dc:	42a9      	cmp	r1, r5
 80042de:	d904      	bls.n	80042ea <_malloc_r+0x26>
 80042e0:	230c      	movs	r3, #12
 80042e2:	6033      	str	r3, [r6, #0]
 80042e4:	2000      	movs	r0, #0
 80042e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80043c0 <_malloc_r+0xfc>
 80042ee:	f000 f869 	bl	80043c4 <__malloc_lock>
 80042f2:	f8d8 3000 	ldr.w	r3, [r8]
 80042f6:	461c      	mov	r4, r3
 80042f8:	bb44      	cbnz	r4, 800434c <_malloc_r+0x88>
 80042fa:	4629      	mov	r1, r5
 80042fc:	4630      	mov	r0, r6
 80042fe:	f7ff ffbf 	bl	8004280 <sbrk_aligned>
 8004302:	1c43      	adds	r3, r0, #1
 8004304:	4604      	mov	r4, r0
 8004306:	d158      	bne.n	80043ba <_malloc_r+0xf6>
 8004308:	f8d8 4000 	ldr.w	r4, [r8]
 800430c:	4627      	mov	r7, r4
 800430e:	2f00      	cmp	r7, #0
 8004310:	d143      	bne.n	800439a <_malloc_r+0xd6>
 8004312:	2c00      	cmp	r4, #0
 8004314:	d04b      	beq.n	80043ae <_malloc_r+0xea>
 8004316:	6823      	ldr	r3, [r4, #0]
 8004318:	4639      	mov	r1, r7
 800431a:	4630      	mov	r0, r6
 800431c:	eb04 0903 	add.w	r9, r4, r3
 8004320:	f000 f874 	bl	800440c <_sbrk_r>
 8004324:	4581      	cmp	r9, r0
 8004326:	d142      	bne.n	80043ae <_malloc_r+0xea>
 8004328:	6821      	ldr	r1, [r4, #0]
 800432a:	1a6d      	subs	r5, r5, r1
 800432c:	4629      	mov	r1, r5
 800432e:	4630      	mov	r0, r6
 8004330:	f7ff ffa6 	bl	8004280 <sbrk_aligned>
 8004334:	3001      	adds	r0, #1
 8004336:	d03a      	beq.n	80043ae <_malloc_r+0xea>
 8004338:	6823      	ldr	r3, [r4, #0]
 800433a:	442b      	add	r3, r5
 800433c:	6023      	str	r3, [r4, #0]
 800433e:	f8d8 3000 	ldr.w	r3, [r8]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	bb62      	cbnz	r2, 80043a0 <_malloc_r+0xdc>
 8004346:	f8c8 7000 	str.w	r7, [r8]
 800434a:	e00f      	b.n	800436c <_malloc_r+0xa8>
 800434c:	6822      	ldr	r2, [r4, #0]
 800434e:	1b52      	subs	r2, r2, r5
 8004350:	d420      	bmi.n	8004394 <_malloc_r+0xd0>
 8004352:	2a0b      	cmp	r2, #11
 8004354:	d917      	bls.n	8004386 <_malloc_r+0xc2>
 8004356:	1961      	adds	r1, r4, r5
 8004358:	42a3      	cmp	r3, r4
 800435a:	6025      	str	r5, [r4, #0]
 800435c:	bf18      	it	ne
 800435e:	6059      	strne	r1, [r3, #4]
 8004360:	6863      	ldr	r3, [r4, #4]
 8004362:	bf08      	it	eq
 8004364:	f8c8 1000 	streq.w	r1, [r8]
 8004368:	5162      	str	r2, [r4, r5]
 800436a:	604b      	str	r3, [r1, #4]
 800436c:	4630      	mov	r0, r6
 800436e:	f000 f82f 	bl	80043d0 <__malloc_unlock>
 8004372:	f104 000b 	add.w	r0, r4, #11
 8004376:	1d23      	adds	r3, r4, #4
 8004378:	f020 0007 	bic.w	r0, r0, #7
 800437c:	1ac2      	subs	r2, r0, r3
 800437e:	bf1c      	itt	ne
 8004380:	1a1b      	subne	r3, r3, r0
 8004382:	50a3      	strne	r3, [r4, r2]
 8004384:	e7af      	b.n	80042e6 <_malloc_r+0x22>
 8004386:	6862      	ldr	r2, [r4, #4]
 8004388:	42a3      	cmp	r3, r4
 800438a:	bf0c      	ite	eq
 800438c:	f8c8 2000 	streq.w	r2, [r8]
 8004390:	605a      	strne	r2, [r3, #4]
 8004392:	e7eb      	b.n	800436c <_malloc_r+0xa8>
 8004394:	4623      	mov	r3, r4
 8004396:	6864      	ldr	r4, [r4, #4]
 8004398:	e7ae      	b.n	80042f8 <_malloc_r+0x34>
 800439a:	463c      	mov	r4, r7
 800439c:	687f      	ldr	r7, [r7, #4]
 800439e:	e7b6      	b.n	800430e <_malloc_r+0x4a>
 80043a0:	461a      	mov	r2, r3
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	42a3      	cmp	r3, r4
 80043a6:	d1fb      	bne.n	80043a0 <_malloc_r+0xdc>
 80043a8:	2300      	movs	r3, #0
 80043aa:	6053      	str	r3, [r2, #4]
 80043ac:	e7de      	b.n	800436c <_malloc_r+0xa8>
 80043ae:	230c      	movs	r3, #12
 80043b0:	6033      	str	r3, [r6, #0]
 80043b2:	4630      	mov	r0, r6
 80043b4:	f000 f80c 	bl	80043d0 <__malloc_unlock>
 80043b8:	e794      	b.n	80042e4 <_malloc_r+0x20>
 80043ba:	6005      	str	r5, [r0, #0]
 80043bc:	e7d6      	b.n	800436c <_malloc_r+0xa8>
 80043be:	bf00      	nop
 80043c0:	200001bc 	.word	0x200001bc

080043c4 <__malloc_lock>:
 80043c4:	4801      	ldr	r0, [pc, #4]	@ (80043cc <__malloc_lock+0x8>)
 80043c6:	f000 b85b 	b.w	8004480 <__retarget_lock_acquire_recursive>
 80043ca:	bf00      	nop
 80043cc:	200002fc 	.word	0x200002fc

080043d0 <__malloc_unlock>:
 80043d0:	4801      	ldr	r0, [pc, #4]	@ (80043d8 <__malloc_unlock+0x8>)
 80043d2:	f000 b856 	b.w	8004482 <__retarget_lock_release_recursive>
 80043d6:	bf00      	nop
 80043d8:	200002fc 	.word	0x200002fc

080043dc <memcmp>:
 80043dc:	b510      	push	{r4, lr}
 80043de:	3901      	subs	r1, #1
 80043e0:	4402      	add	r2, r0
 80043e2:	4290      	cmp	r0, r2
 80043e4:	d101      	bne.n	80043ea <memcmp+0xe>
 80043e6:	2000      	movs	r0, #0
 80043e8:	e005      	b.n	80043f6 <memcmp+0x1a>
 80043ea:	7803      	ldrb	r3, [r0, #0]
 80043ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80043f0:	42a3      	cmp	r3, r4
 80043f2:	d001      	beq.n	80043f8 <memcmp+0x1c>
 80043f4:	1b18      	subs	r0, r3, r4
 80043f6:	bd10      	pop	{r4, pc}
 80043f8:	3001      	adds	r0, #1
 80043fa:	e7f2      	b.n	80043e2 <memcmp+0x6>

080043fc <memset>:
 80043fc:	4402      	add	r2, r0
 80043fe:	4603      	mov	r3, r0
 8004400:	4293      	cmp	r3, r2
 8004402:	d100      	bne.n	8004406 <memset+0xa>
 8004404:	4770      	bx	lr
 8004406:	f803 1b01 	strb.w	r1, [r3], #1
 800440a:	e7f9      	b.n	8004400 <memset+0x4>

0800440c <_sbrk_r>:
 800440c:	b538      	push	{r3, r4, r5, lr}
 800440e:	4d06      	ldr	r5, [pc, #24]	@ (8004428 <_sbrk_r+0x1c>)
 8004410:	2300      	movs	r3, #0
 8004412:	4604      	mov	r4, r0
 8004414:	4608      	mov	r0, r1
 8004416:	602b      	str	r3, [r5, #0]
 8004418:	f7fc ff12 	bl	8001240 <_sbrk>
 800441c:	1c43      	adds	r3, r0, #1
 800441e:	d102      	bne.n	8004426 <_sbrk_r+0x1a>
 8004420:	682b      	ldr	r3, [r5, #0]
 8004422:	b103      	cbz	r3, 8004426 <_sbrk_r+0x1a>
 8004424:	6023      	str	r3, [r4, #0]
 8004426:	bd38      	pop	{r3, r4, r5, pc}
 8004428:	200002f8 	.word	0x200002f8

0800442c <__errno>:
 800442c:	4b01      	ldr	r3, [pc, #4]	@ (8004434 <__errno+0x8>)
 800442e:	6818      	ldr	r0, [r3, #0]
 8004430:	4770      	bx	lr
 8004432:	bf00      	nop
 8004434:	2000002c 	.word	0x2000002c

08004438 <__libc_init_array>:
 8004438:	b570      	push	{r4, r5, r6, lr}
 800443a:	4d0d      	ldr	r5, [pc, #52]	@ (8004470 <__libc_init_array+0x38>)
 800443c:	4c0d      	ldr	r4, [pc, #52]	@ (8004474 <__libc_init_array+0x3c>)
 800443e:	1b64      	subs	r4, r4, r5
 8004440:	10a4      	asrs	r4, r4, #2
 8004442:	2600      	movs	r6, #0
 8004444:	42a6      	cmp	r6, r4
 8004446:	d109      	bne.n	800445c <__libc_init_array+0x24>
 8004448:	4d0b      	ldr	r5, [pc, #44]	@ (8004478 <__libc_init_array+0x40>)
 800444a:	4c0c      	ldr	r4, [pc, #48]	@ (800447c <__libc_init_array+0x44>)
 800444c:	f000 f872 	bl	8004534 <_init>
 8004450:	1b64      	subs	r4, r4, r5
 8004452:	10a4      	asrs	r4, r4, #2
 8004454:	2600      	movs	r6, #0
 8004456:	42a6      	cmp	r6, r4
 8004458:	d105      	bne.n	8004466 <__libc_init_array+0x2e>
 800445a:	bd70      	pop	{r4, r5, r6, pc}
 800445c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004460:	4798      	blx	r3
 8004462:	3601      	adds	r6, #1
 8004464:	e7ee      	b.n	8004444 <__libc_init_array+0xc>
 8004466:	f855 3b04 	ldr.w	r3, [r5], #4
 800446a:	4798      	blx	r3
 800446c:	3601      	adds	r6, #1
 800446e:	e7f2      	b.n	8004456 <__libc_init_array+0x1e>
 8004470:	08004f50 	.word	0x08004f50
 8004474:	08004f50 	.word	0x08004f50
 8004478:	08004f50 	.word	0x08004f50
 800447c:	08004f54 	.word	0x08004f54

08004480 <__retarget_lock_acquire_recursive>:
 8004480:	4770      	bx	lr

08004482 <__retarget_lock_release_recursive>:
 8004482:	4770      	bx	lr

08004484 <memcpy>:
 8004484:	440a      	add	r2, r1
 8004486:	4291      	cmp	r1, r2
 8004488:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800448c:	d100      	bne.n	8004490 <memcpy+0xc>
 800448e:	4770      	bx	lr
 8004490:	b510      	push	{r4, lr}
 8004492:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004496:	f803 4f01 	strb.w	r4, [r3, #1]!
 800449a:	4291      	cmp	r1, r2
 800449c:	d1f9      	bne.n	8004492 <memcpy+0xe>
 800449e:	bd10      	pop	{r4, pc}

080044a0 <_free_r>:
 80044a0:	b538      	push	{r3, r4, r5, lr}
 80044a2:	4605      	mov	r5, r0
 80044a4:	2900      	cmp	r1, #0
 80044a6:	d041      	beq.n	800452c <_free_r+0x8c>
 80044a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044ac:	1f0c      	subs	r4, r1, #4
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	bfb8      	it	lt
 80044b2:	18e4      	addlt	r4, r4, r3
 80044b4:	f7ff ff86 	bl	80043c4 <__malloc_lock>
 80044b8:	4a1d      	ldr	r2, [pc, #116]	@ (8004530 <_free_r+0x90>)
 80044ba:	6813      	ldr	r3, [r2, #0]
 80044bc:	b933      	cbnz	r3, 80044cc <_free_r+0x2c>
 80044be:	6063      	str	r3, [r4, #4]
 80044c0:	6014      	str	r4, [r2, #0]
 80044c2:	4628      	mov	r0, r5
 80044c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044c8:	f7ff bf82 	b.w	80043d0 <__malloc_unlock>
 80044cc:	42a3      	cmp	r3, r4
 80044ce:	d908      	bls.n	80044e2 <_free_r+0x42>
 80044d0:	6820      	ldr	r0, [r4, #0]
 80044d2:	1821      	adds	r1, r4, r0
 80044d4:	428b      	cmp	r3, r1
 80044d6:	bf01      	itttt	eq
 80044d8:	6819      	ldreq	r1, [r3, #0]
 80044da:	685b      	ldreq	r3, [r3, #4]
 80044dc:	1809      	addeq	r1, r1, r0
 80044de:	6021      	streq	r1, [r4, #0]
 80044e0:	e7ed      	b.n	80044be <_free_r+0x1e>
 80044e2:	461a      	mov	r2, r3
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	b10b      	cbz	r3, 80044ec <_free_r+0x4c>
 80044e8:	42a3      	cmp	r3, r4
 80044ea:	d9fa      	bls.n	80044e2 <_free_r+0x42>
 80044ec:	6811      	ldr	r1, [r2, #0]
 80044ee:	1850      	adds	r0, r2, r1
 80044f0:	42a0      	cmp	r0, r4
 80044f2:	d10b      	bne.n	800450c <_free_r+0x6c>
 80044f4:	6820      	ldr	r0, [r4, #0]
 80044f6:	4401      	add	r1, r0
 80044f8:	1850      	adds	r0, r2, r1
 80044fa:	4283      	cmp	r3, r0
 80044fc:	6011      	str	r1, [r2, #0]
 80044fe:	d1e0      	bne.n	80044c2 <_free_r+0x22>
 8004500:	6818      	ldr	r0, [r3, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	6053      	str	r3, [r2, #4]
 8004506:	4408      	add	r0, r1
 8004508:	6010      	str	r0, [r2, #0]
 800450a:	e7da      	b.n	80044c2 <_free_r+0x22>
 800450c:	d902      	bls.n	8004514 <_free_r+0x74>
 800450e:	230c      	movs	r3, #12
 8004510:	602b      	str	r3, [r5, #0]
 8004512:	e7d6      	b.n	80044c2 <_free_r+0x22>
 8004514:	6820      	ldr	r0, [r4, #0]
 8004516:	1821      	adds	r1, r4, r0
 8004518:	428b      	cmp	r3, r1
 800451a:	bf04      	itt	eq
 800451c:	6819      	ldreq	r1, [r3, #0]
 800451e:	685b      	ldreq	r3, [r3, #4]
 8004520:	6063      	str	r3, [r4, #4]
 8004522:	bf04      	itt	eq
 8004524:	1809      	addeq	r1, r1, r0
 8004526:	6021      	streq	r1, [r4, #0]
 8004528:	6054      	str	r4, [r2, #4]
 800452a:	e7ca      	b.n	80044c2 <_free_r+0x22>
 800452c:	bd38      	pop	{r3, r4, r5, pc}
 800452e:	bf00      	nop
 8004530:	200001bc 	.word	0x200001bc

08004534 <_init>:
 8004534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004536:	bf00      	nop
 8004538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800453a:	bc08      	pop	{r3}
 800453c:	469e      	mov	lr, r3
 800453e:	4770      	bx	lr

08004540 <_fini>:
 8004540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004542:	bf00      	nop
 8004544:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004546:	bc08      	pop	{r3}
 8004548:	469e      	mov	lr, r3
 800454a:	4770      	bx	lr

Disassembly of section .code_in_ram:

0800454c <mcuJumpToApplication>:
{
 800454c:	b510      	push	{r4, lr}
 800454e:	4604      	mov	r4, r0
   FLASH->CR |= FLASH_CR_LOCK;
 8004550:	4a26      	ldr	r2, [pc, #152]	@ (80045ec <mcuJumpToApplication+0xa0>)
 8004552:	6913      	ldr	r3, [r2, #16]
 8004554:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004558:	6113      	str	r3, [r2, #16]
   NVIC->ICER[0] = 0xFFFFFFFF;
 800455a:	4b25      	ldr	r3, [pc, #148]	@ (80045f0 <mcuJumpToApplication+0xa4>)
 800455c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004560:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
   NVIC->ICER[1] = 0xFFFFFFFF;
 8004564:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
   NVIC->ICER[2] = 0xFFFFFFFF;
 8004568:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
   NVIC->ICER[3] = 0xFFFFFFFF;
 800456c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
   NVIC->ICER[4] = 0xFFFFFFFF;
 8004570:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
   NVIC->ICER[5] = 0xFFFFFFFF;
 8004574:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
   NVIC->ICER[6] = 0xFFFFFFFF;
 8004578:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
   NVIC->ICER[7] = 0xFFFFFFFF;
 800457c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
   NVIC->ICPR[0] = 0xFFFFFFFF;
 8004580:	f8c3 2180 	str.w	r2, [r3, #384]	@ 0x180
   NVIC->ICPR[1] = 0xFFFFFFFF;
 8004584:	f8c3 2184 	str.w	r2, [r3, #388]	@ 0x184
   NVIC->ICPR[2] = 0xFFFFFFFF;
 8004588:	f8c3 2188 	str.w	r2, [r3, #392]	@ 0x188
   NVIC->ICPR[3] = 0xFFFFFFFF;
 800458c:	f8c3 218c 	str.w	r2, [r3, #396]	@ 0x18c
   NVIC->ICPR[4] = 0xFFFFFFFF;
 8004590:	f8c3 2190 	str.w	r2, [r3, #400]	@ 0x190
   NVIC->ICPR[5] = 0xFFFFFFFF;
 8004594:	f8c3 2194 	str.w	r2, [r3, #404]	@ 0x194
   NVIC->ICPR[6] = 0xFFFFFFFF;
 8004598:	f8c3 2198 	str.w	r2, [r3, #408]	@ 0x198
   NVIC->ICPR[7] = 0xFFFFFFFF;
 800459c:	f8c3 219c 	str.w	r2, [r3, #412]	@ 0x19c
   SysTick->CTRL = 0;
 80045a0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80045a4:	2200      	movs	r2, #0
 80045a6:	611a      	str	r2, [r3, #16]
   SCB->ICSR |= SCB_ICSR_PENDSTCLR_Msk;
 80045a8:	f503 6350 	add.w	r3, r3, #3328	@ 0xd00
 80045ac:	685a      	ldr	r2, [r3, #4]
 80045ae:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 80045b2:	605a      	str	r2, [r3, #4]
   SCB->SHCSR &= ~(SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk |
 80045b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045b6:	f422 22e0 	bic.w	r2, r2, #458752	@ 0x70000
 80045ba:	625a      	str	r2, [r3, #36]	@ 0x24
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80045bc:	f3ef 8314 	mrs	r3, CONTROL
   if(__get_CONTROL() & CONTROL_SPSEL_Msk)
 80045c0:	f013 0f02 	tst.w	r3, #2
 80045c4:	d00b      	beq.n	80045de <mcuJumpToApplication+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80045c6:	f3ef 8309 	mrs	r3, PSP
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80045ca:	f383 8808 	msr	MSP, r3
  __ASM volatile ("MRS %0, control" : "=r" (result) );
 80045ce:	f3ef 8314 	mrs	r3, CONTROL
     __set_CONTROL( __get_CONTROL() & ~CONTROL_SPSEL_Msk);
 80045d2:	f023 0302 	bic.w	r3, r3, #2
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80045d6:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80045da:	f3bf 8f6f 	isb	sy
   stackPointer = *((uint32_t*)address);
 80045de:	6820      	ldr	r0, [r4, #0]
   programCounter = *((uint32_t*)(address+4));
 80045e0:	6861      	ldr	r1, [r4, #4]
   SCB->VTOR = (uint32_t) address;
 80045e2:	4b04      	ldr	r3, [pc, #16]	@ (80045f4 <mcuJumpToApplication+0xa8>)
 80045e4:	609c      	str	r4, [r3, #8]
   mcuBootAppImageAsm(stackPointer, programCounter);
 80045e6:	f7fe fb15 	bl	8002c14 <mcuBootAppImageAsm>
 80045ea:	bf00      	nop
 80045ec:	40023c00 	.word	0x40023c00
 80045f0:	e000e100 	.word	0xe000e100
 80045f4:	e000ed00 	.word	0xe000ed00
