\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1add__crc}{gr\+::lora\+\_\+sdr\+::add\+\_\+crc}} \\*This block add Lo\+Ra C\+RC (Cyclic redundancy check) into the payload, more info see \mbox{\hyperlink{classgr_1_1lora__sdr_1_1add__crc__impl}{add\+\_\+crc\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1add__crc}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1add__crc__impl}{gr\+::lora\+\_\+sdr\+::add\+\_\+crc\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1add__crc__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1crc__verif}{gr\+::lora\+\_\+sdr\+::crc\+\_\+verif}} \\*Verifies if the included crc is correct or not for more information about the implementation visit crc\+\_\+verify\+\_\+impl }{\pageref{classgr_1_1lora__sdr_1_1crc__verif}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1crc__verif__impl}{gr\+::lora\+\_\+sdr\+::crc\+\_\+verif\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1crc__verif__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1data__source}{gr\+::lora\+\_\+sdr\+::data\+\_\+source}} \\*Data source that can both generate random strings or static strings, for more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1data__source__impl}{data\+\_\+source\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1data__source}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1data__source__impl}{gr\+::lora\+\_\+sdr\+::data\+\_\+source\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1data__source__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1deinterleaver}{gr\+::lora\+\_\+sdr\+::deinterleaver}} \\*Deinterleaves the received payload, for more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1deinterleaver__impl}{deinterleaver\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1deinterleaver}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1deinterleaver__impl}{gr\+::lora\+\_\+sdr\+::deinterleaver\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1deinterleaver__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1dewhitening}{gr\+::lora\+\_\+sdr\+::dewhitening}} \\*Dewhites the received payload, for more information about the implementation visit crc\+\_\+verify\+\_\+impl }{\pageref{classgr_1_1lora__sdr_1_1dewhitening}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1dewhitening__impl}{gr\+::lora\+\_\+sdr\+::dewhitening\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1dewhitening__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1err__measures}{gr\+::lora\+\_\+sdr\+::err\+\_\+measures}} \\*Simple block that can count and output the number of Bit Error\textquotesingle{}s (BE) ,for more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1err__measures__impl}{err\+\_\+measures\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1err__measures}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1err__measures__impl}{gr\+::lora\+\_\+sdr\+::err\+\_\+measures\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1err__measures__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1fft__demod}{gr\+::lora\+\_\+sdr\+::fft\+\_\+demod}} \\*F\+FT demodulation block ,for more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1fft__demod__impl}{fft\+\_\+demod\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1fft__demod}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1fft__demod__impl}{gr\+::lora\+\_\+sdr\+::fft\+\_\+demod\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1fft__demod__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1frame__sync}{gr\+::lora\+\_\+sdr\+::frame\+\_\+sync}} \\*Block that is able to detect the received spectrum and start to find the data such that it can be decoded. This block is at the heart of the the RX (decoding) side and houses a lot of logic and data manipulation. For more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1frame__sync__impl}{frame\+\_\+sync\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1frame__sync}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1frame__sync__impl}{gr\+::lora\+\_\+sdr\+::frame\+\_\+sync\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1frame__sync__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1gray__decode}{gr\+::lora\+\_\+sdr\+::gray\+\_\+decode}} \\*Decode the received payload with the inverse gray mapping in order to obtain the send message. For more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1gray__decode__impl}{gray\+\_\+decode\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1gray__decode}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1gray__decode__impl}{gr\+::lora\+\_\+sdr\+::gray\+\_\+decode\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1gray__decode__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1gray__enc}{gr\+::lora\+\_\+sdr\+::gray\+\_\+enc}} \\*Modulate the payload with an Gray map. This ensures that bits are modulated such that two subsequent symbols differ one bit. For more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1gray__enc__impl}{gray\+\_\+enc\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1gray__enc}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1gray__enc__impl}{gr\+::lora\+\_\+sdr\+::gray\+\_\+enc\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1gray__enc__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1hamming__dec}{gr\+::lora\+\_\+sdr\+::hamming\+\_\+dec}} \\*Hamming decoding stage, decode the received payload. If necessary this block will preform error detection and correction using the hamming code parity bits. For more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1hamming__dec__impl}{hamming\+\_\+dec\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1hamming__dec}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1hamming__dec__impl}{gr\+::lora\+\_\+sdr\+::hamming\+\_\+dec\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1hamming__dec__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1hamming__enc}{gr\+::lora\+\_\+sdr\+::hamming\+\_\+enc}} \\*Add hamming code to the to be sent playload. This means extra party bits are added to the payload to be able to recover from bit errors during transmission For more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1hamming__enc__impl}{hamming\+\_\+enc\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1hamming__enc}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1hamming__enc__impl}{gr\+::lora\+\_\+sdr\+::hamming\+\_\+enc\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1hamming__enc__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1header}{gr\+::lora\+\_\+sdr\+::header}} \\*Encode the header of the data package For more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1header__impl}{header\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1header}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1header__decoder}{gr\+::lora\+\_\+sdr\+::header\+\_\+decoder}} \\*Decode the header of the data spackage. For more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1header__decoder__impl}{header\+\_\+decoder\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1header__decoder}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1header__decoder__impl}{gr\+::lora\+\_\+sdr\+::header\+\_\+decoder\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1header__decoder__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1header__impl}{gr\+::lora\+\_\+sdr\+::header\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1header__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1interleaver}{gr\+::lora\+\_\+sdr\+::interleaver}} \\*Interleaves the to be sent data, in order to gain more resilience against bit transmission errors For more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1interleaver__impl}{interleaver\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1interleaver}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1interleaver__impl}{gr\+::lora\+\_\+sdr\+::interleaver\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1interleaver__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{structkiss__fft__cpx}{kiss\+\_\+fft\+\_\+cpx}} }{\pageref{structkiss__fft__cpx}}{}
\item\contentsline{section}{\mbox{\hyperlink{structkiss__fft__state}{kiss\+\_\+fft\+\_\+state}} }{\pageref{structkiss__fft__state}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1lora__sdr}{gr\+::lora\+\_\+sdr\+::lora\+\_\+sdr}} \\*$<$+description of block+$>$ }{\pageref{classgr_1_1lora__sdr_1_1lora__sdr}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1lora__sdr__impl}{gr\+::lora\+\_\+sdr\+::lora\+\_\+sdr\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1lora__sdr__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1modulate}{gr\+::lora\+\_\+sdr\+::modulate}} \\*End block of the sending side that modulates the final to be sent data to the Lo\+Ra standard For more information about the implementation visit \mbox{\hyperlink{classgr_1_1lora__sdr_1_1modulate__impl}{modulate\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1modulate}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1modulate__impl}{gr\+::lora\+\_\+sdr\+::modulate\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1modulate__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1RH__RF95__header}{gr\+::lora\+\_\+sdr\+::\+R\+H\+\_\+\+R\+F95\+\_\+header}} \\*Encode the data in the R\+H\+\_\+\+R\+F95 header format For more information about the implementation visit R\+H\+\_\+\+R\+F95\+\_\+impl }{\pageref{classgr_1_1lora__sdr_1_1RH__RF95__header}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1RH__RF95__header__impl}{gr\+::lora\+\_\+sdr\+::\+R\+H\+\_\+\+R\+F95\+\_\+header\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1RH__RF95__header__impl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1whitening}{gr\+::lora\+\_\+sdr\+::whitening}} \\*$<$+description of block+$>$ }{\pageref{classgr_1_1lora__sdr_1_1whitening}}{}
\item\contentsline{section}{\mbox{\hyperlink{classgr_1_1lora__sdr_1_1whitening__impl}{gr\+::lora\+\_\+sdr\+::whitening\+\_\+impl}} }{\pageref{classgr_1_1lora__sdr_1_1whitening__impl}}{}
\end{DoxyCompactList}
