INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sources_1/new/Mem_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.srcs/sim_1/new/tb_mem_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_mem_data
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ARCHIVE/VIVADO_WORKPLACE/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
