// Seed: 788724373
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4
);
  wire id_6;
  wire id_7;
  wire id_8 = 1, id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input wor id_4,
    input wire id_5,
    output supply1 id_6
);
  wor id_8, id_9;
  wire id_10;
  assign id_9 = id_9 ? id_9 : id_5;
  module_0(
      id_1, id_5, id_4, id_9, id_9
  );
  assign id_10 = id_10;
endmodule
