<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p948" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_948{left:484px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_948{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_948{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_948{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_948{left:359px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_948{left:69px;bottom:949px;letter-spacing:0.13px;}
#t7_948{left:69px;bottom:924px;letter-spacing:-0.15px;word-spacing:-0.96px;}
#t8_948{left:69px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_948{left:69px;bottom:891px;letter-spacing:-0.13px;}
#ta_948{left:101px;bottom:897px;}
#tb_948{left:116px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tc_948{left:69px;bottom:874px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_948{left:69px;bottom:851px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_948{left:69px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_948{left:69px;bottom:817px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#tg_948{left:69px;bottom:800px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#th_948{left:69px;bottom:778px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#ti_948{left:69px;bottom:761px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tj_948{left:69px;bottom:744px;letter-spacing:-0.13px;word-spacing:-1.09px;}
#tk_948{left:69px;bottom:727px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tl_948{left:69px;bottom:704px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tm_948{left:69px;bottom:687px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tn_948{left:69px;bottom:664px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#to_948{left:69px;bottom:648px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tp_948{left:69px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_948{left:69px;bottom:608px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#tr_948{left:737px;bottom:608px;letter-spacing:-0.15px;}
#ts_948{left:792px;bottom:608px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#tt_948{left:69px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tu_948{left:69px;bottom:568px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tv_948{left:69px;bottom:551px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tw_948{left:69px;bottom:535px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_948{left:149px;bottom:535px;letter-spacing:-0.15px;}
#ty_948{left:204px;bottom:535px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_948{left:69px;bottom:495px;letter-spacing:0.13px;}
#t10_948{left:69px;bottom:470px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t11_948{left:90px;bottom:452px;letter-spacing:-0.11px;}
#t12_948{left:363px;bottom:452px;}
#t13_948{left:374px;bottom:452px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_948{left:90px;bottom:434px;letter-spacing:-0.12px;}
#t15_948{left:90px;bottom:415px;letter-spacing:-0.12px;}
#t16_948{left:395px;bottom:415px;}
#t17_948{left:406px;bottom:415px;letter-spacing:-0.11px;}
#t18_948{left:69px;bottom:379px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t19_948{left:90px;bottom:360px;letter-spacing:-0.12px;}
#t1a_948{left:366px;bottom:360px;}
#t1b_948{left:377px;bottom:360px;letter-spacing:-0.11px;}
#t1c_948{left:90px;bottom:342px;letter-spacing:-0.12px;}
#t1d_948{left:90px;bottom:324px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1e_948{left:430px;bottom:324px;}
#t1f_948{left:441px;bottom:324px;letter-spacing:-0.12px;}
#t1g_948{left:69px;bottom:287px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1h_948{left:90px;bottom:269px;letter-spacing:-0.12px;}
#t1i_948{left:90px;bottom:250px;letter-spacing:-0.12px;}
#t1j_948{left:90px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1k_948{left:90px;bottom:214px;letter-spacing:-0.13px;}
#t1l_948{left:69px;bottom:177px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1m_948{left:90px;bottom:159px;letter-spacing:-0.12px;}
#t1n_948{left:90px;bottom:140px;letter-spacing:-0.12px;}
#t1o_948{left:90px;bottom:122px;letter-spacing:-0.12px;}
#t1p_948{left:85px;bottom:1065px;letter-spacing:-0.13px;}
#t1q_948{left:160px;bottom:1065px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1r_948{left:287px;bottom:1065px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1s_948{left:431px;bottom:1065px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1t_948{left:585px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1u_948{left:740px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1v_948{left:100px;bottom:1040px;}
#t1w_948{left:183px;bottom:1040px;letter-spacing:-0.18px;}
#t1x_948{left:270px;bottom:1040px;letter-spacing:-0.12px;}
#t1y_948{left:423px;bottom:1040px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_948{left:606px;bottom:1040px;letter-spacing:-0.13px;}
#t20_948{left:761px;bottom:1040px;letter-spacing:-0.12px;}
#t21_948{left:100px;bottom:1016px;}
#t22_948{left:183px;bottom:1016px;letter-spacing:-0.17px;}
#t23_948{left:276px;bottom:1016px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t24_948{left:428px;bottom:1016px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_948{left:576px;bottom:1016px;letter-spacing:-0.12px;}
#t26_948{left:761px;bottom:1016px;letter-spacing:-0.12px;}
#t27_948{left:100px;bottom:991px;}
#t28_948{left:168px;bottom:991px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t29_948{left:276px;bottom:991px;letter-spacing:-0.12px;}
#t2a_948{left:424px;bottom:991px;letter-spacing:-0.12px;}
#t2b_948{left:576px;bottom:991px;letter-spacing:-0.12px;}
#t2c_948{left:761px;bottom:991px;letter-spacing:-0.12px;}

.s1_948{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_948{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_948{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_948{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s5_948{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s6_948{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_948{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s8_948{font-size:14px;font-family:Symbol_5kh;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts948" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg948Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg948" style="-webkit-user-select: none;"><object width="935" height="1210" data="948/948.svg" type="image/svg+xml" id="pdf948" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_948" class="t s1_948">PADDSB/PADDSW—Add Packed Signed Integers with Signed Saturation </span>
<span id="t2_948" class="t s2_948">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_948" class="t s1_948">4-214 </span><span id="t4_948" class="t s1_948">Vol. 2B </span>
<span id="t5_948" class="t s3_948">Instruction Operand Encoding </span>
<span id="t6_948" class="t s3_948">Description </span>
<span id="t7_948" class="t s4_948">Performs a SIMD add of the packed signed integers from the source operand (second operand) and the destination </span>
<span id="t8_948" class="t s4_948">operand (first operand), and stores the packed integer results in the destination operand. See Figure 9-4 in the </span>
<span id="t9_948" class="t s4_948">Intel </span>
<span id="ta_948" class="t s5_948">® </span>
<span id="tb_948" class="t s4_948">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for an illustration of a SIMD operation. </span>
<span id="tc_948" class="t s4_948">Overflow is handled with signed saturation, as described in the following paragraphs. </span>
<span id="td_948" class="t s4_948">(V)PADDSB performs a SIMD add of the packed signed integers with saturation from the first source operand and </span>
<span id="te_948" class="t s4_948">second source operand and stores the packed integer results in the destination operand. When an individual byte </span>
<span id="tf_948" class="t s4_948">result is beyond the range of a signed byte integer (that is, greater than 7FH or less than 80H), the saturated value </span>
<span id="tg_948" class="t s4_948">of 7FH or 80H, respectively, is written to the destination operand. </span>
<span id="th_948" class="t s4_948">(V)PADDSW performs a SIMD add of the packed signed word integers with saturation from the first source operand </span>
<span id="ti_948" class="t s4_948">and second source operand and stores the packed integer results in the destination operand. When an individual </span>
<span id="tj_948" class="t s4_948">word result is beyond the range of a signed word integer (that is, greater than 7FFFH or less than 8000H), the satu- </span>
<span id="tk_948" class="t s4_948">rated value of 7FFFH or 8000H, respectively, is written to the destination operand. </span>
<span id="tl_948" class="t s4_948">EVEX encoded versions: The first source operand is an ZMM/YMM/XMM register. The second source operand is an </span>
<span id="tm_948" class="t s4_948">ZMM/YMM/XMM register or a memory location. The destination operand is an ZMM/YMM/XMM register. </span>
<span id="tn_948" class="t s4_948">VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register </span>
<span id="to_948" class="t s4_948">or a 256-bit memory location. The destination operand is a YMM register. </span>
<span id="tp_948" class="t s4_948">VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM </span>
<span id="tq_948" class="t s4_948">register or 128-bit memory location. The destination operand is an XMM register. The upper bits (</span><span id="tr_948" class="t s6_948">MAXVL-1</span><span id="ts_948" class="t s4_948">:128) of </span>
<span id="tt_948" class="t s4_948">the corresponding register destination are zeroed. </span>
<span id="tu_948" class="t s4_948">128-bit Legacy SSE version: The first source operand is an XMM register. The second operand can be an XMM </span>
<span id="tv_948" class="t s4_948">register or an 128-bit memory location. The destination is not distinct from the first source XMM register and the </span>
<span id="tw_948" class="t s4_948">upper bits (</span><span id="tx_948" class="t s6_948">MAXVL-1</span><span id="ty_948" class="t s4_948">:128) of the corresponding register destination are unmodified. </span>
<span id="tz_948" class="t s3_948">Operation </span>
<span id="t10_948" class="t s7_948">PADDSB (With 64-bit Operands) </span>
<span id="t11_948" class="t s6_948">DEST[7:0] := SaturateToSignedByte(DEST[7:0] </span><span id="t12_948" class="t s8_948">+ </span><span id="t13_948" class="t s6_948">SRC (7:0]); </span>
<span id="t14_948" class="t s6_948">(* Repeat add operation for 2nd through 7th bytes *) </span>
<span id="t15_948" class="t s6_948">DEST[63:56] := SaturateToSignedByte(DEST[63:56] </span><span id="t16_948" class="t s8_948">+ </span><span id="t17_948" class="t s6_948">SRC[63:56] ); </span>
<span id="t18_948" class="t s7_948">PADDSB (With 128-bit Operands) </span>
<span id="t19_948" class="t s6_948">DEST[7:0] := SaturateToSignedByte (DEST[7:0] </span><span id="t1a_948" class="t s8_948">+ </span><span id="t1b_948" class="t s6_948">SRC[7:0]); </span>
<span id="t1c_948" class="t s6_948">(* Repeat add operation for 2nd through 14th bytes *) </span>
<span id="t1d_948" class="t s6_948">DEST[127:120] := SaturateToSignedByte (DEST[111:120] </span><span id="t1e_948" class="t s8_948">+ </span><span id="t1f_948" class="t s6_948">SRC[127:120]); </span>
<span id="t1g_948" class="t s7_948">VPADDSB (VEX.128 Encoded Version) </span>
<span id="t1h_948" class="t s6_948">DEST[7:0] := SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]); </span>
<span id="t1i_948" class="t s6_948">(* Repeat subtract operation for 2nd through 14th bytes *) </span>
<span id="t1j_948" class="t s6_948">DEST[127:120] := SaturateToSignedByte (SRC1[111:120] + SRC2[127:120]); </span>
<span id="t1k_948" class="t s6_948">DEST[MAXVL-1:128] := 0 </span>
<span id="t1l_948" class="t s7_948">VPADDSB (VEX.256 Encoded Version) </span>
<span id="t1m_948" class="t s6_948">DEST[7:0] := SaturateToSignedByte (SRC1[7:0] + SRC2[7:0]); </span>
<span id="t1n_948" class="t s6_948">(* Repeat add operation for 2nd through 31st bytes *) </span>
<span id="t1o_948" class="t s6_948">DEST[255:248] := SaturateToSignedByte (SRC1[255:248] + SRC2[255:248]); </span>
<span id="t1p_948" class="t s7_948">Op/En </span><span id="t1q_948" class="t s7_948">Tuple Type </span><span id="t1r_948" class="t s7_948">Operand 1 </span><span id="t1s_948" class="t s7_948">Operand 2 </span><span id="t1t_948" class="t s7_948">Operand 3 </span><span id="t1u_948" class="t s7_948">Operand 4 </span>
<span id="t1v_948" class="t s6_948">A </span><span id="t1w_948" class="t s6_948">N/A </span><span id="t1x_948" class="t s6_948">ModRM:reg (r, w) </span><span id="t1y_948" class="t s6_948">ModRM:r/m (r) </span><span id="t1z_948" class="t s6_948">N/A </span><span id="t20_948" class="t s6_948">N/A </span>
<span id="t21_948" class="t s6_948">B </span><span id="t22_948" class="t s6_948">N/A </span><span id="t23_948" class="t s6_948">ModRM:reg (w) </span><span id="t24_948" class="t s6_948">VEX.vvvv (r) </span><span id="t25_948" class="t s6_948">ModRM:r/m (r) </span><span id="t26_948" class="t s6_948">N/A </span>
<span id="t27_948" class="t s6_948">C </span><span id="t28_948" class="t s6_948">Full Mem </span><span id="t29_948" class="t s6_948">ModRM:reg (w) </span><span id="t2a_948" class="t s6_948">EVEX.vvvv (r) </span><span id="t2b_948" class="t s6_948">ModRM:r/m (r) </span><span id="t2c_948" class="t s6_948">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
