DEFINE
adFld1_10 := m_vsaR.vsaR_adFld1[1:0];
adFld2_10 := m_vsaR.vsaR_adFld2[1:0];
state_2 := m_vsaR.vsaR_State[2:2];
funFld_20 := m_vsaR.vsaR_funFld[2:0];

PSLSPEC
always (!(m_vsaR.vsaR_regRegALU = 0d1_1 & funFld_20 = 0b3_100 & adFld1_10 = adFld2_10) | (state_2 = 0d1_0 | m_vsaR.vsaR_ALUOutput = 0d5_0));
