set projDir "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/planAhead"
set projName "Integrate2"
set topName top
set device xc6slx9-2tqg144
if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
create_project $projName "$projDir/$projName" -part $device
set_property design_mode RTL [get_filesets sources_1]
set verilogSources [list "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/mojo_top_0.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reset_conditioner_1.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reset_conditioner_1.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reset_conditioner_1.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/state_4.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/multi_seven_seg_5.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/bcounter_6.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reg8bit_7.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reg8bit_7.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reg8bit_7.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reg8bit_7.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/main_11.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/alu_12.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/bin_to_dec_13.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/counter_14.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/seven_seg_15.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/decoder_16.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/button_conditioner_17.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/button_conditioner_17.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/button_conditioner_17.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/counter_20.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/edge_detector_21.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/edge_detector_21.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/edge_detector_21.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/button_conditioner_17.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/button_conditioner_17.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/button_conditioner_17.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/counter_20.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/propogate_28.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reg2bit_29.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/edge_detector_21.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/edge_detector_21.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/edge_detector_21.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/alu_12.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/pipeline_34.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/pipeline_34.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/pipeline_34.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/pipeline_34.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/pipeline_34.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/pipeline_34.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/counter_40.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/counter_41.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/counter_42.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/counter_43.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/randomizer_44.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/counter_45.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reg3bit_46.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/reg3bit_46.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/pn_gen_48.v" "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/work/verilog/pn_gen_48.v"]
import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
set ucfSources [list "C:/Users/ibm/Documents/GitHub/50-002Class2Group61D/Integrate2/constraint/custom.ucf" "C:/Program\ Files/Mojo\ IDE/library/components/io_shield.ucf" "C:/Program\ Files/Mojo\ IDE/library/components/mojo.ucf"]
import_files -fileset [get_filesets constrs_1] -force -norecurse $ucfSources
set_property -name {steps.bitgen.args.More Options} -value {-g Binary:Yes -g Compress} -objects [get_runs impl_1]
set_property steps.map.args.mt on [get_runs impl_1]
set_property steps.map.args.pr b [get_runs impl_1]
set_property steps.par.args.mt on [get_runs impl_1]
update_compile_order -fileset sources_1
launch_runs -runs synth_1
wait_on_run synth_1
launch_runs -runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step Bitgen
wait_on_run impl_1
