`include "define.sv"
module Decoder (
  input logic [`W_DATA] inst
);



endmodule