############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
open_project -reset yolov2_ap16_n2m32_inburst
set_top YOLO2_FPGA
add_files cnn.cpp
open_solution -reset "solution1"
set_part {xc7z020clg400-1}
create_clock -period 5.4 -name default
csynth_design
export_design -rtl verilog -format ip_catalog
exit
