/*
 * Generated by Bluespec Compiler, version 2023.07 (build 0eb551d)
 * 
 * On Fri Feb 23 17:02:06 CET 2024
 * 
 */
#include "bluesim_primitives.h"
#include "module_naiveShfl.h"


/* Constructor */
MOD_module_naiveShfl::MOD_module_naiveShfl(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52(224u),
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47(192u),
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42(160u),
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37(128u),
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32(96u)
{
  PORT_naiveShfl_in.setSize(256u);
  PORT_naiveShfl_in.clear();
  PORT_naiveShfl.setSize(256u);
  PORT_naiveShfl.clear();
  symbol_count = 2u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_module_naiveShfl::init_symbols_0()
{
  init_symbol(&symbols[0u], "naiveShfl", SYM_PORT, &PORT_naiveShfl, 256u);
  init_symbol(&symbols[1u], "naiveShfl_in", SYM_PORT, &PORT_naiveShfl_in, 256u);
}


/* Rule actions */


/* Methods */

tUWide MOD_module_naiveShfl::METH_naiveShfl(tUWide ARG_naiveShfl_in, tUInt8 ARG_naiveShfl_shftAmnt)
{
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55;
  tUInt8 DEF_x__h1798;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21;
  tUInt8 DEF_x__h1396;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19;
  tUInt8 DEF_x__h1864;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24;
  tUInt8 DEF_x__h1930;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26;
  tUInt8 DEF_x__h1996;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29;
  tUInt8 DEF_x__h2062;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31;
  tUInt8 DEF_x__h2128;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34;
  tUInt8 DEF_x__h2194;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36;
  tUInt8 DEF_x__h2260;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39;
  tUInt8 DEF_x__h2326;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41;
  tUInt8 DEF_x__h2392;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44;
  tUInt8 DEF_x__h2458;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46;
  tUInt8 DEF_x__h2524;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49;
  tUInt8 DEF_x__h2590;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51;
  tUInt8 DEF_x__h2656;
  tUInt32 DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54;
  tUInt32 DEF_naiveShfl_in_BITS_15_TO_0___d1;
  tUInt32 DEF_naiveShfl_in_BITS_31_TO_16___d2;
  tUInt32 DEF_naiveShfl_in_BITS_47_TO_32___d3;
  tUInt32 DEF_naiveShfl_in_BITS_63_TO_48___d4;
  tUInt32 DEF_naiveShfl_in_BITS_79_TO_64___d5;
  tUInt32 DEF_naiveShfl_in_BITS_95_TO_80___d6;
  tUInt32 DEF_naiveShfl_in_BITS_111_TO_96___d7;
  tUInt32 DEF_naiveShfl_in_BITS_127_TO_112___d8;
  tUInt32 DEF_naiveShfl_in_BITS_143_TO_128___d9;
  tUInt32 DEF_naiveShfl_in_BITS_159_TO_144___d10;
  tUInt32 DEF_naiveShfl_in_BITS_175_TO_160___d11;
  tUInt32 DEF_naiveShfl_in_BITS_191_TO_176___d12;
  tUInt32 DEF_naiveShfl_in_BITS_207_TO_192___d13;
  tUInt32 DEF_naiveShfl_in_BITS_223_TO_208___d14;
  tUInt32 DEF_naiveShfl_in_BITS_239_TO_224___d15;
  tUInt32 DEF_naiveShfl_in_BITS_255_TO_240___d16;
  PORT_naiveShfl_in = ARG_naiveShfl_in;
  DEF_naiveShfl_in_BITS_255_TO_240___d16 = ARG_naiveShfl_in.get_bits_in_word32(7u, 16u, 16u);
  DEF_naiveShfl_in_BITS_239_TO_224___d15 = ARG_naiveShfl_in.get_bits_in_word32(7u, 0u, 16u);
  DEF_naiveShfl_in_BITS_223_TO_208___d14 = ARG_naiveShfl_in.get_bits_in_word32(6u, 16u, 16u);
  DEF_naiveShfl_in_BITS_207_TO_192___d13 = ARG_naiveShfl_in.get_bits_in_word32(6u, 0u, 16u);
  DEF_naiveShfl_in_BITS_175_TO_160___d11 = ARG_naiveShfl_in.get_bits_in_word32(5u, 0u, 16u);
  DEF_naiveShfl_in_BITS_191_TO_176___d12 = ARG_naiveShfl_in.get_bits_in_word32(5u, 16u, 16u);
  DEF_naiveShfl_in_BITS_159_TO_144___d10 = ARG_naiveShfl_in.get_bits_in_word32(4u, 16u, 16u);
  DEF_naiveShfl_in_BITS_143_TO_128___d9 = ARG_naiveShfl_in.get_bits_in_word32(4u, 0u, 16u);
  DEF_naiveShfl_in_BITS_127_TO_112___d8 = ARG_naiveShfl_in.get_bits_in_word32(3u, 16u, 16u);
  DEF_naiveShfl_in_BITS_111_TO_96___d7 = ARG_naiveShfl_in.get_bits_in_word32(3u, 0u, 16u);
  DEF_naiveShfl_in_BITS_95_TO_80___d6 = ARG_naiveShfl_in.get_bits_in_word32(2u, 16u, 16u);
  DEF_naiveShfl_in_BITS_63_TO_48___d4 = ARG_naiveShfl_in.get_bits_in_word32(1u, 16u, 16u);
  DEF_naiveShfl_in_BITS_79_TO_64___d5 = ARG_naiveShfl_in.get_bits_in_word32(2u, 0u, 16u);
  DEF_naiveShfl_in_BITS_47_TO_32___d3 = ARG_naiveShfl_in.get_bits_in_word32(1u, 0u, 16u);
  DEF_naiveShfl_in_BITS_31_TO_16___d2 = ARG_naiveShfl_in.get_bits_in_word32(0u, 16u, 16u);
  DEF_naiveShfl_in_BITS_15_TO_0___d1 = ARG_naiveShfl_in.get_bits_in_word32(0u, 0u, 16u);
  DEF_x__h2656 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)1u);
  switch (DEF_x__h2656) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54 = 43690u;
  }
  DEF_x__h2590 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)2u);
  switch (DEF_x__h2590) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51 = 43690u;
  }
  DEF_x__h2524 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)3u);
  switch (DEF_x__h2524) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49 = 43690u;
  }
  DEF_x__h2458 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)4u);
  switch (DEF_x__h2458) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46 = 43690u;
  }
  DEF_x__h2392 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)5u);
  switch (DEF_x__h2392) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44 = 43690u;
  }
  DEF_x__h2326 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)6u);
  switch (DEF_x__h2326) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41 = 43690u;
  }
  DEF_x__h2260 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)7u);
  switch (DEF_x__h2260) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39 = 43690u;
  }
  DEF_x__h2194 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)8u);
  switch (DEF_x__h2194) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36 = 43690u;
  }
  DEF_x__h2128 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)9u);
  switch (DEF_x__h2128) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34 = 43690u;
  }
  DEF_x__h1996 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)11u);
  DEF_x__h2062 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)10u);
  switch (DEF_x__h2062) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31 = 43690u;
  }
  switch (DEF_x__h1996) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29 = 43690u;
  }
  DEF_x__h1930 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)12u);
  switch (DEF_x__h1930) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26 = 43690u;
  }
  DEF_x__h1864 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)13u);
  switch (DEF_x__h1864) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24 = 43690u;
  }
  DEF_x__h1396 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)15u);
  switch (DEF_x__h1396) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19 = 43690u;
  }
  DEF_x__h1798 = (tUInt8)15u & (ARG_naiveShfl_shftAmnt + (tUInt8)14u);
  switch (DEF_x__h1798) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21 = 43690u;
  }
  switch (ARG_naiveShfl_shftAmnt) {
  case (tUInt8)0u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_15_TO_0___d1;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_31_TO_16___d2;
    break;
  case (tUInt8)2u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_47_TO_32___d3;
    break;
  case (tUInt8)3u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_63_TO_48___d4;
    break;
  case (tUInt8)4u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_79_TO_64___d5;
    break;
  case (tUInt8)5u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_95_TO_80___d6;
    break;
  case (tUInt8)6u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_111_TO_96___d7;
    break;
  case (tUInt8)7u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_127_TO_112___d8;
    break;
  case (tUInt8)8u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_143_TO_128___d9;
    break;
  case (tUInt8)9u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_159_TO_144___d10;
    break;
  case (tUInt8)10u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_175_TO_160___d11;
    break;
  case (tUInt8)11u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_191_TO_176___d12;
    break;
  case (tUInt8)12u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_207_TO_192___d13;
    break;
  case (tUInt8)13u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_223_TO_208___d14;
    break;
  case (tUInt8)14u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_239_TO_224___d15;
    break;
  case (tUInt8)15u:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = DEF_naiveShfl_in_BITS_255_TO_240___d16;
    break;
  default:
    DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55 = 43690u;
  }
  DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32.build_concat(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d19,
									    80u,
									    16u).set_bits_in_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d21,
												  2u,
												  0u,
												  16u).build_concat(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d24,
														    48u,
														    16u).set_bits_in_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d26,
																	  1u,
																	  0u,
																	  16u).build_concat(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d29,
																			    16u,
																			    16u).set_bits_in_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d31,
																						  0u,
																						  0u,
																						  16u);
  DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37.set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32.get_whole_word(2u),
									      3u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32.get_whole_word(1u),
												 2u).build_concat(((((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32.get_whole_word(0u))) << 32u) | (((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d34)) << 16u)) | (tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d36),
														  0u,
														  64u);
  DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42.set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37.get_whole_word(3u),
									      4u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37.get_whole_word(2u),
												 3u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37.get_whole_word(1u),
														    2u).build_concat(((((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37.get_whole_word(0u))) << 32u) | (((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d39)) << 16u)) | (tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d41),
																     0u,
																     64u);
  DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47.set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42.get_whole_word(4u),
									      5u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42.get_whole_word(3u),
												 4u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42.get_whole_word(2u),
														    3u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42.get_whole_word(1u),
																       2u).build_concat(((((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42.get_whole_word(0u))) << 32u) | (((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d44)) << 16u)) | (tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d46),
																			0u,
																			64u);
  DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52.set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47.get_whole_word(5u),
									      6u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47.get_whole_word(4u),
												 5u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47.get_whole_word(3u),
														    4u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47.get_whole_word(2u),
																       3u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47.get_whole_word(1u),
																			  2u).build_concat(((((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47.get_whole_word(0u))) << 32u) | (((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d49)) << 16u)) | (tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d51),
																					   0u,
																					   64u);
  PORT_naiveShfl.set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52.get_whole_word(6u),
				7u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52.get_whole_word(5u),
						   6u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52.get_whole_word(4u),
								      5u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52.get_whole_word(3u),
											 4u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52.get_whole_word(2u),
													    3u).set_whole_word(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52.get_whole_word(1u),
															       2u).build_concat(((((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52.get_whole_word(0u))) << 32u) | (((tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d54)) << 16u)) | (tUInt64)(DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d55),
																		0u,
																		64u);
  return PORT_naiveShfl;
}

tUInt8 MOD_module_naiveShfl::METH_RDY_naiveShfl()
{
  tUInt8 PORT_RDY_naiveShfl;
  tUInt8 DEF_CAN_FIRE_naiveShfl;
  DEF_CAN_FIRE_naiveShfl = (tUInt8)1u;
  PORT_RDY_naiveShfl = DEF_CAN_FIRE_naiveShfl;
  return PORT_RDY_naiveShfl;
}


/* Reset routines */


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */


/* State dumping routine */
void MOD_module_naiveShfl::dump_state(unsigned int indent)
{
}


/* VCD dumping routines */

unsigned int MOD_module_naiveShfl::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 7u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, num++, "SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32", 96u);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37", 128u);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42", 160u);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47", 192u);
  vcd_write_def(sim_hdl, num++, "SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52", 224u);
  vcd_write_def(sim_hdl, num++, "naiveShfl", 256u);
  vcd_write_def(sim_hdl, num++, "naiveShfl_in", 256u);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_module_naiveShfl::dump_VCD(tVCDDumpType dt,
				    unsigned int levels,
				    MOD_module_naiveShfl &backing)
{
  vcd_defs(dt, backing);
}

void MOD_module_naiveShfl::vcd_defs(tVCDDumpType dt, MOD_module_naiveShfl &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 96u);
    vcd_write_x(sim_hdl, num++, 128u);
    vcd_write_x(sim_hdl, num++, 160u);
    vcd_write_x(sim_hdl, num++, 192u);
    vcd_write_x(sim_hdl, num++, 224u);
    vcd_write_x(sim_hdl, num++, 256u);
    vcd_write_x(sim_hdl, num++, 256u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32) != DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32, 96u);
	backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37) != DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37, 128u);
	backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42) != DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42, 160u);
	backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47) != DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47, 192u);
	backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47;
      }
      ++num;
      if ((backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52) != DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52)
      {
	vcd_write_val(sim_hdl, num, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52, 224u);
	backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52;
      }
      ++num;
      if ((backing.PORT_naiveShfl) != PORT_naiveShfl)
      {
	vcd_write_val(sim_hdl, num, PORT_naiveShfl, 256u);
	backing.PORT_naiveShfl = PORT_naiveShfl;
      }
      ++num;
      if ((backing.PORT_naiveShfl_in) != PORT_naiveShfl_in)
      {
	vcd_write_val(sim_hdl, num, PORT_naiveShfl_in, 256u);
	backing.PORT_naiveShfl_in = PORT_naiveShfl_in;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32, 96u);
      backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d32;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37, 128u);
      backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d37;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42, 160u);
      backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d42;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47, 192u);
      backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d47;
      vcd_write_val(sim_hdl, num++, DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52, 224u);
      backing.DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52 = DEF_SEL_ARR_naiveShfl_in_BITS_15_TO_0_naiveShfl_in_ETC___d52;
      vcd_write_val(sim_hdl, num++, PORT_naiveShfl, 256u);
      backing.PORT_naiveShfl = PORT_naiveShfl;
      vcd_write_val(sim_hdl, num++, PORT_naiveShfl_in, 256u);
      backing.PORT_naiveShfl_in = PORT_naiveShfl_in;
    }
}
