multiline_comment|/*&n; * MPC8xx Internal Memory Map&n; * Copyright (c) 1997 Dan Malek (dmalek@jlc.net)&n; *&n; * The I/O on the MPC860 is comprised of blocks of special registers&n; * and the dual port ram for the Communication Processor Module.&n; * Within this space are functional units such as the SIU, memory&n; * controller, system timers, and other control functions.  It is&n; * a combination that I found difficult to separate into logical&n; * functional files.....but anyone else is welcome to try.  -- Dan&n; */
macro_line|#ifdef __KERNEL__
macro_line|#ifndef __IMMAP_8XX__
DECL|macro|__IMMAP_8XX__
mdefine_line|#define __IMMAP_8XX__
multiline_comment|/* System configuration registers.&n;*/
DECL|struct|sys_conf
r_typedef
r_struct
id|sys_conf
(brace
DECL|member|sc_siumcr
id|uint
id|sc_siumcr
suffix:semicolon
DECL|member|sc_sypcr
id|uint
id|sc_sypcr
suffix:semicolon
DECL|member|sc_swt
id|uint
id|sc_swt
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|sc_swsr
id|ushort
id|sc_swsr
suffix:semicolon
DECL|member|sc_sipend
id|uint
id|sc_sipend
suffix:semicolon
DECL|member|sc_simask
id|uint
id|sc_simask
suffix:semicolon
DECL|member|sc_siel
id|uint
id|sc_siel
suffix:semicolon
DECL|member|sc_sivec
id|uint
id|sc_sivec
suffix:semicolon
DECL|member|sc_tesr
id|uint
id|sc_tesr
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|0xc
)braket
suffix:semicolon
DECL|member|sc_sdcr
id|uint
id|sc_sdcr
suffix:semicolon
DECL|member|res3
r_char
id|res3
(braket
l_int|0x4c
)braket
suffix:semicolon
DECL|typedef|sysconf8xx_t
)brace
id|sysconf8xx_t
suffix:semicolon
multiline_comment|/* PCMCIA configuration registers.&n;*/
DECL|struct|pcmcia_conf
r_typedef
r_struct
id|pcmcia_conf
(brace
DECL|member|pcmc_pbr0
id|uint
id|pcmc_pbr0
suffix:semicolon
DECL|member|pcmc_por0
id|uint
id|pcmc_por0
suffix:semicolon
DECL|member|pcmc_pbr1
id|uint
id|pcmc_pbr1
suffix:semicolon
DECL|member|pcmc_por1
id|uint
id|pcmc_por1
suffix:semicolon
DECL|member|pcmc_pbr2
id|uint
id|pcmc_pbr2
suffix:semicolon
DECL|member|pcmc_por2
id|uint
id|pcmc_por2
suffix:semicolon
DECL|member|pcmc_pbr3
id|uint
id|pcmc_pbr3
suffix:semicolon
DECL|member|pcmc_por3
id|uint
id|pcmc_por3
suffix:semicolon
DECL|member|pcmc_pbr4
id|uint
id|pcmc_pbr4
suffix:semicolon
DECL|member|pcmc_por4
id|uint
id|pcmc_por4
suffix:semicolon
DECL|member|pcmc_pbr5
id|uint
id|pcmc_pbr5
suffix:semicolon
DECL|member|pcmc_por5
id|uint
id|pcmc_por5
suffix:semicolon
DECL|member|pcmc_pbr6
id|uint
id|pcmc_pbr6
suffix:semicolon
DECL|member|pcmc_por6
id|uint
id|pcmc_por6
suffix:semicolon
DECL|member|pcmc_pbr7
id|uint
id|pcmc_pbr7
suffix:semicolon
DECL|member|pcmc_por7
id|uint
id|pcmc_por7
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|0x20
)braket
suffix:semicolon
DECL|member|pcmc_pgcra
id|uint
id|pcmc_pgcra
suffix:semicolon
DECL|member|pcmc_pgcrb
id|uint
id|pcmc_pgcrb
suffix:semicolon
DECL|member|pcmc_pscr
id|uint
id|pcmc_pscr
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|pcmc_pipr
id|uint
id|pcmc_pipr
suffix:semicolon
DECL|member|res3
r_char
id|res3
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|pcmc_per
id|uint
id|pcmc_per
suffix:semicolon
DECL|member|res4
r_char
id|res4
(braket
l_int|4
)braket
suffix:semicolon
DECL|typedef|pcmconf8xx_t
)brace
id|pcmconf8xx_t
suffix:semicolon
multiline_comment|/* Memory controller registers.&n;*/
DECL|struct|mem_ctlr
r_typedef
r_struct
id|mem_ctlr
(brace
DECL|member|memc_br0
id|uint
id|memc_br0
suffix:semicolon
DECL|member|memc_or0
id|uint
id|memc_or0
suffix:semicolon
DECL|member|memc_br1
id|uint
id|memc_br1
suffix:semicolon
DECL|member|memc_or1
id|uint
id|memc_or1
suffix:semicolon
DECL|member|memc_br2
id|uint
id|memc_br2
suffix:semicolon
DECL|member|memc_or2
id|uint
id|memc_or2
suffix:semicolon
DECL|member|memc_br3
id|uint
id|memc_br3
suffix:semicolon
DECL|member|memc_or3
id|uint
id|memc_or3
suffix:semicolon
DECL|member|memc_br4
id|uint
id|memc_br4
suffix:semicolon
DECL|member|memc_or4
id|uint
id|memc_or4
suffix:semicolon
DECL|member|memc_br5
id|uint
id|memc_br5
suffix:semicolon
DECL|member|memc_or5
id|uint
id|memc_or5
suffix:semicolon
DECL|member|memc_br6
id|uint
id|memc_br6
suffix:semicolon
DECL|member|memc_or6
id|uint
id|memc_or6
suffix:semicolon
DECL|member|memc_br7
id|uint
id|memc_br7
suffix:semicolon
DECL|member|memc_or7
id|uint
id|memc_or7
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|0x24
)braket
suffix:semicolon
DECL|member|memc_mar
id|uint
id|memc_mar
suffix:semicolon
DECL|member|memc_mcr
id|uint
id|memc_mcr
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|memc_mamr
id|uint
id|memc_mamr
suffix:semicolon
DECL|member|memc_mbmr
id|uint
id|memc_mbmr
suffix:semicolon
DECL|member|memc_mstat
id|ushort
id|memc_mstat
suffix:semicolon
DECL|member|memc_mptpr
id|ushort
id|memc_mptpr
suffix:semicolon
DECL|member|memc_mdr
id|uint
id|memc_mdr
suffix:semicolon
DECL|member|res3
r_char
id|res3
(braket
l_int|0x80
)braket
suffix:semicolon
DECL|typedef|memctl8xx_t
)brace
id|memctl8xx_t
suffix:semicolon
multiline_comment|/*-----------------------------------------------------------------------&n; * BR - Memory Controler: Base Register&t;&t;&t;&t;&t;16-9&n; */
DECL|macro|BR_BA_MSK
mdefine_line|#define BR_BA_MSK&t;0xffff8000&t;/* Base Address Mask&t;&t;&t;*/
DECL|macro|BR_AT_MSK
mdefine_line|#define BR_AT_MSK&t;0x00007000&t;/* Address Type Mask&t;&t;&t;*/
DECL|macro|BR_PS_MSK
mdefine_line|#define BR_PS_MSK&t;0x00000c00&t;/* Port Size Mask&t;&t;&t;*/
DECL|macro|BR_PS_32
mdefine_line|#define BR_PS_32&t;0x00000000&t;/* 32 bit port size&t;&t;&t;*/
DECL|macro|BR_PS_16
mdefine_line|#define BR_PS_16&t;0x00000800&t;/* 16 bit port size&t;&t;&t;*/
DECL|macro|BR_PS_8
mdefine_line|#define BR_PS_8&t;&t;0x00000400&t;/*  8 bit port size&t;&t;&t;*/
DECL|macro|BR_PARE
mdefine_line|#define BR_PARE&t;&t;0x00000200&t;/* Parity Enable&t;&t;&t;*/
DECL|macro|BR_WP
mdefine_line|#define BR_WP&t;&t;0x00000100&t;/* Write Protect&t;&t;&t;*/
DECL|macro|BR_MS_MSK
mdefine_line|#define BR_MS_MSK&t;0x000000c0&t;/* Machine Select Mask&t;&t;&t;*/
DECL|macro|BR_MS_GPCM
mdefine_line|#define BR_MS_GPCM&t;0x00000000&t;/* G.P.C.M. Machine Select&t;&t;*/
DECL|macro|BR_MS_UPMA
mdefine_line|#define BR_MS_UPMA&t;0x00000080&t;/* U.P.M.A Machine Select&t;&t;*/
DECL|macro|BR_MS_UPMB
mdefine_line|#define BR_MS_UPMB&t;0x000000c0&t;/* U.P.M.B Machine Select&t;&t;*/
DECL|macro|BR_V
mdefine_line|#define BR_V&t;&t;0x00000001&t;/* Bank Valid&t;&t;&t;&t;*/
multiline_comment|/*-----------------------------------------------------------------------&n; * OR - Memory Controler: Option Register&t;&t;&t;&t;16-11&n; */
DECL|macro|OR_AM_MSK
mdefine_line|#define OR_AM_MSK&t;0xffff8000&t;/* Address Mask Mask&t;&t;&t;*/
DECL|macro|OR_ATM_MSK
mdefine_line|#define OR_ATM_MSK&t;0x00007000&t;/* Address Type Mask Mask&t;&t;*/
DECL|macro|OR_CSNT_SAM
mdefine_line|#define OR_CSNT_SAM&t;0x00000800&t;/* Chip Select Negation Time/ Start&t;*/
multiline_comment|/* Address Multiplex&t;&t;&t;*/
DECL|macro|OR_ACS_MSK
mdefine_line|#define OR_ACS_MSK&t;0x00000600&t;/* Address to Chip Select Setup mask&t;*/
DECL|macro|OR_ACS_DIV1
mdefine_line|#define OR_ACS_DIV1&t;0x00000000&t;/* CS is output at the same time&t;*/
DECL|macro|OR_ACS_DIV4
mdefine_line|#define OR_ACS_DIV4&t;0x00000400&t;/* CS is output 1/4 a clock later&t;*/
DECL|macro|OR_ACS_DIV2
mdefine_line|#define OR_ACS_DIV2&t;0x00000600&t;/* CS is output 1/2 a clock later&t;*/
DECL|macro|OR_G5LA
mdefine_line|#define OR_G5LA&t;&t;0x00000400&t;/* Output #GPL5 on #GPL_A5&t;&t;*/
DECL|macro|OR_G5LS
mdefine_line|#define OR_G5LS&t;&t;0x00000200&t;/* Drive #GPL high on falling edge of...*/
DECL|macro|OR_BI
mdefine_line|#define OR_BI&t;&t;0x00000100&t;/* Burst inhibit&t;&t;&t;*/
DECL|macro|OR_SCY_MSK
mdefine_line|#define OR_SCY_MSK&t;0x000000f0&t;/* Cycle Lenght in Clocks&t;&t;*/
DECL|macro|OR_SCY_0_CLK
mdefine_line|#define OR_SCY_0_CLK&t;0x00000000&t;/* 0 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_1_CLK
mdefine_line|#define OR_SCY_1_CLK&t;0x00000010&t;/* 1 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_2_CLK
mdefine_line|#define OR_SCY_2_CLK&t;0x00000020&t;/* 2 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_3_CLK
mdefine_line|#define OR_SCY_3_CLK&t;0x00000030&t;/* 3 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_4_CLK
mdefine_line|#define OR_SCY_4_CLK&t;0x00000040&t;/* 4 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_5_CLK
mdefine_line|#define OR_SCY_5_CLK&t;0x00000050&t;/* 5 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_6_CLK
mdefine_line|#define OR_SCY_6_CLK&t;0x00000060&t;/* 6 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_7_CLK
mdefine_line|#define OR_SCY_7_CLK&t;0x00000070&t;/* 7 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_8_CLK
mdefine_line|#define OR_SCY_8_CLK&t;0x00000080&t;/* 8 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_9_CLK
mdefine_line|#define OR_SCY_9_CLK&t;0x00000090&t;/* 9 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_10_CLK
mdefine_line|#define OR_SCY_10_CLK&t;0x000000a0&t;/* 10 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_11_CLK
mdefine_line|#define OR_SCY_11_CLK&t;0x000000b0&t;/* 11 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_12_CLK
mdefine_line|#define OR_SCY_12_CLK&t;0x000000c0&t;/* 12 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_13_CLK
mdefine_line|#define OR_SCY_13_CLK&t;0x000000d0&t;/* 13 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_14_CLK
mdefine_line|#define OR_SCY_14_CLK&t;0x000000e0&t;/* 14 clock cycles wait states&t;&t;*/
DECL|macro|OR_SCY_15_CLK
mdefine_line|#define OR_SCY_15_CLK&t;0x000000f0&t;/* 15 clock cycles wait states&t;&t;*/
DECL|macro|OR_SETA
mdefine_line|#define OR_SETA&t;&t;0x00000008&t;/* External Transfer Acknowledge&t;*/
DECL|macro|OR_TRLX
mdefine_line|#define OR_TRLX&t;&t;0x00000004&t;/* Timing Relaxed&t;&t;&t;*/
DECL|macro|OR_EHTR
mdefine_line|#define OR_EHTR&t;&t;0x00000002&t;/* Extended Hold Time on Read&t;&t;*/
multiline_comment|/* System Integration Timers.&n;*/
DECL|struct|sys_int_timers
r_typedef
r_struct
id|sys_int_timers
(brace
DECL|member|sit_tbscr
id|ushort
id|sit_tbscr
suffix:semicolon
DECL|member|res0
r_char
id|res0
(braket
l_int|0x02
)braket
suffix:semicolon
DECL|member|sit_tbreff0
id|uint
id|sit_tbreff0
suffix:semicolon
DECL|member|sit_tbreff1
id|uint
id|sit_tbreff1
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|0x14
)braket
suffix:semicolon
DECL|member|sit_rtcsc
id|ushort
id|sit_rtcsc
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|0x02
)braket
suffix:semicolon
DECL|member|sit_rtc
id|uint
id|sit_rtc
suffix:semicolon
DECL|member|sit_rtsec
id|uint
id|sit_rtsec
suffix:semicolon
DECL|member|sit_rtcal
id|uint
id|sit_rtcal
suffix:semicolon
DECL|member|res3
r_char
id|res3
(braket
l_int|0x10
)braket
suffix:semicolon
DECL|member|sit_piscr
id|ushort
id|sit_piscr
suffix:semicolon
DECL|member|res4
r_char
id|res4
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|sit_pitc
id|uint
id|sit_pitc
suffix:semicolon
DECL|member|sit_pitr
id|uint
id|sit_pitr
suffix:semicolon
DECL|member|res5
r_char
id|res5
(braket
l_int|0x34
)braket
suffix:semicolon
DECL|typedef|sit8xx_t
)brace
id|sit8xx_t
suffix:semicolon
DECL|macro|TBSCR_TBIRQ_MASK
mdefine_line|#define TBSCR_TBIRQ_MASK&t;((ushort)0xff00)
DECL|macro|TBSCR_REFA
mdefine_line|#define TBSCR_REFA&t;&t;((ushort)0x0080)
DECL|macro|TBSCR_REFB
mdefine_line|#define TBSCR_REFB&t;&t;((ushort)0x0040)
DECL|macro|TBSCR_REFAE
mdefine_line|#define TBSCR_REFAE&t;&t;((ushort)0x0008)
DECL|macro|TBSCR_REFBE
mdefine_line|#define TBSCR_REFBE&t;&t;((ushort)0x0004)
DECL|macro|TBSCR_TBF
mdefine_line|#define TBSCR_TBF&t;&t;((ushort)0x0002)
DECL|macro|TBSCR_TBE
mdefine_line|#define TBSCR_TBE&t;&t;((ushort)0x0001)
DECL|macro|RTCSC_RTCIRQ_MASK
mdefine_line|#define RTCSC_RTCIRQ_MASK&t;((ushort)0xff00)
DECL|macro|RTCSC_SEC
mdefine_line|#define RTCSC_SEC&t;&t;((ushort)0x0080)
DECL|macro|RTCSC_ALR
mdefine_line|#define RTCSC_ALR&t;&t;((ushort)0x0040)
DECL|macro|RTCSC_38K
mdefine_line|#define RTCSC_38K&t;&t;((ushort)0x0010)
DECL|macro|RTCSC_SIE
mdefine_line|#define RTCSC_SIE&t;&t;((ushort)0x0008)
DECL|macro|RTCSC_ALE
mdefine_line|#define RTCSC_ALE&t;&t;((ushort)0x0004)
DECL|macro|RTCSC_RTF
mdefine_line|#define RTCSC_RTF&t;&t;((ushort)0x0002)
DECL|macro|RTCSC_RTE
mdefine_line|#define RTCSC_RTE&t;&t;((ushort)0x0001)
DECL|macro|PISCR_PIRQ_MASK
mdefine_line|#define PISCR_PIRQ_MASK&t;&t;((ushort)0xff00)
DECL|macro|PISCR_PS
mdefine_line|#define PISCR_PS&t;&t;((ushort)0x0080)
DECL|macro|PISCR_PIE
mdefine_line|#define PISCR_PIE&t;&t;((ushort)0x0004)
DECL|macro|PISCR_PTF
mdefine_line|#define PISCR_PTF&t;&t;((ushort)0x0002)
DECL|macro|PISCR_PTE
mdefine_line|#define PISCR_PTE&t;&t;((ushort)0x0001)
multiline_comment|/* Clocks and Reset.&n;*/
DECL|struct|clk_and_reset
r_typedef
r_struct
id|clk_and_reset
(brace
DECL|member|car_sccr
id|uint
id|car_sccr
suffix:semicolon
DECL|member|car_plprcr
id|uint
id|car_plprcr
suffix:semicolon
DECL|member|car_rsr
id|uint
id|car_rsr
suffix:semicolon
DECL|member|res
r_char
id|res
(braket
l_int|0x74
)braket
suffix:semicolon
multiline_comment|/* Reserved area                  */
DECL|typedef|car8xx_t
)brace
id|car8xx_t
suffix:semicolon
multiline_comment|/* System Integration Timers keys.&n;*/
DECL|struct|sitk
r_typedef
r_struct
id|sitk
(brace
DECL|member|sitk_tbscrk
id|uint
id|sitk_tbscrk
suffix:semicolon
DECL|member|sitk_tbreff0k
id|uint
id|sitk_tbreff0k
suffix:semicolon
DECL|member|sitk_tbreff1k
id|uint
id|sitk_tbreff1k
suffix:semicolon
DECL|member|sitk_tbk
id|uint
id|sitk_tbk
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|0x10
)braket
suffix:semicolon
DECL|member|sitk_rtcsck
id|uint
id|sitk_rtcsck
suffix:semicolon
DECL|member|sitk_rtck
id|uint
id|sitk_rtck
suffix:semicolon
DECL|member|sitk_rtseck
id|uint
id|sitk_rtseck
suffix:semicolon
DECL|member|sitk_rtcalk
id|uint
id|sitk_rtcalk
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|0x10
)braket
suffix:semicolon
DECL|member|sitk_piscrk
id|uint
id|sitk_piscrk
suffix:semicolon
DECL|member|sitk_pitck
id|uint
id|sitk_pitck
suffix:semicolon
DECL|member|res3
r_char
id|res3
(braket
l_int|0x38
)braket
suffix:semicolon
DECL|typedef|sitk8xx_t
)brace
id|sitk8xx_t
suffix:semicolon
multiline_comment|/* Clocks and reset keys.&n;*/
DECL|struct|cark
r_typedef
r_struct
id|cark
(brace
DECL|member|cark_sccrk
id|uint
id|cark_sccrk
suffix:semicolon
DECL|member|cark_plprcrk
id|uint
id|cark_plprcrk
suffix:semicolon
DECL|member|cark_rsrk
id|uint
id|cark_rsrk
suffix:semicolon
DECL|member|res
r_char
id|res
(braket
l_int|0x474
)braket
suffix:semicolon
DECL|typedef|cark8xx_t
)brace
id|cark8xx_t
suffix:semicolon
multiline_comment|/* The key to unlock registers maintained by keep-alive power.&n;*/
DECL|macro|KAPWR_KEY
mdefine_line|#define KAPWR_KEY&t;((unsigned int)0x55ccaa33)
multiline_comment|/* Video interface.  MPC823 Only.&n;*/
DECL|struct|vid823
r_typedef
r_struct
id|vid823
(brace
DECL|member|vid_vccr
id|ushort
id|vid_vccr
suffix:semicolon
DECL|member|res1
id|ushort
id|res1
suffix:semicolon
DECL|member|vid_vsr
id|u_char
id|vid_vsr
suffix:semicolon
DECL|member|res2
id|u_char
id|res2
suffix:semicolon
DECL|member|vid_vcmr
id|u_char
id|vid_vcmr
suffix:semicolon
DECL|member|res3
id|u_char
id|res3
suffix:semicolon
DECL|member|vid_vbcb
id|uint
id|vid_vbcb
suffix:semicolon
DECL|member|res4
id|uint
id|res4
suffix:semicolon
DECL|member|vid_vfcr0
id|uint
id|vid_vfcr0
suffix:semicolon
DECL|member|vid_vfaa0
id|uint
id|vid_vfaa0
suffix:semicolon
DECL|member|vid_vfba0
id|uint
id|vid_vfba0
suffix:semicolon
DECL|member|vid_vfcr1
id|uint
id|vid_vfcr1
suffix:semicolon
DECL|member|vid_vfaa1
id|uint
id|vid_vfaa1
suffix:semicolon
DECL|member|vid_vfba1
id|uint
id|vid_vfba1
suffix:semicolon
DECL|member|res5
id|u_char
id|res5
(braket
l_int|0x18
)braket
suffix:semicolon
DECL|typedef|vid823_t
)brace
id|vid823_t
suffix:semicolon
multiline_comment|/* LCD interface.  823 Only.&n;*/
DECL|struct|lcd
r_typedef
r_struct
id|lcd
(brace
DECL|member|lcd_lccr
id|uint
id|lcd_lccr
suffix:semicolon
DECL|member|lcd_lchcr
id|uint
id|lcd_lchcr
suffix:semicolon
DECL|member|lcd_lcvcr
id|uint
id|lcd_lcvcr
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|lcd_lcfaa
id|uint
id|lcd_lcfaa
suffix:semicolon
DECL|member|lcd_lcfba
id|uint
id|lcd_lcfba
suffix:semicolon
DECL|member|lcd_lcsr
r_char
id|lcd_lcsr
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|0x7
)braket
suffix:semicolon
DECL|typedef|lcd823_t
)brace
id|lcd823_t
suffix:semicolon
multiline_comment|/* I2C&n;*/
DECL|struct|i2c
r_typedef
r_struct
id|i2c
(brace
DECL|member|i2c_i2mod
id|u_char
id|i2c_i2mod
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|i2c_i2add
id|u_char
id|i2c_i2add
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|i2c_i2brg
id|u_char
id|i2c_i2brg
suffix:semicolon
DECL|member|res3
r_char
id|res3
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|i2c_i2com
id|u_char
id|i2c_i2com
suffix:semicolon
DECL|member|res4
r_char
id|res4
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|i2c_i2cer
id|u_char
id|i2c_i2cer
suffix:semicolon
DECL|member|res5
r_char
id|res5
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|i2c_i2cmr
id|u_char
id|i2c_i2cmr
suffix:semicolon
DECL|member|res6
r_char
id|res6
(braket
l_int|0x8b
)braket
suffix:semicolon
DECL|typedef|i2c8xx_t
)brace
id|i2c8xx_t
suffix:semicolon
multiline_comment|/* DMA control/status registers.&n;*/
DECL|struct|sdma_csr
r_typedef
r_struct
id|sdma_csr
(brace
DECL|member|res1
r_char
id|res1
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|sdma_sdar
id|uint
id|sdma_sdar
suffix:semicolon
DECL|member|sdma_sdsr
id|u_char
id|sdma_sdsr
suffix:semicolon
DECL|member|res3
r_char
id|res3
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|sdma_sdmr
id|u_char
id|sdma_sdmr
suffix:semicolon
DECL|member|res4
r_char
id|res4
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|sdma_idsr1
id|u_char
id|sdma_idsr1
suffix:semicolon
DECL|member|res5
r_char
id|res5
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|sdma_idmr1
id|u_char
id|sdma_idmr1
suffix:semicolon
DECL|member|res6
r_char
id|res6
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|sdma_idsr2
id|u_char
id|sdma_idsr2
suffix:semicolon
DECL|member|res7
r_char
id|res7
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|sdma_idmr2
id|u_char
id|sdma_idmr2
suffix:semicolon
DECL|member|res8
r_char
id|res8
(braket
l_int|0x13
)braket
suffix:semicolon
DECL|typedef|sdma8xx_t
)brace
id|sdma8xx_t
suffix:semicolon
multiline_comment|/* Communication Processor Module Interrupt Controller.&n;*/
DECL|struct|cpm_ic
r_typedef
r_struct
id|cpm_ic
(brace
DECL|member|cpic_civr
id|ushort
id|cpic_civr
suffix:semicolon
DECL|member|res
r_char
id|res
(braket
l_int|0xe
)braket
suffix:semicolon
DECL|member|cpic_cicr
id|uint
id|cpic_cicr
suffix:semicolon
DECL|member|cpic_cipr
id|uint
id|cpic_cipr
suffix:semicolon
DECL|member|cpic_cimr
id|uint
id|cpic_cimr
suffix:semicolon
DECL|member|cpic_cisr
id|uint
id|cpic_cisr
suffix:semicolon
DECL|typedef|cpic8xx_t
)brace
id|cpic8xx_t
suffix:semicolon
multiline_comment|/* Input/Output Port control/status registers.&n;*/
DECL|struct|io_port
r_typedef
r_struct
id|io_port
(brace
DECL|member|iop_padir
id|ushort
id|iop_padir
suffix:semicolon
DECL|member|iop_papar
id|ushort
id|iop_papar
suffix:semicolon
DECL|member|iop_paodr
id|ushort
id|iop_paodr
suffix:semicolon
DECL|member|iop_padat
id|ushort
id|iop_padat
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|8
)braket
suffix:semicolon
DECL|member|iop_pcdir
id|ushort
id|iop_pcdir
suffix:semicolon
DECL|member|iop_pcpar
id|ushort
id|iop_pcpar
suffix:semicolon
DECL|member|iop_pcso
id|ushort
id|iop_pcso
suffix:semicolon
DECL|member|iop_pcdat
id|ushort
id|iop_pcdat
suffix:semicolon
DECL|member|iop_pcint
id|ushort
id|iop_pcint
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|6
)braket
suffix:semicolon
DECL|member|iop_pddir
id|ushort
id|iop_pddir
suffix:semicolon
DECL|member|iop_pdpar
id|ushort
id|iop_pdpar
suffix:semicolon
DECL|member|res3
r_char
id|res3
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|iop_pddat
id|ushort
id|iop_pddat
suffix:semicolon
DECL|member|utmode
id|uint
id|utmode
suffix:semicolon
DECL|member|res4
r_char
id|res4
(braket
l_int|4
)braket
suffix:semicolon
DECL|typedef|iop8xx_t
)brace
id|iop8xx_t
suffix:semicolon
multiline_comment|/* Communication Processor Module Timers&n;*/
DECL|struct|cpm_timers
r_typedef
r_struct
id|cpm_timers
(brace
DECL|member|cpmt_tgcr
id|ushort
id|cpmt_tgcr
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|0xe
)braket
suffix:semicolon
DECL|member|cpmt_tmr1
id|ushort
id|cpmt_tmr1
suffix:semicolon
DECL|member|cpmt_tmr2
id|ushort
id|cpmt_tmr2
suffix:semicolon
DECL|member|cpmt_trr1
id|ushort
id|cpmt_trr1
suffix:semicolon
DECL|member|cpmt_trr2
id|ushort
id|cpmt_trr2
suffix:semicolon
DECL|member|cpmt_tcr1
id|ushort
id|cpmt_tcr1
suffix:semicolon
DECL|member|cpmt_tcr2
id|ushort
id|cpmt_tcr2
suffix:semicolon
DECL|member|cpmt_tcn1
id|ushort
id|cpmt_tcn1
suffix:semicolon
DECL|member|cpmt_tcn2
id|ushort
id|cpmt_tcn2
suffix:semicolon
DECL|member|cpmt_tmr3
id|ushort
id|cpmt_tmr3
suffix:semicolon
DECL|member|cpmt_tmr4
id|ushort
id|cpmt_tmr4
suffix:semicolon
DECL|member|cpmt_trr3
id|ushort
id|cpmt_trr3
suffix:semicolon
DECL|member|cpmt_trr4
id|ushort
id|cpmt_trr4
suffix:semicolon
DECL|member|cpmt_tcr3
id|ushort
id|cpmt_tcr3
suffix:semicolon
DECL|member|cpmt_tcr4
id|ushort
id|cpmt_tcr4
suffix:semicolon
DECL|member|cpmt_tcn3
id|ushort
id|cpmt_tcn3
suffix:semicolon
DECL|member|cpmt_tcn4
id|ushort
id|cpmt_tcn4
suffix:semicolon
DECL|member|cpmt_ter1
id|ushort
id|cpmt_ter1
suffix:semicolon
DECL|member|cpmt_ter2
id|ushort
id|cpmt_ter2
suffix:semicolon
DECL|member|cpmt_ter3
id|ushort
id|cpmt_ter3
suffix:semicolon
DECL|member|cpmt_ter4
id|ushort
id|cpmt_ter4
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|8
)braket
suffix:semicolon
DECL|typedef|cpmtimer8xx_t
)brace
id|cpmtimer8xx_t
suffix:semicolon
multiline_comment|/* Finally, the Communication Processor stuff.....&n;*/
DECL|struct|scc
r_typedef
r_struct
id|scc
(brace
multiline_comment|/* Serial communication channels */
DECL|member|scc_gsmrl
id|uint
id|scc_gsmrl
suffix:semicolon
DECL|member|scc_gsmrh
id|uint
id|scc_gsmrh
suffix:semicolon
DECL|member|scc_psmr
id|ushort
id|scc_psmr
suffix:semicolon
DECL|member|res1
r_char
id|res1
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|scc_todr
id|ushort
id|scc_todr
suffix:semicolon
DECL|member|scc_dsr
id|ushort
id|scc_dsr
suffix:semicolon
DECL|member|scc_scce
id|ushort
id|scc_scce
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|scc_sccm
id|ushort
id|scc_sccm
suffix:semicolon
DECL|member|res3
r_char
id|res3
suffix:semicolon
DECL|member|scc_sccs
id|u_char
id|scc_sccs
suffix:semicolon
DECL|member|res4
r_char
id|res4
(braket
l_int|8
)braket
suffix:semicolon
DECL|typedef|scc_t
)brace
id|scc_t
suffix:semicolon
DECL|struct|smc
r_typedef
r_struct
id|smc
(brace
multiline_comment|/* Serial management channels */
DECL|member|res1
r_char
id|res1
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|smc_smcmr
id|ushort
id|smc_smcmr
suffix:semicolon
DECL|member|res2
r_char
id|res2
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|smc_smce
id|u_char
id|smc_smce
suffix:semicolon
DECL|member|res3
r_char
id|res3
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|smc_smcm
id|u_char
id|smc_smcm
suffix:semicolon
DECL|member|res4
r_char
id|res4
(braket
l_int|5
)braket
suffix:semicolon
DECL|typedef|smc_t
)brace
id|smc_t
suffix:semicolon
multiline_comment|/* MPC860T Fast Ethernet Controller.  It isn&squot;t part of the CPM, but&n; * it fits within the address space.&n; */
DECL|struct|fec
r_typedef
r_struct
id|fec
(brace
DECL|member|fec_addr_low
id|uint
id|fec_addr_low
suffix:semicolon
multiline_comment|/* lower 32 bits of station address&t;*/
DECL|member|fec_addr_high
id|ushort
id|fec_addr_high
suffix:semicolon
multiline_comment|/* upper 16 bits of station address&t;*/
DECL|member|res1
id|ushort
id|res1
suffix:semicolon
multiline_comment|/* reserved&t;&t;&t;&t;*/
DECL|member|fec_hash_table_high
id|uint
id|fec_hash_table_high
suffix:semicolon
multiline_comment|/* upper 32-bits of hash table&t;&t;*/
DECL|member|fec_hash_table_low
id|uint
id|fec_hash_table_low
suffix:semicolon
multiline_comment|/* lower 32-bits of hash table&t;&t;*/
DECL|member|fec_r_des_start
id|uint
id|fec_r_des_start
suffix:semicolon
multiline_comment|/* beginning of Rx descriptor ring&t;*/
DECL|member|fec_x_des_start
id|uint
id|fec_x_des_start
suffix:semicolon
multiline_comment|/* beginning of Tx descriptor ring&t;*/
DECL|member|fec_r_buff_size
id|uint
id|fec_r_buff_size
suffix:semicolon
multiline_comment|/* Rx buffer size&t;&t;&t;*/
DECL|member|res2
id|uint
id|res2
(braket
l_int|9
)braket
suffix:semicolon
multiline_comment|/* reserved&t;&t;&t;&t;*/
DECL|member|fec_ecntrl
id|uint
id|fec_ecntrl
suffix:semicolon
multiline_comment|/* ethernet control register&t;&t;*/
DECL|member|fec_ievent
id|uint
id|fec_ievent
suffix:semicolon
multiline_comment|/* interrupt event register&t;&t;*/
DECL|member|fec_imask
id|uint
id|fec_imask
suffix:semicolon
multiline_comment|/* interrupt mask register&t;&t;*/
DECL|member|fec_ivec
id|uint
id|fec_ivec
suffix:semicolon
multiline_comment|/* interrupt level and vector status&t;*/
DECL|member|fec_r_des_active
id|uint
id|fec_r_des_active
suffix:semicolon
multiline_comment|/* Rx ring updated flag&t;&t;&t;*/
DECL|member|fec_x_des_active
id|uint
id|fec_x_des_active
suffix:semicolon
multiline_comment|/* Tx ring updated flag&t;&t;&t;*/
DECL|member|res3
id|uint
id|res3
(braket
l_int|10
)braket
suffix:semicolon
multiline_comment|/* reserved&t;&t;&t;&t;*/
DECL|member|fec_mii_data
id|uint
id|fec_mii_data
suffix:semicolon
multiline_comment|/* MII data register&t;&t;&t;*/
DECL|member|fec_mii_speed
id|uint
id|fec_mii_speed
suffix:semicolon
multiline_comment|/* MII speed control register&t;&t;*/
DECL|member|res4
id|uint
id|res4
(braket
l_int|17
)braket
suffix:semicolon
multiline_comment|/* reserved&t;&t;&t;&t;*/
DECL|member|fec_r_bound
id|uint
id|fec_r_bound
suffix:semicolon
multiline_comment|/* end of RAM (read-only)&t;&t;*/
DECL|member|fec_r_fstart
id|uint
id|fec_r_fstart
suffix:semicolon
multiline_comment|/* Rx FIFO start address&t;&t;*/
DECL|member|res5
id|uint
id|res5
(braket
l_int|6
)braket
suffix:semicolon
multiline_comment|/* reserved&t;&t;&t;&t;*/
DECL|member|fec_x_fstart
id|uint
id|fec_x_fstart
suffix:semicolon
multiline_comment|/* Tx FIFO start address&t;&t;*/
DECL|member|res6
id|uint
id|res6
(braket
l_int|17
)braket
suffix:semicolon
multiline_comment|/* reserved&t;&t;&t;&t;*/
DECL|member|fec_fun_code
id|uint
id|fec_fun_code
suffix:semicolon
multiline_comment|/* fec SDMA function code&t;&t;*/
DECL|member|res7
id|uint
id|res7
(braket
l_int|3
)braket
suffix:semicolon
multiline_comment|/* reserved&t;&t;&t;&t;*/
DECL|member|fec_r_cntrl
id|uint
id|fec_r_cntrl
suffix:semicolon
multiline_comment|/* Rx control register&t;&t;&t;*/
DECL|member|fec_r_hash
id|uint
id|fec_r_hash
suffix:semicolon
multiline_comment|/* Rx hash register&t;&t;&t;*/
DECL|member|res8
id|uint
id|res8
(braket
l_int|14
)braket
suffix:semicolon
multiline_comment|/* reserved&t;&t;&t;&t;*/
DECL|member|fec_x_cntrl
id|uint
id|fec_x_cntrl
suffix:semicolon
multiline_comment|/* Tx control register&t;&t;&t;*/
DECL|member|res9
id|uint
id|res9
(braket
l_int|0x1e
)braket
suffix:semicolon
multiline_comment|/* reserved&t;&t;&t;&t;*/
DECL|typedef|fec_t
)brace
id|fec_t
suffix:semicolon
multiline_comment|/* The FEC and LCD color map share the same address space....&n; * I guess we will never see an 823T :-).&n; */
DECL|union|fec_lcd
r_union
id|fec_lcd
(brace
DECL|member|fl_un_fec
id|fec_t
id|fl_un_fec
suffix:semicolon
DECL|member|fl_un_cmap
id|u_char
id|fl_un_cmap
(braket
l_int|0x200
)braket
suffix:semicolon
)brace
suffix:semicolon
DECL|struct|comm_proc
r_typedef
r_struct
id|comm_proc
(brace
multiline_comment|/* General control and status registers.&n;&t;*/
DECL|member|cp_cpcr
id|ushort
id|cp_cpcr
suffix:semicolon
DECL|member|res1
id|u_char
id|res1
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|cp_rccr
id|ushort
id|cp_rccr
suffix:semicolon
DECL|member|res2
id|u_char
id|res2
suffix:semicolon
DECL|member|cp_rmds
id|u_char
id|cp_rmds
suffix:semicolon
DECL|member|res3
id|u_char
id|res3
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|cp_cpmcr1
id|ushort
id|cp_cpmcr1
suffix:semicolon
DECL|member|cp_cpmcr2
id|ushort
id|cp_cpmcr2
suffix:semicolon
DECL|member|cp_cpmcr3
id|ushort
id|cp_cpmcr3
suffix:semicolon
DECL|member|cp_cpmcr4
id|ushort
id|cp_cpmcr4
suffix:semicolon
DECL|member|res4
id|u_char
id|res4
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|cp_rter
id|ushort
id|cp_rter
suffix:semicolon
DECL|member|res5
id|u_char
id|res5
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|cp_rtmr
id|ushort
id|cp_rtmr
suffix:semicolon
DECL|member|res6
id|u_char
id|res6
(braket
l_int|0x14
)braket
suffix:semicolon
multiline_comment|/* Baud rate generators.&n;&t;*/
DECL|member|cp_brgc1
id|uint
id|cp_brgc1
suffix:semicolon
DECL|member|cp_brgc2
id|uint
id|cp_brgc2
suffix:semicolon
DECL|member|cp_brgc3
id|uint
id|cp_brgc3
suffix:semicolon
DECL|member|cp_brgc4
id|uint
id|cp_brgc4
suffix:semicolon
multiline_comment|/* Serial Communication Channels.&n;&t;*/
DECL|member|cp_scc
id|scc_t
id|cp_scc
(braket
l_int|4
)braket
suffix:semicolon
multiline_comment|/* Serial Management Channels.&n;&t;*/
DECL|member|cp_smc
id|smc_t
id|cp_smc
(braket
l_int|2
)braket
suffix:semicolon
multiline_comment|/* Serial Peripheral Interface.&n;&t;*/
DECL|member|cp_spmode
id|ushort
id|cp_spmode
suffix:semicolon
DECL|member|res7
id|u_char
id|res7
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|cp_spie
id|u_char
id|cp_spie
suffix:semicolon
DECL|member|res8
id|u_char
id|res8
(braket
l_int|3
)braket
suffix:semicolon
DECL|member|cp_spim
id|u_char
id|cp_spim
suffix:semicolon
DECL|member|res9
id|u_char
id|res9
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|cp_spcom
id|u_char
id|cp_spcom
suffix:semicolon
DECL|member|res10
id|u_char
id|res10
(braket
l_int|2
)braket
suffix:semicolon
multiline_comment|/* Parallel Interface Port.&n;&t;*/
DECL|member|res11
id|u_char
id|res11
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|cp_pipc
id|ushort
id|cp_pipc
suffix:semicolon
DECL|member|res12
id|u_char
id|res12
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|cp_ptpr
id|ushort
id|cp_ptpr
suffix:semicolon
DECL|member|cp_pbdir
id|uint
id|cp_pbdir
suffix:semicolon
DECL|member|cp_pbpar
id|uint
id|cp_pbpar
suffix:semicolon
DECL|member|res13
id|u_char
id|res13
(braket
l_int|2
)braket
suffix:semicolon
DECL|member|cp_pbodr
id|ushort
id|cp_pbodr
suffix:semicolon
DECL|member|cp_pbdat
id|uint
id|cp_pbdat
suffix:semicolon
multiline_comment|/* Port E - MPC87x/88x only.&n;&t; */
DECL|member|cp_pedir
id|uint
id|cp_pedir
suffix:semicolon
DECL|member|cp_pepar
id|uint
id|cp_pepar
suffix:semicolon
DECL|member|cp_peso
id|uint
id|cp_peso
suffix:semicolon
DECL|member|cp_peodr
id|uint
id|cp_peodr
suffix:semicolon
DECL|member|cp_pedat
id|uint
id|cp_pedat
suffix:semicolon
multiline_comment|/* Communications Processor Timing Register -&n;&t;   Contains RMII Timing for the FECs on MPC87x/88x only.&n;&t;*/
DECL|member|cp_cptr
id|uint
id|cp_cptr
suffix:semicolon
multiline_comment|/* Serial Interface and Time Slot Assignment.&n;&t;*/
DECL|member|cp_simode
id|uint
id|cp_simode
suffix:semicolon
DECL|member|cp_sigmr
id|u_char
id|cp_sigmr
suffix:semicolon
DECL|member|res15
id|u_char
id|res15
suffix:semicolon
DECL|member|cp_sistr
id|u_char
id|cp_sistr
suffix:semicolon
DECL|member|cp_sicmr
id|u_char
id|cp_sicmr
suffix:semicolon
DECL|member|res16
id|u_char
id|res16
(braket
l_int|4
)braket
suffix:semicolon
DECL|member|cp_sicr
id|uint
id|cp_sicr
suffix:semicolon
DECL|member|cp_sirp
id|uint
id|cp_sirp
suffix:semicolon
DECL|member|res17
id|u_char
id|res17
(braket
l_int|0xc
)braket
suffix:semicolon
multiline_comment|/* 256 bytes of MPC823 video controller RAM array.&n;&t;*/
DECL|member|cp_vcram
id|u_char
id|cp_vcram
(braket
l_int|0x100
)braket
suffix:semicolon
DECL|member|cp_siram
id|u_char
id|cp_siram
(braket
l_int|0x200
)braket
suffix:semicolon
multiline_comment|/* The fast ethernet controller is not really part of the CPM,&n;&t; * but it resides in the address space.&n;&t; * The LCD color map is also here.&n;&t; */
DECL|member|fl_un
r_union
id|fec_lcd
id|fl_un
suffix:semicolon
DECL|macro|cp_fec
mdefine_line|#define cp_fec&t;&t;fl_un.fl_un_fec
DECL|macro|lcd_cmap
mdefine_line|#define lcd_cmap&t;fl_un.fl_un_cmap
DECL|member|res18
r_char
id|res18
(braket
l_int|0xE00
)braket
suffix:semicolon
multiline_comment|/* The DUET family has a second FEC here */
DECL|member|cp_fec2
id|fec_t
id|cp_fec2
suffix:semicolon
DECL|macro|cp_fec1
mdefine_line|#define cp_fec1&t;cp_fec&t;/* consistency macro */
multiline_comment|/* Dual Ported RAM follows.&n;&t; * There are many different formats for this memory area&n;&t; * depending upon the devices used and options chosen.&n;&t; * Some processors don&squot;t have all of it populated.&n;&t; */
DECL|member|cp_dpmem
id|u_char
id|cp_dpmem
(braket
l_int|0x1C00
)braket
suffix:semicolon
multiline_comment|/* BD / Data / ucode */
DECL|member|cp_dparam
id|u_char
id|cp_dparam
(braket
l_int|0x400
)braket
suffix:semicolon
multiline_comment|/* Parameter RAM */
DECL|typedef|cpm8xx_t
)brace
id|cpm8xx_t
suffix:semicolon
multiline_comment|/* Internal memory map.&n;*/
DECL|struct|immap
r_typedef
r_struct
id|immap
(brace
DECL|member|im_siu_conf
id|sysconf8xx_t
id|im_siu_conf
suffix:semicolon
multiline_comment|/* SIU Configuration */
DECL|member|im_pcmcia
id|pcmconf8xx_t
id|im_pcmcia
suffix:semicolon
multiline_comment|/* PCMCIA Configuration */
DECL|member|im_memctl
id|memctl8xx_t
id|im_memctl
suffix:semicolon
multiline_comment|/* Memory Controller */
DECL|member|im_sit
id|sit8xx_t
id|im_sit
suffix:semicolon
multiline_comment|/* System integration timers */
DECL|member|im_clkrst
id|car8xx_t
id|im_clkrst
suffix:semicolon
multiline_comment|/* Clocks and reset */
DECL|member|im_sitk
id|sitk8xx_t
id|im_sitk
suffix:semicolon
multiline_comment|/* Sys int timer keys */
DECL|member|im_clkrstk
id|cark8xx_t
id|im_clkrstk
suffix:semicolon
multiline_comment|/* Clocks and reset keys */
DECL|member|im_vid
id|vid823_t
id|im_vid
suffix:semicolon
multiline_comment|/* Video (823 only) */
DECL|member|im_lcd
id|lcd823_t
id|im_lcd
suffix:semicolon
multiline_comment|/* LCD (823 only) */
DECL|member|im_i2c
id|i2c8xx_t
id|im_i2c
suffix:semicolon
multiline_comment|/* I2C control/status */
DECL|member|im_sdma
id|sdma8xx_t
id|im_sdma
suffix:semicolon
multiline_comment|/* SDMA control/status */
DECL|member|im_cpic
id|cpic8xx_t
id|im_cpic
suffix:semicolon
multiline_comment|/* CPM Interrupt Controller */
DECL|member|im_ioport
id|iop8xx_t
id|im_ioport
suffix:semicolon
multiline_comment|/* IO Port control/status */
DECL|member|im_cpmtimer
id|cpmtimer8xx_t
id|im_cpmtimer
suffix:semicolon
multiline_comment|/* CPM timers */
DECL|member|im_cpm
id|cpm8xx_t
id|im_cpm
suffix:semicolon
multiline_comment|/* Communication processor */
DECL|typedef|immap_t
)brace
id|immap_t
suffix:semicolon
macro_line|#endif /* __IMMAP_8XX__ */
macro_line|#endif /* __KERNEL__ */
eof
