<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="xilinxproject-versuch2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND_5.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="AND_5.vhf"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="AND_5.vhi"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="AND_5_drc.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="AND_5_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="AND_Gate.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="AND_Gate.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Implication_Gate_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Implication_Gate_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="OR_Gate_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder_5_8_simbox_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_5_8_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="adder_5_8_simbox_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="and5_simbox.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="and5_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="full_adder.spl"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="full_adder_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="half_adder.spl"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="half_adder_simbox_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="implication_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="implication_simbox_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_gate_simbox_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_gate_simbox_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mux_implication_simbox_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1478770476" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1478770476">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478786876" xil_pn:in_ck="2775657401947692400" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1478786876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AND5_text.vhd"/>
      <outfile xil_pn:name="AND_Gate.vhd"/>
      <outfile xil_pn:name="Implication_Gate.vhd"/>
      <outfile xil_pn:name="Mux_2_1.vhd"/>
      <outfile xil_pn:name="Mux_2_1_delay.vhd"/>
      <outfile xil_pn:name="NOT_Gate.vhd"/>
      <outfile xil_pn:name="OR_Gate.vhd"/>
      <outfile xil_pn:name="adder_5_8.vhd"/>
      <outfile xil_pn:name="adder_5_8_simbox.vhd"/>
      <outfile xil_pn:name="and5_simbox.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="full_adder_simbox.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="half_adder_simbox.vhd"/>
      <outfile xil_pn:name="implication_simbox.vhd"/>
      <outfile xil_pn:name="mux_gate_simbox.vhd"/>
      <outfile xil_pn:name="mux_implication_simbox.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478786793" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7685372201324287372" xil_pn:start_ts="1478786793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478786794" xil_pn:in_ck="94832401057619" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4612643577636815370" xil_pn:start_ts="1478786793">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AND_5.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1478770658" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1649522167595876562" xil_pn:start_ts="1478770658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1478786876" xil_pn:in_ck="-8233230668165838039" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1478786876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AND5_text.vhd"/>
      <outfile xil_pn:name="AND_5.vhf"/>
      <outfile xil_pn:name="AND_Gate.vhd"/>
      <outfile xil_pn:name="Implication_Gate.vhd"/>
      <outfile xil_pn:name="Mux_2_1.vhd"/>
      <outfile xil_pn:name="Mux_2_1_delay.vhd"/>
      <outfile xil_pn:name="NOT_Gate.vhd"/>
      <outfile xil_pn:name="OR_Gate.vhd"/>
      <outfile xil_pn:name="adder_5_8.vhd"/>
      <outfile xil_pn:name="adder_5_8_simbox.vhd"/>
      <outfile xil_pn:name="and5_simbox.vhd"/>
      <outfile xil_pn:name="full_adder.vhd"/>
      <outfile xil_pn:name="full_adder_simbox.vhd"/>
      <outfile xil_pn:name="half_adder.vhd"/>
      <outfile xil_pn:name="half_adder_simbox.vhd"/>
      <outfile xil_pn:name="implication_simbox.vhd"/>
      <outfile xil_pn:name="mux_gate_simbox.vhd"/>
      <outfile xil_pn:name="mux_implication_simbox.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1478786878" xil_pn:in_ck="-8233230668165838039" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6879548626385903938" xil_pn:start_ts="1478786876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder_5_8_simbox_beh.prj"/>
      <outfile xil_pn:name="adder_5_8_simbox_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1478786878" xil_pn:in_ck="2022700778610799026" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2325738976189153163" xil_pn:start_ts="1478786878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="adder_5_8_simbox_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
