Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 15 20:43:34 2020
| Host         : LAPTOP-44GD87I2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nagusia_control_sets_placed.rpt
| Design       : nagusia
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              31 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+---------------------------+------------------+------------------+----------------+
|         Clock Signal        |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------+---------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG              |                           |                  |                1 |              1 |
|  component2/elementu_reg[6] | component4/fin[1]_i_2_n_0 | component4/fin0  |                1 |              2 |
|  component2/elementu_reg[6] |                           | reset_IBUF       |                4 |              7 |
|  clk_IBUF_BUFG              |                           | reset_IBUF       |                8 |             24 |
+-----------------------------+---------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 7      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


