$comment
	File created using the following command:
		vcd file RS232.msim.vcd -direction
$end
$date
	Sat Mar 30 01:11:01 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module RS232_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var wire 1 # tx $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 + ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 , ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 - tx~output_o $end
$var wire 1 . clk~input_o $end
$var wire 1 / clk~inputclkctrl_outclk $end
$var wire 1 0 bit_counter[0]~0_combout $end
$var wire 1 1 reset~input_o $end
$var wire 1 2 reset~inputclkctrl_outclk $end
$var wire 1 3 Add3~0_combout $end
$var wire 1 4 Add3~1 $end
$var wire 1 5 Add3~2_combout $end
$var wire 1 6 Add3~3 $end
$var wire 1 7 Add3~4_combout $end
$var wire 1 8 Add3~5 $end
$var wire 1 9 Add3~6_combout $end
$var wire 1 : Add3~7 $end
$var wire 1 ; Add3~8_combout $end
$var wire 1 < baud_counter~4_combout $end
$var wire 1 = Add3~9 $end
$var wire 1 > Add3~10_combout $end
$var wire 1 ? baud_counter~3_combout $end
$var wire 1 @ Add3~11 $end
$var wire 1 A Add3~12_combout $end
$var wire 1 B Add3~13 $end
$var wire 1 C Add3~14_combout $end
$var wire 1 D baud_counter~2_combout $end
$var wire 1 E Add3~15 $end
$var wire 1 F Add3~16_combout $end
$var wire 1 G Add3~17 $end
$var wire 1 H Add3~18_combout $end
$var wire 1 I Equal0~1_combout $end
$var wire 1 J Add3~19 $end
$var wire 1 K Add3~20_combout $end
$var wire 1 L Add3~21 $end
$var wire 1 M Add3~22_combout $end
$var wire 1 N baud_counter~1_combout $end
$var wire 1 O Add3~23 $end
$var wire 1 P Add3~24_combout $end
$var wire 1 Q Add3~25 $end
$var wire 1 R Add3~26_combout $end
$var wire 1 S baud_counter~0_combout $end
$var wire 1 T Equal0~0_combout $end
$var wire 1 U Equal0~3_combout $end
$var wire 1 V Equal0~2_combout $end
$var wire 1 W Equal0~4_combout $end
$var wire 1 X Add2~1_combout $end
$var wire 1 Y Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 $end
$var wire 1 Z Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 $end
$var wire 1 [ Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 $end
$var wire 1 \ Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout $end
$var wire 1 ] Mod0|auto_generated|divider|divider|StageOut[15]~3_combout $end
$var wire 1 ^ Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout $end
$var wire 1 _ Mod0|auto_generated|divider|divider|StageOut[15]~4_combout $end
$var wire 1 ` Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout $end
$var wire 1 a Mod0|auto_generated|divider|divider|StageOut[18]~6_combout $end
$var wire 1 b Mod0|auto_generated|divider|divider|StageOut[18]~5_combout $end
$var wire 1 c Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout $end
$var wire 1 d Mod0|auto_generated|divider|divider|StageOut[17]~8_combout $end
$var wire 1 e Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout $end
$var wire 1 f Mod0|auto_generated|divider|divider|StageOut[16]~2_combout $end
$var wire 1 g Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 $end
$var wire 1 h Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 $end
$var wire 1 i Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 $end
$var wire 1 j Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout $end
$var wire 1 k Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout $end
$var wire 1 l Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout $end
$var wire 1 m Mod0|auto_generated|divider|divider|StageOut[21]~10_combout $end
$var wire 1 n Mod0|auto_generated|divider|divider|StageOut[16]~12_combout $end
$var wire 1 o Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout $end
$var wire 1 p Mod0|auto_generated|divider|divider|StageOut[22]~9_combout $end
$var wire 1 q Add2~0_combout $end
$var wire 1 r Mod0|auto_generated|divider|divider|StageOut[17]~7_combout $end
$var wire 1 s Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout $end
$var wire 1 t Mod0|auto_generated|divider|divider|StageOut[23]~11_combout $end
$var wire 1 u Selector0~1_combout $end
$var wire 1 v Selector0~0_combout $end
$var wire 1 w Selector0~4_combout $end
$var wire 1 x Selector0~3_combout $end
$var wire 1 y Selector0~2_combout $end
$var wire 1 z Add4~0_combout $end
$var wire 1 { Mod1|auto_generated|divider|divider|op_1~1 $end
$var wire 1 | Mod1|auto_generated|divider|divider|op_1~3 $end
$var wire 1 } Mod1|auto_generated|divider|divider|op_1~5 $end
$var wire 1 ~ Mod1|auto_generated|divider|divider|op_1~6_combout $end
$var wire 1 !! Mod1|auto_generated|divider|divider|op_1~2_combout $end
$var wire 1 "! Mod1|auto_generated|divider|divider|StageOut[9]~4_combout $end
$var wire 1 #! Mod1|auto_generated|divider|divider|StageOut[9]~11_combout $end
$var wire 1 $! Mod1|auto_generated|divider|divider|op_1~0_combout $end
$var wire 1 %! Mod1|auto_generated|divider|divider|StageOut[8]~6_combout $end
$var wire 1 &! Mod1|auto_generated|divider|divider|op_2~1_cout $end
$var wire 1 '! Mod1|auto_generated|divider|divider|op_2~3 $end
$var wire 1 (! Mod1|auto_generated|divider|divider|op_2~4_combout $end
$var wire 1 )! Mod1|auto_generated|divider|divider|StageOut[14]~8_combout $end
$var wire 1 *! Equal1~0_combout $end
$var wire 1 +! Mod1|auto_generated|divider|divider|StageOut[10]~12_combout $end
$var wire 1 ,! Mod1|auto_generated|divider|divider|op_1~4_combout $end
$var wire 1 -! Mod1|auto_generated|divider|divider|StageOut[10]~7_combout $end
$var wire 1 .! Mod1|auto_generated|divider|divider|op_2~5 $end
$var wire 1 /! Mod1|auto_generated|divider|divider|op_2~7_cout $end
$var wire 1 0! Mod1|auto_generated|divider|divider|op_2~8_combout $end
$var wire 1 1! Mod1|auto_generated|divider|divider|StageOut[12]~10_combout $end
$var wire 1 2! Mod1|auto_generated|divider|divider|StageOut[8]~5_combout $end
$var wire 1 3! Mod1|auto_generated|divider|divider|op_2~2_combout $end
$var wire 1 4! Mod1|auto_generated|divider|divider|StageOut[13]~9_combout $end
$var wire 1 5! Add0~0_combout $end
$var wire 1 6! Add0~1_combout $end
$var wire 1 7! Add1~1 $end
$var wire 1 8! Add1~2_combout $end
$var wire 1 9! Selector0~6_combout $end
$var wire 1 :! Add1~3 $end
$var wire 1 ;! Add1~4_combout $end
$var wire 1 <! Add1~0_combout $end
$var wire 1 =! Selector0~5_combout $end
$var wire 1 >! Selector0~7_combout $end
$var wire 1 ?! Selector0~8_combout $end
$var wire 1 @! tx_data~q $end
$var wire 1 A! tx~reg0_q $end
$var wire 1 B! bit_counter [3] $end
$var wire 1 C! bit_counter [2] $end
$var wire 1 D! bit_counter [1] $end
$var wire 1 E! bit_counter [0] $end
$var wire 1 F! char_counter [2] $end
$var wire 1 G! char_counter [1] $end
$var wire 1 H! char_counter [0] $end
$var wire 1 I! baud_counter [13] $end
$var wire 1 J! baud_counter [12] $end
$var wire 1 K! baud_counter [11] $end
$var wire 1 L! baud_counter [10] $end
$var wire 1 M! baud_counter [9] $end
$var wire 1 N! baud_counter [8] $end
$var wire 1 O! baud_counter [7] $end
$var wire 1 P! baud_counter [6] $end
$var wire 1 Q! baud_counter [5] $end
$var wire 1 R! baud_counter [4] $end
$var wire 1 S! baud_counter [3] $end
$var wire 1 T! baud_counter [2] $end
$var wire 1 U! baud_counter [1] $end
$var wire 1 V! baud_counter [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
0*
z+
z,
0-
0.
0/
10
01
02
13
04
05
16
07
08
09
1:
0;
0<
0=
0>
0?
1@
0A
0B
0C
0D
1E
0F
0G
0H
0I
1J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
1\
0]
0^
0_
0`
0a
0b
1c
0d
1e
0f
0g
1h
0i
1j
1k
1l
0m
0n
1o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
1|
0}
1~
1!!
0"!
0#!
1$!
0%!
1&!
0'!
1(!
0)!
1*!
0+!
0,!
0-!
0.!
1/!
10!
11!
02!
03!
04!
15!
06!
07!
08!
09!
1:!
0;!
1<!
0=!
0>!
0?!
0@!
0A!
0E!
0D!
0C!
0B!
0H!
0G!
0F!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
$end
#100000
1!
1.
1/
1H!
1V!
17!
0<!
12!
0&!
1{
0$!
14
01!
03
18!
0|
0!!
14!
15
1,!
#200000
0!
0.
0/
#300000
1!
1.
1/
1G!
0H!
1U!
0V!
0:!
08!
07!
1<!
1&!
06
04
11!
05
13
1;!
1:!
18!
13!
16
17
15
0;!
07
#400000
0!
0.
0/
#500000
1!
1.
1/
1H!
1V!
17!
0<!
02!
0&!
1#!
0{
1$!
1z
1U
14
01!
03
0:!
08!
1'!
1.!
0(!
06
04!
1)!
05
1;!
0.!
1(!
0/!
17
1/!
00!
10!
14!
11!
04!
01!
#600000
0!
0.
0/
#700000
1!
1.
1/
0G!
0H!
1F!
1T!
0U!
0V!
1:!
18!
0z
07!
1<!
1&!
0;!
1}
0,!
1|
1!!
18
0U
16
04
11!
07
15
13
1;!
0}
0|
0!!
08!
0'!
03!
0~
08
19
17
05
1~
1,!
1.!
0(!
1%!
0#!
09
0%!
1#!
0/!
13!
0.!
1(!
0)!
14!
03!
1.!
0(!
00!
1/!
04!
1)!
0/!
10!
0)!
01!
00!
11!
1)!
01!
0)!
#800000
0!
0.
0/
#900000
1!
1.
1/
0F!
1V!
0;!
0#!
1|
1!!
14
03
0.!
1(!
0,!
15
1/!
1)!
10!
11!
0)!
#1000000
