#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Thu Apr 11 20:52:59 2019
# Process ID: 13832
# Current directory: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9864 H:\Jorge\UPM\master\1erCuatri\DES\Trabajo_filtroFIR\FILTRO-FIR---DES\FiltroFir\FiltroFir.xpr
# Log file: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/vivado.log
# Journal file: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 901.375 ; gain = 149.227
update_compile_order -fileset sources_1
open_bd_design {H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file <H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 977.750 ; gain = 54.051
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr 11 20:55:19 2019] Launched synth_1...
Run output will be captured here: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/synth_1/runme.log
ipx::open_ipxact_file H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/ip/Filtro_FIR_4in_0/Filtro_FIR_4in_0.xci'.
WARNING: [IP_Flow 19-4308] Project file 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/Codigo.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/Codigo.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/Codigo.vhd' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/Codigo.vhd' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::unload_core h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/new/component.xml
generate_target all [get_files  H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1649] </axi_gpio_1/S_AXI/Reg> is mapped at contiguous segments in master </processing_system7_0/Data/SEG_axi_gpio_1_Reg2> at <0x80000000 [ 32K ]> and in master </processing_system7_0/Data/SEG_axi_gpio_1_Reg> at <0x7FFF8000 [ 32K ]>. It is illegal to have the same peripheral mapped to different addresses within the same network. Peripherals must be mapped to the same offset in all masters, or to contiguous addresses that can be combined into a single aligned address. The combination of these two addresses is <0x7FFF8000 [ 64K ]> which is misaligned.
Wrote  : <H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'processing_system7_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IPIntegrator design H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s01_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_1_synth_1 design_1_axi_gpio_0_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1 design_1_xbar_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_s00_mmu_0_synth_1 design_1_s01_mmu_0_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_pc_0_synth_1}
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'h:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
[Thu Apr 11 20:56:12 2019] Launched design_1_processing_system7_0_1_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_s00_mmu_0_synth_1, design_1_s01_mmu_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_1_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_xbar_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_s01_mmu_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_s01_mmu_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1202.309 ; gain = 0.000
export_simulation -of_objects [get_files H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd] -directory H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.ip_user_files/sim_scripts -ip_user_files_dir H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.ip_user_files -ipstatic_source_dir H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.ip_user_files/ipstatic -lib_map_path [list {modelsim=H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.cache/compile_simlib/modelsim} {questa=H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.cache/compile_simlib/questa} {riviera=H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.cache/compile_simlib/riviera} {activehdl=H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run design_1_processing_system7_0_1_synth_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/synth_1

launch_runs impl_1 -jobs 4
[Thu Apr 11 20:57:17 2019] Launched design_1_processing_system7_0_1_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_1_0_synth_1, design_1_s00_mmu_0_synth_1, design_1_s01_mmu_0_synth_1, design_1_auto_pc_1_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_1_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_processing_system7_0_1_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_xbar_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_1_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_axi_gpio_1_0_synth_1/runme.log
design_1_s00_mmu_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_s00_mmu_0_synth_1/runme.log
design_1_s01_mmu_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_s01_mmu_0_synth_1/runme.log
design_1_auto_pc_1_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_auto_pc_1_synth_1/runme.log
design_1_auto_pc_0_synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/synth_1/runme.log
[Thu Apr 11 20:57:19 2019] Launched impl_1...
Run output will be captured here: H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.runs/impl_1/runme.log
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Filtro_FIR_4in:1.0 Filtro_FIR_4in_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (50 MHz)" }  [get_bd_pins Filtro_FIR_4in_0/i_clk]
connect_bd_net [get_bd_pins Filtro_FIR_4in_0/i_rstb] [get_bd_pins processing_system7_0/FCLK_CLK0]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /Filtro_FIR_4in_0/i_rstb(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Filtro_FIR_4in_0/i_rstb] [get_bd_pins processing_system7_0/FCLK_CLK0]'
connect_bd_net [get_bd_pins Filtro_FIR_4in_0/i_rstb] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_RESET0_N(rst) and /Filtro_FIR_4in_0/i_rstb(undef)
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ahblite_axi_bridge:3.0 ahblite_axi_bridge_0
endgroup
delete_bd_objs [get_bd_cells ahblite_axi_bridge_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_register_slice:1.1 axis_register_slice_0
endgroup
set_property location {1.5 167 66} [get_bd_cells axis_register_slice_0]
set_property location {0.5 36 160} [get_bd_cells axis_register_slice_0]
connect_bd_net [get_bd_pins axis_register_slice_0/aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net [get_bd_pins axis_register_slice_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {1.5 219 -54} [get_bd_cells axis_register_slice_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/processing_system7_0/M_AXI_GP0" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_M_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins axis_register_slice_0/S_AXIS]
ERROR: [IP_Flow 19-3478] Validation failed for parameter 'Master Interface TDATA Width (bytes)(M_TDATA_NUM_BYTES)' with value '1' for BD Cell 'axis_dwidth_converter'. M_TDATA_NUM_BYTES must not have the same value as S_TDATA_NUM_BYTES
INFO: [IP_Flow 19-3438] Customization errors found on 'axis_dwidth_converter'. Restoring to previous valid configuration.
ERROR: [BD 41-245] set_property error - Validation failed for parameter 'Master Interface TDATA Width (bytes)(M_TDATA_NUM_BYTES)' with value '1' for BD Cell 'axis_dwidth_converter'. M_TDATA_NUM_BYTES must not have the same value as S_TDATA_NUM_BYTES
Customization errors found on 'axis_dwidth_converter'. Restoring to previous valid configuration.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ERROR: [BD 41-1273] Error running apply_rule TCL procedure: ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
    insert_axis_dw_conv Line 13
INFO: [BD 5-145] Automation rule xilinx.com:bd_rule:axi4_s2mm was not applied to object S_AXIS
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:axi4_s2mm -config {Dest_Intf "/processing_system7_0/M_AXI_GP0" Bridge_IP "New AXI-Stream FIFO (Medium/Low frequency transfer)" Conn_M_AXIS "1" Clk_Stream "Auto" Clk_MM "Auto" }  [get_bd_intf_pins axis_register_slice_0/S_AXIS]'
ERROR: [Common 17-39] 'apply_bd_automation' failed due to earlier errors.
undo
INFO: [Common 17-17] undo 'set_property location {1.5 219 -54} [get_bd_cells axis_register_slice_0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axis_register_slice_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]'
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins axis_register_slice_0/aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]'
delete_bd_objs [get_bd_cells axis_register_slice_0]
save_bd_design
Wrote  : <H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <H:/Jorge/UPM/master/1erCuatri/DES/Trabajo_filtroFIR/FILTRO-FIR---DES/FiltroFir/FiltroFir.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 21:00:20 2019...
