#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jan  3 19:29:38 2023
# Process ID: 22944
# Current directory: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20012 I:\GitHub\FPGA-Study\DavinciDEV\Projet-ILA\MyFirstProjet\MyFirstProjet.xpr
# Log file: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/vivado.log
# Journal file: I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet\vivado.jou
# Running On: LAPTOPBGVQ5Q3G, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8437 MB
#-----------------------------------------------------------
start_gui
open_project I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.xpr
update_compile_order -fileset sources_1
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_twinkle
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE1_WIDTH {2} \
  CONFIG.C_PROBE2_WIDTH {9} \
  CONFIG.Component_Name {ila_twinkle} \
] [get_ips ila_twinkle]
generate_target {instantiation_template} [get_files i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci]
catch { config_ip_cache -export [get_ips -all ila_twinkle] }
export_ip_user_files -of_objects [get_files i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci]
launch_runs ila_twinkle_synth_1 -jobs 4
wait_on_run ila_twinkle_synth_1
export_simulation -of_objects [get_files i:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.srcs/sources_1/ip/ila_twinkle/ila_twinkle.xci] -directory I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.ip_user_files/sim_scripts -ip_user_files_dir I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.ip_user_files -ipstatic_source_dir I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.ip_user_files/ipstatic -lib_map_path [list {modelsim=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/modelsim} {questa=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/questa} {riviera=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/riviera} {activehdl=I:/GitHub/FPGA-Study/DavinciDEV/Projet-ILA/MyFirstProjet/MyFirstProjet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run ila_twinkle_synth_1
