module FF(clk,D,Q);
  input clk,D;
  output reg Q;
  always@(posedge clk)
      Q=D;
endmodule

module FF_dut;
  
endmodule 