-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_V_read : OUT STD_LOGIC;
    p_dst_data_stream_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_V_write : OUT STD_LOGIC;
    p_kernel_val_0_V_1_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_0_V_2_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_1_V_0_read : IN STD_LOGIC_VECTOR (2 downto 0);
    p_kernel_val_1_V_2_read : IN STD_LOGIC_VECTOR (3 downto 0);
    p_kernel_val_2_V_0_read : IN STD_LOGIC_VECTOR (1 downto 0);
    p_kernel_val_2_V_1_read : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_B6 : STD_LOGIC_VECTOR (7 downto 0) := "10110110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_B4 : STD_LOGIC_VECTOR (7 downto 0) := "10110100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_1FF : STD_LOGIC_VECTOR (8 downto 0) := "111111111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_B4 : STD_LOGIC_VECTOR (8 downto 0) := "010110100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv9_1FE : STD_LOGIC_VECTOR (8 downto 0) := "111111110";
    constant ap_const_lv9_1FD : STD_LOGIC_VECTOR (8 downto 0) := "111111101";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv9_124 : STD_LOGIC_VECTOR (8 downto 0) := "100100100";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_122 : STD_LOGIC_VECTOR (9 downto 0) := "0100100010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_242 : STD_LOGIC_VECTOR (9 downto 0) := "1001000010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond460_i_reg_1416 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_1425 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_1381 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_1372 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal or_cond_i_reg_1459 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_1459_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_2_reg_311 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_161_0_1_cast_fu_322_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_0_1_cast_reg_1333 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_0_2_cast_fu_326_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_0_2_cast_reg_1338 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_1_cast_fu_330_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_1_cast_reg_1343 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_1_2_cast_fu_334_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_161_1_2_cast_reg_1348 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_161_2_cast_fu_338_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_2_cast_reg_1353 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_161_2_1_cast_fu_342_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_161_2_1_cast_reg_1358 : STD_LOGIC_VECTOR (10 downto 0);
    signal exitcond461_i_fu_350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i_V_fu_356_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_V_reg_1367 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_not_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_76_0_not_reg_1376 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_1386 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_1_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_120_1_reg_1390 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_1394 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_10_0_t_fu_556_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_0_t_reg_1401 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_1_t_fu_594_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_1_t_reg_1406 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_2_t_fu_632_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_10_2_t_reg_1411 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond460_i_fu_642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op156_read_state4 : BOOLEAN;
    signal ap_predicate_op167_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_V_fu_648_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_782_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_reg_1429 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_1434 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_1441 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_1447 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_1453 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_cond_i_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_1194_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_reg_1463 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state4 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_reg_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_22_fu_791_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_930_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_948_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_150 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_154 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_966_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_158 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_162 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_838_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_857_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_876_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_374_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal t_V_cast_fu_346_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_32_fu_408_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_412_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_35_fu_424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_450_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_458_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_p2_i497_i_fu_464_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_37_fu_472_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_6_1_fu_488_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_assign_6_2_fu_514_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_18_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_fu_482_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i496_i_fu_444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_cast_fu_418_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_p2_i497_i_p_assign_8_fu_540_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_fu_548_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_42_fu_510_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_568_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_fu_574_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_494_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_578_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_562_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_586_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_536_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_606_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_fu_612_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_520_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_616_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_600_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_624_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_52_fu_654_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_2_cast_fu_638_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ImagLoc_x_fu_670_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_53_fu_676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev3_fu_684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_702_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_710_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_p2_i_i_fu_716_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_assign_2_fu_734_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_assign_3_fu_740_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_not_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_p2_i_i_cast_fu_724_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sel_tmp_cast_fu_748_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_fu_770_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal col_assign_cast_fu_778_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_3_t_fu_821_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_23_fu_826_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_845_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_864_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_919_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_937_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_34_fu_955_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_0_cast_fu_988_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_s_fu_992_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1248_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_10_1_fu_1017_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_10_1_fu_1017_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_1_fu_1017_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_162_1_cast_cast_fu_1022_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sum_V_0_2_cast_fu_1010_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_10_1_2_fu_1043_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal r_V_10_1_2_fu_1043_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_1_2_fu_1043_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_59_fu_1030_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_1026_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_2_fu_1062_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_V_10_2_fu_1062_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_2_fu_1062_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_10_2_1_fu_1075_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_10_2_1_fu_1075_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_2_1_fu_1075_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sum_V_1_1_fu_1033_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_162_2_2_cast_cas_fu_1084_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp5_fu_1094_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp5_cast_fu_1100_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp4_fu_1104_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp3_fu_1088_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp4_cast_fu_1110_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_s_fu_1114_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_38_fu_1052_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1048_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_62_fu_1080_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1067_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp8_fu_1134_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_fu_1128_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_fu_1140_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_1120_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_1152_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_i_i_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_1180_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_1146_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1241_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1241_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1248_p0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1248_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1241_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_120 : BOOLEAN;
    signal ap_enable_state3_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_146 : BOOLEAN;
    signal ap_enable_state4_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op161_store_state4 : BOOLEAN;
    signal ap_enable_operation_161 : BOOLEAN;
    signal ap_predicate_op168_store_state4 : BOOLEAN;
    signal ap_enable_operation_168 : BOOLEAN;
    signal ap_enable_operation_122 : BOOLEAN;
    signal ap_enable_operation_150 : BOOLEAN;
    signal ap_predicate_op159_store_state4 : BOOLEAN;
    signal ap_enable_operation_159 : BOOLEAN;
    signal ap_predicate_op166_store_state4 : BOOLEAN;
    signal ap_enable_operation_166 : BOOLEAN;
    signal ap_enable_operation_124 : BOOLEAN;
    signal ap_enable_operation_153 : BOOLEAN;
    signal ap_predicate_op157_store_state4 : BOOLEAN;
    signal ap_enable_operation_157 : BOOLEAN;
    signal ap_predicate_op165_store_state4 : BOOLEAN;
    signal ap_enable_operation_165 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_1241_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1248_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_10_1_2_fu_1043_p10 : STD_LOGIC_VECTOR (11 downto 0);
    signal r_V_10_1_fu_1017_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_10_2_1_fu_1075_p10 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_10_2_fu_1062_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_condition_933 : BOOLEAN;

    component TOP_fuct_mux_32_8hbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component TOP_fuct_mac_mulaibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component TOP_fuct_mac_mulajbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Filter2D_k_buf_0_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    TOP_fuct_mux_32_8hbi_U67 : component TOP_fuct_mux_32_8hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_162,
        din1 => right_border_buf_0_1_fu_166,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_t_fu_821_p2,
        dout => tmp_23_fu_826_p5);

    TOP_fuct_mux_32_8hbi_U68 : component TOP_fuct_mux_32_8hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_3_fu_174,
        din1 => right_border_buf_0_4_fu_178,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_t_fu_821_p2,
        dout => tmp_24_fu_845_p5);

    TOP_fuct_mux_32_8hbi_U69 : component TOP_fuct_mux_32_8hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_5_fu_182,
        din1 => right_border_buf_0_2_fu_170,
        din2 => ap_const_lv8_0,
        din3 => col_assign_3_t_fu_821_p2,
        dout => tmp_25_fu_864_p5);

    TOP_fuct_mux_32_8hbi_U70 : component TOP_fuct_mux_32_8hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_838_p3,
        din1 => col_buf_0_val_1_0_fu_857_p3,
        din2 => col_buf_0_val_2_0_fu_876_p3,
        din3 => row_assign_10_0_t_reg_1401,
        dout => tmp_26_fu_919_p5);

    TOP_fuct_mux_32_8hbi_U71 : component TOP_fuct_mux_32_8hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_838_p3,
        din1 => col_buf_0_val_1_0_fu_857_p3,
        din2 => col_buf_0_val_2_0_fu_876_p3,
        din3 => row_assign_10_1_t_reg_1406,
        dout => tmp_30_fu_937_p5);

    TOP_fuct_mux_32_8hbi_U72 : component TOP_fuct_mux_32_8hbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_838_p3,
        din1 => col_buf_0_val_1_0_fu_857_p3,
        din2 => col_buf_0_val_2_0_fu_876_p3,
        din3 => row_assign_10_2_t_reg_1411,
        dout => tmp_34_fu_955_p5);

    TOP_fuct_mac_mulaibs_U73 : component TOP_fuct_mac_mulaibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 9,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_1241_p0,
        din1 => grp_fu_1241_p1,
        din2 => r_V_s_fu_992_p2,
        dout => grp_fu_1241_p3);

    TOP_fuct_mac_mulajbC_U74 : component TOP_fuct_mac_mulajbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 2,
        din1_WIDTH => 8,
        din2_WIDTH => 11,
        dout_WIDTH => 11)
    port map (
        din0 => grp_fu_1248_p0,
        din1 => grp_fu_1248_p1,
        din2 => grp_fu_1241_p3,
        dout => grp_fu_1248_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond460_i_fu_642_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond461_i_fu_350_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((exitcond461_i_fu_350_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp0_exit_iter1_state4) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((exitcond461_i_fu_350_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_fu_642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_311 <= j_V_fu_648_p2;
            elsif (((exitcond461_i_fu_350_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_2_reg_311 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    t_V_reg_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                t_V_reg_300 <= i_V_reg_1367;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                t_V_reg_300 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_fu_642_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_1434 <= brmerge_fu_786_p2;
                k_buf_0_val_3_addr_reg_1441 <= tmp_22_fu_791_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_1447 <= tmp_22_fu_791_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_1453 <= tmp_22_fu_791_p1(11 - 1 downto 0);
                or_cond_i_i_reg_1425 <= or_cond_i_i_fu_696_p2;
                or_cond_i_reg_1459 <= or_cond_i_fu_798_p2;
                tmp_55_reg_1429 <= tmp_55_fu_782_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond460_i_reg_1416 <= exitcond460_i_fu_642_p2;
                or_cond_i_reg_1459_pp0_iter1_reg <= or_cond_i_reg_1459;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_V_reg_1367 <= i_V_fu_356_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_350_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                icmp_reg_1381 <= icmp_fu_384_p2;
                row_assign_10_0_t_reg_1401 <= row_assign_10_0_t_fu_556_p2;
                row_assign_10_1_t_reg_1406 <= row_assign_10_1_t_fu_594_p2;
                row_assign_10_2_t_reg_1411 <= row_assign_10_2_t_fu_632_p2;
                tmp_120_1_reg_1390 <= tmp_120_1_fu_396_p2;
                tmp_12_reg_1394 <= tmp_12_fu_402_p2;
                tmp_1_reg_1386 <= tmp_1_fu_390_p2;
                tmp_2_reg_1372 <= tmp_2_fu_362_p2;
                tmp_76_0_not_reg_1376 <= tmp_76_0_not_fu_368_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_1459 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_9_reg_1463 <= p_Val2_9_fu_1194_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_166 <= right_border_buf_0_s_fu_162;
                right_border_buf_0_2_fu_170 <= right_border_buf_0_5_fu_182;
                right_border_buf_0_3_fu_174 <= col_buf_0_val_1_0_fu_857_p3;
                right_border_buf_0_4_fu_178 <= right_border_buf_0_3_fu_174;
                right_border_buf_0_5_fu_182 <= col_buf_0_val_2_0_fu_876_p3;
                right_border_buf_0_s_fu_162 <= col_buf_0_val_0_0_fu_838_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_142 <= src_kernel_win_0_va_fu_138;
                src_kernel_win_0_va_2_fu_146 <= src_kernel_win_0_va_7_fu_948_p3;
                src_kernel_win_0_va_3_fu_150 <= src_kernel_win_0_va_2_fu_146;
                src_kernel_win_0_va_4_fu_154 <= src_kernel_win_0_va_8_fu_966_p3;
                src_kernel_win_0_va_5_fu_158 <= src_kernel_win_0_va_4_fu_154;
                src_kernel_win_0_va_fu_138 <= src_kernel_win_0_va_6_fu_930_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                tmp_161_0_1_cast_reg_1333 <= tmp_161_0_1_cast_fu_322_p1;
                tmp_161_0_2_cast_reg_1338 <= tmp_161_0_2_cast_fu_326_p1;
                    tmp_161_1_2_cast_reg_1348(3 downto 0) <= tmp_161_1_2_cast_fu_334_p1(3 downto 0);
                tmp_161_1_cast_reg_1343 <= tmp_161_1_cast_fu_330_p1;
                    tmp_161_2_1_cast_reg_1358(2 downto 0) <= tmp_161_2_1_cast_fu_342_p1(2 downto 0);
                tmp_161_2_cast_reg_1353 <= tmp_161_2_cast_fu_338_p1;
            end if;
        end if;
    end process;
    tmp_161_1_2_cast_reg_1348(11 downto 4) <= "00000000";
    tmp_161_2_1_cast_reg_1358(10 downto 3) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_fu_350_p2, ap_CS_fsm_state2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond461_i_fu_350_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ImagLoc_x_fu_670_p2 <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(t_V_2_cast_fu_638_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state6 <= ap_CS_fsm(3);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_1459_pp0_iter1_reg, ap_predicate_op156_read_state4, ap_predicate_op167_read_state4)
    begin
                ap_block_pp0_stage0_01001 <= (((or_cond_i_reg_1459_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op167_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_1459_pp0_iter1_reg, ap_predicate_op156_read_state4, ap_predicate_op167_read_state4)
    begin
                ap_block_pp0_stage0_11001 <= (((or_cond_i_reg_1459_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op167_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state4 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_V_empty_n, p_dst_data_stream_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_1459_pp0_iter1_reg, ap_predicate_op156_read_state4, ap_predicate_op167_read_state4)
    begin
                ap_block_pp0_stage0_subdone <= (((or_cond_i_reg_1459_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op167_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state4 = ap_const_boolean_1)))));
    end process;

        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_V_empty_n, ap_predicate_op156_read_state4, ap_predicate_op167_read_state4)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op167_read_state4 = ap_const_boolean_1)) or ((p_src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state4 = ap_const_boolean_1)));
    end process;


    ap_block_state5_pp0_stage0_iter2_assign_proc : process(p_dst_data_stream_V_full_n, or_cond_i_reg_1459_pp0_iter1_reg)
    begin
                ap_block_state5_pp0_stage0_iter2 <= ((or_cond_i_reg_1459_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_933_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond460_i_reg_1416, or_cond_i_i_reg_1425)
    begin
                ap_condition_933 <= ((or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter1_state4_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond461_i_fu_350_p2, ap_CS_fsm_state2)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond461_i_fu_350_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_120_assign_proc : process(exitcond460_i_fu_642_p2)
    begin
                ap_enable_operation_120 <= (exitcond460_i_fu_642_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_122_assign_proc : process(exitcond460_i_fu_642_p2)
    begin
                ap_enable_operation_122 <= (exitcond460_i_fu_642_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_124_assign_proc : process(exitcond460_i_fu_642_p2)
    begin
                ap_enable_operation_124 <= (exitcond460_i_fu_642_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_146_assign_proc : process(exitcond460_i_reg_1416)
    begin
                ap_enable_operation_146 <= (exitcond460_i_reg_1416 = ap_const_lv1_0);
    end process;


    ap_enable_operation_150_assign_proc : process(exitcond460_i_reg_1416)
    begin
                ap_enable_operation_150 <= (exitcond460_i_reg_1416 = ap_const_lv1_0);
    end process;


    ap_enable_operation_153_assign_proc : process(exitcond460_i_reg_1416)
    begin
                ap_enable_operation_153 <= (exitcond460_i_reg_1416 = ap_const_lv1_0);
    end process;


    ap_enable_operation_157_assign_proc : process(ap_predicate_op157_store_state4)
    begin
                ap_enable_operation_157 <= (ap_predicate_op157_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_159_assign_proc : process(ap_predicate_op159_store_state4)
    begin
                ap_enable_operation_159 <= (ap_predicate_op159_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_161_assign_proc : process(ap_predicate_op161_store_state4)
    begin
                ap_enable_operation_161 <= (ap_predicate_op161_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_165_assign_proc : process(ap_predicate_op165_store_state4)
    begin
                ap_enable_operation_165 <= (ap_predicate_op165_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_166_assign_proc : process(ap_predicate_op166_store_state4)
    begin
                ap_enable_operation_166 <= (ap_predicate_op166_store_state4 = ap_const_boolean_1);
    end process;


    ap_enable_operation_168_assign_proc : process(ap_predicate_op168_store_state4)
    begin
                ap_enable_operation_168 <= (ap_predicate_op168_store_state4 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state3_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state3_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state4_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state4_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op156_read_state4_assign_proc : process(exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381)
    begin
                ap_predicate_op156_read_state4 <= ((or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0));
    end process;


    ap_predicate_op157_store_state4_assign_proc : process(exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_1_reg_1386)
    begin
                ap_predicate_op157_store_state4 <= ((tmp_1_reg_1386 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0));
    end process;


    ap_predicate_op159_store_state4_assign_proc : process(exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_120_1_reg_1390)
    begin
                ap_predicate_op159_store_state4 <= ((tmp_120_1_reg_1390 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0));
    end process;


    ap_predicate_op161_store_state4_assign_proc : process(exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_1_reg_1386)
    begin
                ap_predicate_op161_store_state4 <= ((tmp_1_reg_1386 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0));
    end process;


    ap_predicate_op165_store_state4_assign_proc : process(exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372)
    begin
                ap_predicate_op165_store_state4 <= ((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0));
    end process;


    ap_predicate_op166_store_state4_assign_proc : process(exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372)
    begin
                ap_predicate_op166_store_state4 <= ((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0));
    end process;


    ap_predicate_op167_read_state4_assign_proc : process(exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372)
    begin
                ap_predicate_op167_read_state4 <= ((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0));
    end process;


    ap_predicate_op168_store_state4_assign_proc : process(exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372)
    begin
                ap_predicate_op168_store_state4 <= ((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond461_i_fu_350_p2, ap_CS_fsm_state2)
    begin
        if (((exitcond461_i_fu_350_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_786_p2 <= (tmp_9_fu_690_p2 or tmp_76_0_not_reg_1376);
    col_assign_3_t_fu_821_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) - unsigned(tmp_55_reg_1429));
        col_assign_cast_fu_778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_fu_770_p3),32));

    col_buf_0_val_0_0_fu_838_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_1434(0) = '1') else 
        tmp_23_fu_826_p5;
    col_buf_0_val_1_0_fu_857_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_1434(0) = '1') else 
        tmp_24_fu_845_p5;
    col_buf_0_val_2_0_fu_876_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_1434(0) = '1') else 
        tmp_25_fu_864_p5;
    exitcond460_i_fu_642_p2 <= "1" when (t_V_2_reg_311 = ap_const_lv9_124) else "0";
    exitcond461_i_fu_350_p2 <= "1" when (t_V_reg_300 = ap_const_lv8_B6) else "0";
    grp_fu_1241_p0 <= tmp_161_0_1_cast_reg_1333(2 - 1 downto 0);
    grp_fu_1241_p1 <= grp_fu_1241_p10(8 - 1 downto 0);
    grp_fu_1241_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_4_fu_154),10));
    grp_fu_1248_p0 <= tmp_161_0_2_cast_reg_1338(2 - 1 downto 0);
    grp_fu_1248_p1 <= grp_fu_1248_p10(8 - 1 downto 0);
    grp_fu_1248_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_fu_966_p3),10));
    i_V_fu_356_p2 <= std_logic_vector(unsigned(t_V_reg_300) + unsigned(ap_const_lv8_1));
    icmp1_fu_664_p2 <= "0" when (tmp_52_fu_654_p4 = ap_const_lv8_0) else "1";
    icmp_fu_384_p2 <= "0" when (tmp_28_fu_374_p4 = ap_const_lv7_0) else "1";
    j_V_fu_648_p2 <= std_logic_vector(unsigned(t_V_2_reg_311) + unsigned(ap_const_lv9_1));
    k_buf_0_val_3_address0 <= tmp_22_fu_791_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_1441;

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372, tmp_1_reg_1386, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_1386 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372, tmp_1_reg_1386, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_1386 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_22_fu_791_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_1447;

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372, tmp_120_1_reg_1390, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_120_1_reg_1390 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_1381, tmp_2_reg_1372, tmp_120_1_reg_1390, k_buf_0_val_3_q0, ap_condition_933)
    begin
        if ((ap_const_boolean_1 = ap_condition_933)) then
            if (((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((tmp_120_1_reg_1390 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372, tmp_120_1_reg_1390, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_120_1_reg_1390 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_22_fu_791_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_1453;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372, tmp_1_reg_1386, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_1386 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_V_dout, icmp_reg_1381, tmp_2_reg_1372, tmp_1_reg_1386, k_buf_0_val_4_q0, ap_condition_933)
    begin
        if ((ap_const_boolean_1 = ap_condition_933)) then
            if (((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((tmp_1_reg_1386 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372, tmp_1_reg_1386, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_1386 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i_fu_1168_p2 <= "0" when (tmp_41_fu_1152_p4 = ap_const_lv4_0) else "1";
    or_cond_i496_i_fu_444_p2 <= (tmp_16_fu_438_p2 and rev_fu_432_p2);
    or_cond_i_fu_798_p2 <= (icmp_reg_1381 and icmp1_fu_664_p2);
    or_cond_i_i_fu_696_p2 <= (tmp_9_fu_690_p2 and rev3_fu_684_p2);
    overflow_fu_1174_p2 <= (tmp_i_i_fu_1162_p2 and not_i_i_fu_1168_p2);
    p_Result_s_fu_1120_p3 <= p_Val2_s_fu_1114_p2(11 downto 11);
    p_Val2_1_fu_1146_p2 <= std_logic_vector(unsigned(tmp6_fu_1128_p2) + unsigned(tmp7_fu_1140_p2));
    p_Val2_9_fu_1194_p3 <= 
        p_mux_i_i_cast_fu_1180_p3 when (tmp_1_i_i_fu_1188_p2(0) = '1') else 
        p_Val2_1_fu_1146_p2;
    p_Val2_s_fu_1114_p2 <= std_logic_vector(unsigned(tmp3_fu_1088_p2) + unsigned(tmp4_cast_fu_1110_p1));
    p_assign_1_fu_710_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) - unsigned(t_V_2_cast_fu_638_p1));
    p_assign_2_fu_734_p2 <= std_logic_vector(signed(ap_const_lv10_242) - signed(p_p2_i_i_fu_716_p3));
    p_assign_3_fu_740_p3 <= 
        ImagLoc_x_fu_670_p2 when (or_cond_i_i_fu_696_p2(0) = '1') else 
        p_assign_2_fu_734_p2;
    p_assign_6_1_fu_488_p2 <= std_logic_vector(signed(ap_const_lv9_1FE) + signed(t_V_cast_fu_346_p1));
    p_assign_6_2_fu_514_p2 <= std_logic_vector(signed(ap_const_lv9_1FD) + signed(t_V_cast_fu_346_p1));
    p_assign_7_fu_458_p2 <= std_logic_vector(unsigned(ap_const_lv9_1) - unsigned(t_V_cast_fu_346_p1));
    p_assign_8_fu_482_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_37_fu_472_p1));

    p_dst_data_stream_V_blk_n_assign_proc : process(p_dst_data_stream_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_1459_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_1459_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_V_blk_n <= p_dst_data_stream_V_full_n;
        else 
            p_dst_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_V_din <= p_Val2_9_reg_1463;

    p_dst_data_stream_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_1459_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_1459_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i_cast_fu_1180_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_1162_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i497_i_fu_464_p3 <= 
        p_assign_7_fu_458_p2 when (tmp_36_fu_450_p3(0) = '1') else 
        tmp_14_fu_412_p2;
    p_p2_i497_i_p_assign_8_fu_540_p3 <= 
        tmp_37_fu_472_p1 when (tmp_18_fu_476_p2(0) = '1') else 
        p_assign_8_fu_482_p2;
        p_p2_i_i_cast_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_p2_i_i_fu_716_p3),11));

    p_p2_i_i_fu_716_p3 <= 
        p_assign_1_fu_710_p2 when (tmp_54_fu_702_p3(0) = '1') else 
        ImagLoc_x_fu_670_p2;

    p_src_data_stream_V_blk_n_assign_proc : process(p_src_data_stream_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond460_i_reg_1416, or_cond_i_i_reg_1425, icmp_reg_1381, tmp_2_reg_1372)
    begin
        if ((((tmp_2_reg_1372 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_1) and (or_cond_i_i_reg_1425 = ap_const_lv1_1) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((or_cond_i_i_reg_1425 = ap_const_lv1_1) and (icmp_reg_1381 = ap_const_lv1_0) and (exitcond460_i_reg_1416 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_V_blk_n <= p_src_data_stream_V_empty_n;
        else 
            p_src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op156_read_state4, ap_predicate_op167_read_state4, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op167_read_state4 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op156_read_state4 = ap_const_boolean_1)))) then 
            p_src_data_stream_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_0_cast_fu_988_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_158),9));
    r_V_10_1_2_fu_1043_p0 <= tmp_161_1_2_cast_reg_1348(4 - 1 downto 0);
    r_V_10_1_2_fu_1043_p1 <= r_V_10_1_2_fu_1043_p10(8 - 1 downto 0);
    r_V_10_1_2_fu_1043_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_7_fu_948_p3),12));
    r_V_10_1_2_fu_1043_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_2_fu_1043_p0) * unsigned(r_V_10_1_2_fu_1043_p1), 12));
    r_V_10_1_fu_1017_p0 <= tmp_161_1_cast_reg_1343(3 - 1 downto 0);
    r_V_10_1_fu_1017_p1 <= r_V_10_1_fu_1017_p10(8 - 1 downto 0);
    r_V_10_1_fu_1017_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_3_fu_150),11));
    r_V_10_1_fu_1017_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_1_fu_1017_p0) * signed('0' &r_V_10_1_fu_1017_p1))), 11));
    r_V_10_2_1_fu_1075_p0 <= tmp_161_2_1_cast_reg_1358(3 - 1 downto 0);
    r_V_10_2_1_fu_1075_p1 <= r_V_10_2_1_fu_1075_p10(8 - 1 downto 0);
    r_V_10_2_1_fu_1075_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_fu_138),11));
    r_V_10_2_1_fu_1075_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_1_fu_1075_p0) * unsigned(r_V_10_2_1_fu_1075_p1), 11));
    r_V_10_2_fu_1062_p0 <= tmp_161_2_cast_reg_1353(2 - 1 downto 0);
    r_V_10_2_fu_1062_p1 <= r_V_10_2_fu_1062_p10(8 - 1 downto 0);
    r_V_10_2_fu_1062_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_142),10));
    r_V_10_2_fu_1062_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(r_V_10_2_fu_1062_p0) * signed('0' &r_V_10_2_fu_1062_p1))), 10));
    r_V_s_fu_992_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_0_cast_fu_988_p1));
    rev3_fu_684_p2 <= (tmp_53_fu_676_p3 xor ap_const_lv1_1);
    rev_fu_432_p2 <= (tmp_35_fu_424_p3 xor ap_const_lv1_1);
    row_assign_10_0_t_fu_556_p2 <= (y_fu_548_p3 xor ap_const_lv2_3);
    row_assign_10_1_t_fu_594_p2 <= (tmp_29_fu_586_p3 xor ap_const_lv2_3);
    row_assign_10_2_t_fu_632_p2 <= (tmp_33_fu_624_p3 xor ap_const_lv2_3);
    sel_tmp7_fu_758_p2 <= (tmp_9_not_fu_752_p2 or tmp_53_fu_676_p3);
    sel_tmp8_fu_764_p2 <= (tmp_11_fu_728_p2 and sel_tmp7_fu_758_p2);
    sel_tmp_cast_fu_748_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_assign_3_fu_740_p3),11));
    src_kernel_win_0_va_6_fu_930_p3 <= 
        tmp_26_fu_919_p5 when (tmp_12_reg_1394(0) = '1') else 
        col_buf_0_val_0_0_fu_838_p3;
    src_kernel_win_0_va_7_fu_948_p3 <= 
        tmp_30_fu_937_p5 when (tmp_12_reg_1394(0) = '1') else 
        col_buf_0_val_1_0_fu_857_p3;
    src_kernel_win_0_va_8_fu_966_p3 <= 
        tmp_34_fu_955_p5 when (tmp_12_reg_1394(0) = '1') else 
        col_buf_0_val_2_0_fu_876_p3;
        sum_V_0_2_cast_fu_1010_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_1248_p3),12));

    sum_V_1_1_fu_1033_p2 <= std_logic_vector(signed(tmp_162_1_cast_cast_fu_1022_p1) + signed(sum_V_0_2_cast_fu_1010_p1));
    t_V_2_cast_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_311),10));
    t_V_cast_fu_346_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_300),9));
    tmp3_fu_1088_p2 <= std_logic_vector(unsigned(r_V_10_1_2_fu_1043_p2) + unsigned(sum_V_1_1_fu_1033_p2));
        tmp4_cast_fu_1110_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp4_fu_1104_p2),12));

    tmp4_fu_1104_p2 <= std_logic_vector(unsigned(r_V_10_2_1_fu_1075_p2) + unsigned(tmp5_cast_fu_1100_p1));
        tmp5_cast_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp5_fu_1094_p2),11));

    tmp5_fu_1094_p2 <= std_logic_vector(unsigned(tmp_162_2_2_cast_cas_fu_1084_p1) + unsigned(r_V_10_2_fu_1062_p2));
    tmp6_fu_1128_p2 <= std_logic_vector(unsigned(tmp_38_fu_1052_p2) + unsigned(tmp_60_fu_1048_p1));
    tmp7_fu_1140_p2 <= std_logic_vector(unsigned(tmp_61_fu_1067_p1) + unsigned(tmp8_fu_1134_p2));
    tmp8_fu_1134_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_fu_930_p3) + unsigned(tmp_62_fu_1080_p1));
    tmp_11_fu_728_p2 <= "1" when (signed(p_p2_i_i_fu_716_p3) < signed(ap_const_lv10_122)) else "0";
    tmp_120_1_fu_396_p2 <= "1" when (t_V_reg_300 = ap_const_lv8_0) else "0";
    tmp_12_fu_402_p2 <= "1" when (unsigned(t_V_reg_300) > unsigned(ap_const_lv8_B4)) else "0";
    tmp_14_fu_412_p2 <= std_logic_vector(signed(ap_const_lv9_1FF) + signed(t_V_cast_fu_346_p1));
        tmp_161_0_1_cast_fu_322_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_1_read),10));

        tmp_161_0_2_cast_fu_326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_0_V_2_read),10));

    tmp_161_1_2_cast_fu_334_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_1_V_2_read),12));
        tmp_161_1_cast_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_1_V_0_read),11));

    tmp_161_2_1_cast_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_kernel_val_2_V_1_read),11));
        tmp_161_2_cast_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_kernel_val_2_V_0_read),10));

        tmp_162_1_cast_cast_fu_1022_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_fu_1017_p2),12));

    tmp_162_2_2_cast_cas_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_fu_930_p3),10));
    tmp_16_fu_438_p2 <= "1" when (signed(tmp_14_fu_412_p2) < signed(ap_const_lv9_B4)) else "0";
    tmp_18_fu_476_p2 <= "1" when (signed(p_p2_i497_i_fu_464_p3) < signed(ap_const_lv9_B4)) else "0";
    tmp_1_fu_390_p2 <= "1" when (t_V_reg_300 = ap_const_lv8_1) else "0";
    tmp_1_i_i_fu_1188_p2 <= (p_Result_s_fu_1120_p3 or overflow_fu_1174_p2);
    tmp_22_fu_791_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_assign_cast_fu_778_p1),64));
    tmp_27_fu_562_p2 <= (tmp_32_fu_408_p1 xor ap_const_lv2_2);
    tmp_28_fu_374_p4 <= t_V_reg_300(7 downto 1);
    tmp_29_fu_586_p3 <= 
        tmp_44_fu_578_p3 when (tmp_39_fu_494_p3(0) = '1') else 
        tmp_27_fu_562_p2;
    tmp_2_fu_362_p2 <= "1" when (unsigned(t_V_reg_300) < unsigned(ap_const_lv8_B4)) else "0";
    tmp_30_cast_fu_418_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_32_fu_408_p1));
    tmp_31_fu_600_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_32_fu_408_p1));
    tmp_32_fu_408_p1 <= t_V_reg_300(2 - 1 downto 0);
    tmp_33_fu_624_p3 <= 
        tmp_47_fu_616_p3 when (tmp_43_fu_520_p3(0) = '1') else 
        tmp_31_fu_600_p2;
    tmp_35_fu_424_p3 <= tmp_14_fu_412_p2(8 downto 8);
    tmp_36_fu_450_p3 <= tmp_14_fu_412_p2(8 downto 8);
    tmp_37_fu_472_p1 <= p_p2_i497_i_fu_464_p3(2 - 1 downto 0);
    tmp_38_fu_1052_p2 <= std_logic_vector(unsigned(tmp_59_fu_1030_p1) + unsigned(tmp_58_fu_1026_p1));
    tmp_39_fu_494_p3 <= p_assign_6_1_fu_488_p2(8 downto 8);
    tmp_40_fu_502_p3 <= p_assign_6_1_fu_488_p2(8 downto 8);
    tmp_41_fu_1152_p4 <= p_Val2_s_fu_1114_p2(11 downto 8);
    tmp_42_fu_510_p1 <= t_V_reg_300(2 - 1 downto 0);
    tmp_43_fu_520_p3 <= p_assign_6_2_fu_514_p2(8 downto 8);
    tmp_44_fu_578_p3 <= 
        tmp_48_fu_568_p2 when (tmp_40_fu_502_p3(0) = '1') else 
        tmp_49_fu_574_p1;
    tmp_45_fu_528_p3 <= p_assign_6_2_fu_514_p2(8 downto 8);
    tmp_46_fu_536_p1 <= t_V_reg_300(2 - 1 downto 0);
    tmp_47_fu_616_p3 <= 
        tmp_50_fu_606_p2 when (tmp_45_fu_528_p3(0) = '1') else 
        tmp_51_fu_612_p1;
    tmp_48_fu_568_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_42_fu_510_p1));
    tmp_49_fu_574_p1 <= p_assign_6_1_fu_488_p2(2 - 1 downto 0);
    tmp_50_fu_606_p2 <= (tmp_46_fu_536_p1 xor ap_const_lv2_3);
    tmp_51_fu_612_p1 <= p_assign_6_2_fu_514_p2(2 - 1 downto 0);
    tmp_52_fu_654_p4 <= t_V_2_reg_311(8 downto 1);
    tmp_53_fu_676_p3 <= ImagLoc_x_fu_670_p2(9 downto 9);
    tmp_54_fu_702_p3 <= ImagLoc_x_fu_670_p2(9 downto 9);
    tmp_55_fu_782_p1 <= x_fu_770_p3(2 - 1 downto 0);
    tmp_58_fu_1026_p1 <= r_V_10_1_fu_1017_p2(8 - 1 downto 0);
    tmp_59_fu_1030_p1 <= grp_fu_1248_p3(8 - 1 downto 0);
    tmp_60_fu_1048_p1 <= r_V_10_1_2_fu_1043_p2(8 - 1 downto 0);
    tmp_61_fu_1067_p1 <= r_V_10_2_fu_1062_p2(8 - 1 downto 0);
    tmp_62_fu_1080_p1 <= r_V_10_2_1_fu_1075_p2(8 - 1 downto 0);
    tmp_76_0_not_fu_368_p2 <= (tmp_2_fu_362_p2 xor ap_const_lv1_1);
    tmp_9_fu_690_p2 <= "1" when (signed(ImagLoc_x_fu_670_p2) < signed(ap_const_lv10_122)) else "0";
    tmp_9_not_fu_752_p2 <= (tmp_9_fu_690_p2 xor ap_const_lv1_1);
    tmp_i_i_fu_1162_p2 <= (p_Result_s_fu_1120_p3 xor ap_const_lv1_1);
    x_fu_770_p3 <= 
        p_p2_i_i_cast_fu_724_p1 when (sel_tmp8_fu_764_p2(0) = '1') else 
        sel_tmp_cast_fu_748_p1;
    y_fu_548_p3 <= 
        tmp_30_cast_fu_418_p2 when (or_cond_i496_i_fu_444_p2(0) = '1') else 
        p_p2_i497_i_p_assign_8_fu_540_p3;
end behav;
