# MultiCycle-Processor-of-RISC-V-in-SystemVerilog
Final Project of Computer Architecture course - Spring 2022
