
SW_Mini_Fridge.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a008  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000329c  0800a1a8  0800a1a8  0001a1a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d444  0800d444  00020620  2**0
                  CONTENTS
  4 .ARM          00000008  0800d444  0800d444  0001d444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d44c  0800d44c  00020620  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d44c  0800d44c  0001d44c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d450  0800d450  0001d450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000620  20000000  0800d454  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000994  20000620  0800da74  00020620  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000fb4  0800da74  00020fb4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020620  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016afb  00000000  00000000  00020650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000036a7  00000000  00000000  0003714b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  0003a7f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001248  00000000  00000000  0003bba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000191a0  00000000  00000000  0003cde8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018ba4  00000000  00000000  00055f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092de4  00000000  00000000  0006eb2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00101910  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063a0  00000000  00000000  00101960  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000620 	.word	0x20000620
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a190 	.word	0x0800a190

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000624 	.word	0x20000624
 80001dc:	0800a190 	.word	0x0800a190

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b088      	sub	sp, #32
 8000f60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f62:	f107 030c 	add.w	r3, r7, #12
 8000f66:	2200      	movs	r2, #0
 8000f68:	601a      	str	r2, [r3, #0]
 8000f6a:	605a      	str	r2, [r3, #4]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	60da      	str	r2, [r3, #12]
 8000f70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	60bb      	str	r3, [r7, #8]
 8000f76:	4b3e      	ldr	r3, [pc, #248]	; (8001070 <MX_GPIO_Init+0x114>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	4a3d      	ldr	r2, [pc, #244]	; (8001070 <MX_GPIO_Init+0x114>)
 8000f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f80:	6313      	str	r3, [r2, #48]	; 0x30
 8000f82:	4b3b      	ldr	r3, [pc, #236]	; (8001070 <MX_GPIO_Init+0x114>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f8a:	60bb      	str	r3, [r7, #8]
 8000f8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	607b      	str	r3, [r7, #4]
 8000f92:	4b37      	ldr	r3, [pc, #220]	; (8001070 <MX_GPIO_Init+0x114>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f96:	4a36      	ldr	r2, [pc, #216]	; (8001070 <MX_GPIO_Init+0x114>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f9e:	4b34      	ldr	r3, [pc, #208]	; (8001070 <MX_GPIO_Init+0x114>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	607b      	str	r3, [r7, #4]
 8000fa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000faa:	2300      	movs	r3, #0
 8000fac:	603b      	str	r3, [r7, #0]
 8000fae:	4b30      	ldr	r3, [pc, #192]	; (8001070 <MX_GPIO_Init+0x114>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fb2:	4a2f      	ldr	r2, [pc, #188]	; (8001070 <MX_GPIO_Init+0x114>)
 8000fb4:	f043 0302 	orr.w	r3, r3, #2
 8000fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000fba:	4b2d      	ldr	r3, [pc, #180]	; (8001070 <MX_GPIO_Init+0x114>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	603b      	str	r3, [r7, #0]
 8000fc4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2138      	movs	r1, #56	; 0x38
 8000fca:	482a      	ldr	r0, [pc, #168]	; (8001074 <MX_GPIO_Init+0x118>)
 8000fcc:	f001 fe9e 	bl	8002d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_15;
 8000fd0:	f44f 4310 	mov.w	r3, #36864	; 0x9000
 8000fd4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fde:	f107 030c 	add.w	r3, r7, #12
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	4823      	ldr	r0, [pc, #140]	; (8001074 <MX_GPIO_Init+0x118>)
 8000fe6:	f001 fc11 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000fea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	481d      	ldr	r0, [pc, #116]	; (8001074 <MX_GPIO_Init+0x118>)
 8001000:	f001 fc04 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001004:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001008:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800100a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800100e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001010:	2301      	movs	r3, #1
 8001012:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001014:	f107 030c 	add.w	r3, r7, #12
 8001018:	4619      	mov	r1, r3
 800101a:	4817      	ldr	r0, [pc, #92]	; (8001078 <MX_GPIO_Init+0x11c>)
 800101c:	f001 fbf6 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001020:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001024:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001026:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800102a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800102c:	2301      	movs	r3, #1
 800102e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001030:	f107 030c 	add.w	r3, r7, #12
 8001034:	4619      	mov	r1, r3
 8001036:	4810      	ldr	r0, [pc, #64]	; (8001078 <MX_GPIO_Init+0x11c>)
 8001038:	f001 fbe8 	bl	800280c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 800103c:	2338      	movs	r3, #56	; 0x38
 800103e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001040:	2301      	movs	r3, #1
 8001042:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001044:	2302      	movs	r3, #2
 8001046:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001048:	2300      	movs	r3, #0
 800104a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104c:	f107 030c 	add.w	r3, r7, #12
 8001050:	4619      	mov	r1, r3
 8001052:	4808      	ldr	r0, [pc, #32]	; (8001074 <MX_GPIO_Init+0x118>)
 8001054:	f001 fbda 	bl	800280c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001058:	2200      	movs	r2, #0
 800105a:	2100      	movs	r1, #0
 800105c:	2017      	movs	r0, #23
 800105e:	f001 fafe 	bl	800265e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001062:	2017      	movs	r0, #23
 8001064:	f001 fb17 	bl	8002696 <HAL_NVIC_EnableIRQ>

}
 8001068:	bf00      	nop
 800106a:	3720      	adds	r7, #32
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}
 8001070:	40023800 	.word	0x40023800
 8001074:	40020400 	.word	0x40020400
 8001078:	40020000 	.word	0x40020000

0800107c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <MX_I2C1_Init+0x50>)
 8001082:	4a13      	ldr	r2, [pc, #76]	; (80010d0 <MX_I2C1_Init+0x54>)
 8001084:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001086:	4b11      	ldr	r3, [pc, #68]	; (80010cc <MX_I2C1_Init+0x50>)
 8001088:	4a12      	ldr	r2, [pc, #72]	; (80010d4 <MX_I2C1_Init+0x58>)
 800108a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800108c:	4b0f      	ldr	r3, [pc, #60]	; (80010cc <MX_I2C1_Init+0x50>)
 800108e:	2200      	movs	r2, #0
 8001090:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001092:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <MX_I2C1_Init+0x50>)
 8001094:	2200      	movs	r2, #0
 8001096:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001098:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <MX_I2C1_Init+0x50>)
 800109a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800109e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010a0:	4b0a      	ldr	r3, [pc, #40]	; (80010cc <MX_I2C1_Init+0x50>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010a6:	4b09      	ldr	r3, [pc, #36]	; (80010cc <MX_I2C1_Init+0x50>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010ac:	4b07      	ldr	r3, [pc, #28]	; (80010cc <MX_I2C1_Init+0x50>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010b2:	4b06      	ldr	r3, [pc, #24]	; (80010cc <MX_I2C1_Init+0x50>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b8:	4804      	ldr	r0, [pc, #16]	; (80010cc <MX_I2C1_Init+0x50>)
 80010ba:	f001 fe59 	bl	8002d70 <HAL_I2C_Init>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010c4:	f000 fb68 	bl	8001798 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010c8:	bf00      	nop
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	2000063c 	.word	0x2000063c
 80010d0:	40005400 	.word	0x40005400
 80010d4:	000186a0 	.word	0x000186a0

080010d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	; 0x28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a19      	ldr	r2, [pc, #100]	; (800115c <HAL_I2C_MspInit+0x84>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d12b      	bne.n	8001152 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	613b      	str	r3, [r7, #16]
 80010fe:	4b18      	ldr	r3, [pc, #96]	; (8001160 <HAL_I2C_MspInit+0x88>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	4a17      	ldr	r2, [pc, #92]	; (8001160 <HAL_I2C_MspInit+0x88>)
 8001104:	f043 0302 	orr.w	r3, r3, #2
 8001108:	6313      	str	r3, [r2, #48]	; 0x30
 800110a:	4b15      	ldr	r3, [pc, #84]	; (8001160 <HAL_I2C_MspInit+0x88>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	f003 0302 	and.w	r3, r3, #2
 8001112:	613b      	str	r3, [r7, #16]
 8001114:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001116:	23c0      	movs	r3, #192	; 0xc0
 8001118:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800111a:	2312      	movs	r3, #18
 800111c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	2300      	movs	r3, #0
 8001120:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001122:	2303      	movs	r3, #3
 8001124:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001126:	2304      	movs	r3, #4
 8001128:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800112a:	f107 0314 	add.w	r3, r7, #20
 800112e:	4619      	mov	r1, r3
 8001130:	480c      	ldr	r0, [pc, #48]	; (8001164 <HAL_I2C_MspInit+0x8c>)
 8001132:	f001 fb6b 	bl	800280c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
 800113a:	4b09      	ldr	r3, [pc, #36]	; (8001160 <HAL_I2C_MspInit+0x88>)
 800113c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113e:	4a08      	ldr	r2, [pc, #32]	; (8001160 <HAL_I2C_MspInit+0x88>)
 8001140:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001144:	6413      	str	r3, [r2, #64]	; 0x40
 8001146:	4b06      	ldr	r3, [pc, #24]	; (8001160 <HAL_I2C_MspInit+0x88>)
 8001148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001152:	bf00      	nop
 8001154:	3728      	adds	r7, #40	; 0x28
 8001156:	46bd      	mov	sp, r7
 8001158:	bd80      	pop	{r7, pc}
 800115a:	bf00      	nop
 800115c:	40005400 	.word	0x40005400
 8001160:	40023800 	.word	0x40023800
 8001164:	40020400 	.word	0x40020400

08001168 <wait>:
#include "gpio.h"
#include "menuDisplay.h"

extern Data data;

void wait(uint32_t time){
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
uint32_t target = uwTick + time;
 8001170:	4b08      	ldr	r3, [pc, #32]	; (8001194 <wait+0x2c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	4413      	add	r3, r2
 8001178:	60fb      	str	r3, [r7, #12]
while(uwTick < target);
 800117a:	bf00      	nop
 800117c:	4b05      	ldr	r3, [pc, #20]	; (8001194 <wait+0x2c>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	429a      	cmp	r2, r3
 8001184:	d8fa      	bhi.n	800117c <wait+0x14>
};
 8001186:	bf00      	nop
 8001188:	bf00      	nop
 800118a:	3714      	adds	r7, #20
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	20000798 	.word	0x20000798

08001198 <toggleFans>:


void toggleFans(bool state){
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(FAN_OUT_PORT, FAN_OUT_PIN, state);
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	461a      	mov	r2, r3
 80011a6:	2110      	movs	r1, #16
 80011a8:	4806      	ldr	r0, [pc, #24]	; (80011c4 <toggleFans+0x2c>)
 80011aa:	f001 fdaf 	bl	8002d0c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FAN_IN_PORT, FAN_IN_PIN, state);
 80011ae:	79fb      	ldrb	r3, [r7, #7]
 80011b0:	461a      	mov	r2, r3
 80011b2:	2120      	movs	r1, #32
 80011b4:	4803      	ldr	r0, [pc, #12]	; (80011c4 <toggleFans+0x2c>)
 80011b6:	f001 fda9 	bl	8002d0c <HAL_GPIO_WritePin>
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	40020400 	.word	0x40020400

080011c8 <clampedIncrement>:


void clampedIncrement(int* modifiedValue, int addedValue, int max, int min){
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
 80011d4:	603b      	str	r3, [r7, #0]
	*modifiedValue = *modifiedValue + addedValue;
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	68bb      	ldr	r3, [r7, #8]
 80011dc:	441a      	add	r2, r3
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	601a      	str	r2, [r3, #0]
	*modifiedValue = *modifiedValue > max? max: *modifiedValue;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	bfa8      	it	ge
 80011ec:	461a      	movge	r2, r3
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	601a      	str	r2, [r3, #0]
	*modifiedValue = *modifiedValue < min? min: *modifiedValue;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	429a      	cmp	r2, r3
 80011fa:	bfb8      	it	lt
 80011fc:	461a      	movlt	r2, r3
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	601a      	str	r2, [r3, #0]
}
 8001202:	bf00      	nop
 8001204:	3714      	adds	r7, #20
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr

0800120e <clampedAssign>:

void clampedAssign(int* modifiedValue, int newValue, int max, int min){
 800120e:	b480      	push	{r7}
 8001210:	b085      	sub	sp, #20
 8001212:	af00      	add	r7, sp, #0
 8001214:	60f8      	str	r0, [r7, #12]
 8001216:	60b9      	str	r1, [r7, #8]
 8001218:	607a      	str	r2, [r7, #4]
 800121a:	603b      	str	r3, [r7, #0]
	*modifiedValue = newValue;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	601a      	str	r2, [r3, #0]
	*modifiedValue = *modifiedValue > max? max: *modifiedValue;
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	429a      	cmp	r2, r3
 800122a:	bfa8      	it	ge
 800122c:	461a      	movge	r2, r3
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	601a      	str	r2, [r3, #0]
	*modifiedValue = *modifiedValue < min? min: *modifiedValue;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	429a      	cmp	r2, r3
 800123a:	bfb8      	it	lt
 800123c:	461a      	movlt	r2, r3
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	601a      	str	r2, [r3, #0]
}
 8001242:	bf00      	nop
 8001244:	3714      	adds	r7, #20
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
	...

08001250 <handleButtons>:

void handleButtons(){
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
	static uint32_t pressCooldown;
	if(pressCooldown < uwTick){
 8001254:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <handleButtons+0x50>)
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <handleButtons+0x54>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	429a      	cmp	r2, r3
 800125e:	d218      	bcs.n	8001292 <handleButtons+0x42>
		pressCooldown = uwTick + 500;
 8001260:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <handleButtons+0x54>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001268:	4a0d      	ldr	r2, [pc, #52]	; (80012a0 <handleButtons+0x50>)
 800126a:	6013      	str	r3, [r2, #0]
		switch(data.mode){
 800126c:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <handleButtons+0x58>)
 800126e:	7f1b      	ldrb	r3, [r3, #28]
 8001270:	2b01      	cmp	r3, #1
 8001272:	d002      	beq.n	800127a <handleButtons+0x2a>
 8001274:	2b02      	cmp	r3, #2
 8001276:	d004      	beq.n	8001282 <handleButtons+0x32>
				data.integral = 0;
				data.mode = TEMPERATURE_TARGET;
				break;
			case POWER_OFF:
			default:
				break;
 8001278:	e00c      	b.n	8001294 <handleButtons+0x44>
				data.mode = POWER_TARGET;
 800127a:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <handleButtons+0x58>)
 800127c:	2202      	movs	r2, #2
 800127e:	771a      	strb	r2, [r3, #28]
				break;
 8001280:	e008      	b.n	8001294 <handleButtons+0x44>
				data.integral = 0;
 8001282:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <handleButtons+0x58>)
 8001284:	f04f 0200 	mov.w	r2, #0
 8001288:	60da      	str	r2, [r3, #12]
				data.mode = TEMPERATURE_TARGET;
 800128a:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <handleButtons+0x58>)
 800128c:	2201      	movs	r2, #1
 800128e:	771a      	strb	r2, [r3, #28]
				break;
 8001290:	e000      	b.n	8001294 <handleButtons+0x44>
		}
	}
 8001292:	bf00      	nop
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	20000690 	.word	0x20000690
 80012a4:	20000798 	.word	0x20000798
 80012a8:	20000000 	.word	0x20000000

080012ac <changeTargetValues>:

void changeTargetValues(uint8_t dir){
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
	switch(data.mode){
 80012b6:	4b13      	ldr	r3, [pc, #76]	; (8001304 <changeTargetValues+0x58>)
 80012b8:	7f1b      	ldrb	r3, [r3, #28]
 80012ba:	2b01      	cmp	r3, #1
 80012bc:	d002      	beq.n	80012c4 <changeTargetValues+0x18>
 80012be:	2b02      	cmp	r3, #2
 80012c0:	d00e      	beq.n	80012e0 <changeTargetValues+0x34>
				case POWER_TARGET:
					clampedIncrement(&data.currentPow, dir?5:-5, POWER_MAX, POWER_MIN);
					break;
				case POWER_OFF:
				default:
					break;
 80012c2:	e01a      	b.n	80012fa <changeTargetValues+0x4e>
					clampedIncrement(&data.targetTemp, dir?5:-5, TEMPERATURE_MAX, TEMPERATURE_MIN);
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <changeTargetValues+0x22>
 80012ca:	2105      	movs	r1, #5
 80012cc:	e001      	b.n	80012d2 <changeTargetValues+0x26>
 80012ce:	f06f 0104 	mvn.w	r1, #4
 80012d2:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80012d6:	22c8      	movs	r2, #200	; 0xc8
 80012d8:	480b      	ldr	r0, [pc, #44]	; (8001308 <changeTargetValues+0x5c>)
 80012da:	f7ff ff75 	bl	80011c8 <clampedIncrement>
					break;
 80012de:	e00c      	b.n	80012fa <changeTargetValues+0x4e>
					clampedIncrement(&data.currentPow, dir?5:-5, POWER_MAX, POWER_MIN);
 80012e0:	79fb      	ldrb	r3, [r7, #7]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <changeTargetValues+0x3e>
 80012e6:	2105      	movs	r1, #5
 80012e8:	e001      	b.n	80012ee <changeTargetValues+0x42>
 80012ea:	f06f 0104 	mvn.w	r1, #4
 80012ee:	2300      	movs	r3, #0
 80012f0:	2264      	movs	r2, #100	; 0x64
 80012f2:	4806      	ldr	r0, [pc, #24]	; (800130c <changeTargetValues+0x60>)
 80012f4:	f7ff ff68 	bl	80011c8 <clampedIncrement>
					break;
 80012f8:	bf00      	nop
			}
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000000 	.word	0x20000000
 8001308:	20000014 	.word	0x20000014
 800130c:	20000018 	.word	0x20000018

08001310 <handleEncoderTurn>:

void handleEncoderTurn(){
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
	static bool lastTurn;
	static bool sameDirTurnFlag;
	static bool a0; // previous A state
	static bool b0; // previous B state
	  bool a = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8);
 8001316:	f44f 7180 	mov.w	r1, #256	; 0x100
 800131a:	4829      	ldr	r0, [pc, #164]	; (80013c0 <handleEncoderTurn+0xb0>)
 800131c:	f001 fcde 	bl	8002cdc <HAL_GPIO_ReadPin>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	bf14      	ite	ne
 8001326:	2301      	movne	r3, #1
 8001328:	2300      	moveq	r3, #0
 800132a:	71fb      	strb	r3, [r7, #7]
	  bool b = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 800132c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001330:	4824      	ldr	r0, [pc, #144]	; (80013c4 <handleEncoderTurn+0xb4>)
 8001332:	f001 fcd3 	bl	8002cdc <HAL_GPIO_ReadPin>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	bf14      	ite	ne
 800133c:	2301      	movne	r3, #1
 800133e:	2300      	moveq	r3, #0
 8001340:	71bb      	strb	r3, [r7, #6]
	  if (a != a0) {              // A changed
 8001342:	4b21      	ldr	r3, [pc, #132]	; (80013c8 <handleEncoderTurn+0xb8>)
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	79fa      	ldrb	r2, [r7, #7]
 8001348:	429a      	cmp	r2, r3
 800134a:	d034      	beq.n	80013b6 <handleEncoderTurn+0xa6>
	    a0 = a;
 800134c:	4a1e      	ldr	r2, [pc, #120]	; (80013c8 <handleEncoderTurn+0xb8>)
 800134e:	79fb      	ldrb	r3, [r7, #7]
 8001350:	7013      	strb	r3, [r2, #0]
	    if (b != b0) {
 8001352:	4b1e      	ldr	r3, [pc, #120]	; (80013cc <handleEncoderTurn+0xbc>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	79ba      	ldrb	r2, [r7, #6]
 8001358:	429a      	cmp	r2, r3
 800135a:	d02c      	beq.n	80013b6 <handleEncoderTurn+0xa6>
	      b0 = b;
 800135c:	4a1b      	ldr	r2, [pc, #108]	; (80013cc <handleEncoderTurn+0xbc>)
 800135e:	79bb      	ldrb	r3, [r7, #6]
 8001360:	7013      	strb	r3, [r2, #0]
	      if((lastTurn != (a==b) )|| (sameDirTurnFlag == 1)){
 8001362:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <handleEncoderTurn+0xc0>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	4619      	mov	r1, r3
 8001368:	79fa      	ldrb	r2, [r7, #7]
 800136a:	79bb      	ldrb	r3, [r7, #6]
 800136c:	429a      	cmp	r2, r3
 800136e:	bf0c      	ite	eq
 8001370:	2301      	moveq	r3, #1
 8001372:	2300      	movne	r3, #0
 8001374:	b2db      	uxtb	r3, r3
 8001376:	4299      	cmp	r1, r3
 8001378:	d103      	bne.n	8001382 <handleEncoderTurn+0x72>
 800137a:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <handleEncoderTurn+0xc4>)
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d016      	beq.n	80013b0 <handleEncoderTurn+0xa0>
	    	  sameDirTurnFlag = 0;
 8001382:	4b14      	ldr	r3, [pc, #80]	; (80013d4 <handleEncoderTurn+0xc4>)
 8001384:	2200      	movs	r2, #0
 8001386:	701a      	strb	r2, [r3, #0]
	    	  lastTurn = a==b;
 8001388:	79fa      	ldrb	r2, [r7, #7]
 800138a:	79bb      	ldrb	r3, [r7, #6]
 800138c:	429a      	cmp	r2, r3
 800138e:	bf0c      	ite	eq
 8001390:	2301      	moveq	r3, #1
 8001392:	2300      	movne	r3, #0
 8001394:	b2da      	uxtb	r2, r3
 8001396:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <handleEncoderTurn+0xc0>)
 8001398:	701a      	strb	r2, [r3, #0]
	    	  changeTargetValues(a==b);
 800139a:	79fa      	ldrb	r2, [r7, #7]
 800139c:	79bb      	ldrb	r3, [r7, #6]
 800139e:	429a      	cmp	r2, r3
 80013a0:	bf0c      	ite	eq
 80013a2:	2301      	moveq	r3, #1
 80013a4:	2300      	movne	r3, #0
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff7f 	bl	80012ac <changeTargetValues>
	      }


	    }
	  }
}
 80013ae:	e002      	b.n	80013b6 <handleEncoderTurn+0xa6>
	    	  sameDirTurnFlag = 1;
 80013b0:	4b08      	ldr	r3, [pc, #32]	; (80013d4 <handleEncoderTurn+0xc4>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	701a      	strb	r2, [r3, #0]
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40020000 	.word	0x40020000
 80013c4:	40020400 	.word	0x40020400
 80013c8:	20000694 	.word	0x20000694
 80013cc:	20000695 	.word	0x20000695
 80013d0:	20000696 	.word	0x20000696
 80013d4:	20000697 	.word	0x20000697

080013d8 <handleOutput>:


//Triggered by TIM3 timer.
void handleOutput(){
 80013d8:	b5b0      	push	{r4, r5, r7, lr}
 80013da:	b084      	sub	sp, #16
 80013dc:	af00      	add	r7, sp, #0
static float previous;
	switch(data.mode){
 80013de:	4b41      	ldr	r3, [pc, #260]	; (80014e4 <handleOutput+0x10c>)
 80013e0:	7f1b      	ldrb	r3, [r3, #28]
 80013e2:	2b02      	cmp	r3, #2
 80013e4:	d006      	beq.n	80013f4 <handleOutput+0x1c>
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	dc78      	bgt.n	80014dc <handleOutput+0x104>
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d071      	beq.n	80014d2 <handleOutput+0xfa>
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d00a      	beq.n	8001408 <handleOutput+0x30>
		case POWER_OFF:
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
			break;
	}

}
 80013f2:	e073      	b.n	80014dc <handleOutput+0x104>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, data.currentPow * 655);
 80013f4:	4b3b      	ldr	r3, [pc, #236]	; (80014e4 <handleOutput+0x10c>)
 80013f6:	699b      	ldr	r3, [r3, #24]
 80013f8:	f240 228f 	movw	r2, #655	; 0x28f
 80013fc:	fb03 f202 	mul.w	r2, r3, r2
 8001400:	4b39      	ldr	r3, [pc, #228]	; (80014e8 <handleOutput+0x110>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 8001406:	e069      	b.n	80014dc <handleOutput+0x104>
			e = data.measuredTemp - data.targetTemp/10.0  ;
 8001408:	4b36      	ldr	r3, [pc, #216]	; (80014e4 <handleOutput+0x10c>)
 800140a:	691b      	ldr	r3, [r3, #16]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff f8a3 	bl	8000558 <__aeabi_f2d>
 8001412:	4604      	mov	r4, r0
 8001414:	460d      	mov	r5, r1
 8001416:	4b33      	ldr	r3, [pc, #204]	; (80014e4 <handleOutput+0x10c>)
 8001418:	695b      	ldr	r3, [r3, #20]
 800141a:	4618      	mov	r0, r3
 800141c:	f7ff f88a 	bl	8000534 <__aeabi_i2d>
 8001420:	f04f 0200 	mov.w	r2, #0
 8001424:	4b31      	ldr	r3, [pc, #196]	; (80014ec <handleOutput+0x114>)
 8001426:	f7ff fa19 	bl	800085c <__aeabi_ddiv>
 800142a:	4602      	mov	r2, r0
 800142c:	460b      	mov	r3, r1
 800142e:	4620      	mov	r0, r4
 8001430:	4629      	mov	r1, r5
 8001432:	f7fe ff31 	bl	8000298 <__aeabi_dsub>
 8001436:	4602      	mov	r2, r0
 8001438:	460b      	mov	r3, r1
 800143a:	4610      	mov	r0, r2
 800143c:	4619      	mov	r1, r3
 800143e:	f7ff fbbb 	bl	8000bb8 <__aeabi_d2f>
 8001442:	4603      	mov	r3, r0
 8001444:	60fb      	str	r3, [r7, #12]
			data.integral += e;
 8001446:	4b27      	ldr	r3, [pc, #156]	; (80014e4 <handleOutput+0x10c>)
 8001448:	ed93 7a03 	vldr	s14, [r3, #12]
 800144c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001450:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001454:	4b23      	ldr	r3, [pc, #140]	; (80014e4 <handleOutput+0x10c>)
 8001456:	edc3 7a03 	vstr	s15, [r3, #12]
			float derivative = e - previous;
 800145a:	4b25      	ldr	r3, [pc, #148]	; (80014f0 <handleOutput+0x118>)
 800145c:	edd3 7a00 	vldr	s15, [r3]
 8001460:	ed97 7a03 	vldr	s14, [r7, #12]
 8001464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001468:	edc7 7a02 	vstr	s15, [r7, #8]
			previous = e;
 800146c:	4a20      	ldr	r2, [pc, #128]	; (80014f0 <handleOutput+0x118>)
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	6013      	str	r3, [r2, #0]
			float u = (data.Kp * e) + (data.Ki * data.integral) + (data.Kd *derivative);
 8001472:	4b1c      	ldr	r3, [pc, #112]	; (80014e4 <handleOutput+0x10c>)
 8001474:	ed93 7a00 	vldr	s14, [r3]
 8001478:	edd7 7a03 	vldr	s15, [r7, #12]
 800147c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001480:	4b18      	ldr	r3, [pc, #96]	; (80014e4 <handleOutput+0x10c>)
 8001482:	edd3 6a01 	vldr	s13, [r3, #4]
 8001486:	4b17      	ldr	r3, [pc, #92]	; (80014e4 <handleOutput+0x10c>)
 8001488:	edd3 7a03 	vldr	s15, [r3, #12]
 800148c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001490:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001494:	4b13      	ldr	r3, [pc, #76]	; (80014e4 <handleOutput+0x10c>)
 8001496:	edd3 6a02 	vldr	s13, [r3, #8]
 800149a:	edd7 7a02 	vldr	s15, [r7, #8]
 800149e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a6:	edc7 7a01 	vstr	s15, [r7, #4]
			clampedAssign(&data.currentPow, u, POWER_MAX, POWER_MIN);
 80014aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80014ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014b2:	2300      	movs	r3, #0
 80014b4:	2264      	movs	r2, #100	; 0x64
 80014b6:	ee17 1a90 	vmov	r1, s15
 80014ba:	480e      	ldr	r0, [pc, #56]	; (80014f4 <handleOutput+0x11c>)
 80014bc:	f7ff fea7 	bl	800120e <clampedAssign>
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, data.currentPow * 655);
 80014c0:	4b08      	ldr	r3, [pc, #32]	; (80014e4 <handleOutput+0x10c>)
 80014c2:	699b      	ldr	r3, [r3, #24]
 80014c4:	f240 228f 	movw	r2, #655	; 0x28f
 80014c8:	fb03 f202 	mul.w	r2, r3, r2
 80014cc:	4b06      	ldr	r3, [pc, #24]	; (80014e8 <handleOutput+0x110>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	641a      	str	r2, [r3, #64]	; 0x40
			__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80014d2:	4b05      	ldr	r3, [pc, #20]	; (80014e8 <handleOutput+0x110>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	2200      	movs	r2, #0
 80014d8:	641a      	str	r2, [r3, #64]	; 0x40
			break;
 80014da:	bf00      	nop
}
 80014dc:	bf00      	nop
 80014de:	3710      	adds	r7, #16
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bdb0      	pop	{r4, r5, r7, pc}
 80014e4:	20000000 	.word	0x20000000
 80014e8:	2000070c 	.word	0x2000070c
 80014ec:	40240000 	.word	0x40240000
 80014f0:	20000698 	.word	0x20000698
 80014f4:	20000018 	.word	0x20000018

080014f8 <enableCooling>:

void enableCooling(){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	data.statusMessage = "";
 80014fc:	4b05      	ldr	r3, [pc, #20]	; (8001514 <enableCooling+0x1c>)
 80014fe:	4a06      	ldr	r2, [pc, #24]	; (8001518 <enableCooling+0x20>)
 8001500:	621a      	str	r2, [r3, #32]
	data.mode = TEMPERATURE_TARGET;
 8001502:	4b04      	ldr	r3, [pc, #16]	; (8001514 <enableCooling+0x1c>)
 8001504:	2201      	movs	r2, #1
 8001506:	771a      	strb	r2, [r3, #28]
	toggleFans(1);
 8001508:	2001      	movs	r0, #1
 800150a:	f7ff fe45 	bl	8001198 <toggleFans>
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000000 	.word	0x20000000
 8001518:	0800a1a8 	.word	0x0800a1a8

0800151c <HAL_GPIO_EXTI_Callback>:
	toggleFans(0);
}

//Encoder and button callbacks
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	80fb      	strh	r3, [r7, #6]

if(GPIO_Pin == GPIO_PIN_8) // Encoder
 8001526:	88fb      	ldrh	r3, [r7, #6]
 8001528:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800152c:	d101      	bne.n	8001532 <HAL_GPIO_EXTI_Callback+0x16>
	handleEncoderTurn();
 800152e:	f7ff feef 	bl	8001310 <handleEncoderTurn>
if(GPIO_Pin == GPIO_PIN_9)
 8001532:	88fb      	ldrh	r3, [r7, #6]
 8001534:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001538:	d101      	bne.n	800153e <HAL_GPIO_EXTI_Callback+0x22>
	handleButtons();
 800153a:	f7ff fe89 	bl	8001250 <handleButtons>
}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <init>:
};


static uint8_t

init(void* arg) {
 8001546:	b580      	push	{r7, lr}
 8001548:	b084      	sub	sp, #16
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]

    UART_HandleTypeDef* huart = arg;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	60fb      	str	r3, [r7, #12]


    LWOW_ASSERT0("arg != NULL", arg != NULL);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <init+0x16>
 8001558:	2300      	movs	r3, #0
 800155a:	e00b      	b.n	8001574 <init+0x2e>


    /* Initialize UART */

    HAL_UART_DeInit(huart);
 800155c:	68f8      	ldr	r0, [r7, #12]
 800155e:	f003 fcd6 	bl	8004f0e <HAL_UART_DeInit>

    return HAL_UART_Init(huart) == HAL_OK;
 8001562:	68f8      	ldr	r0, [r7, #12]
 8001564:	f003 fc86 	bl	8004e74 <HAL_UART_Init>
 8001568:	4603      	mov	r3, r0
 800156a:	2b00      	cmp	r3, #0
 800156c:	bf0c      	ite	eq
 800156e:	2301      	moveq	r3, #1
 8001570:	2300      	movne	r3, #0
 8001572:	b2db      	uxtb	r3, r3

}
 8001574:	4618      	mov	r0, r3
 8001576:	3710      	adds	r7, #16
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}

0800157c <deinit>:


static uint8_t

deinit(void* arg) {
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]

    UART_HandleTypeDef* huart = arg;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	60fb      	str	r3, [r7, #12]


    LWOW_ASSERT0("arg != NULL", arg != NULL);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d101      	bne.n	8001592 <deinit+0x16>
 800158e:	2300      	movs	r3, #0
 8001590:	e003      	b.n	800159a <deinit+0x1e>


    return HAL_UART_DeInit(huart);
 8001592:	68f8      	ldr	r0, [r7, #12]
 8001594:	f003 fcbb 	bl	8004f0e <HAL_UART_DeInit>
 8001598:	4603      	mov	r3, r0

}
 800159a:	4618      	mov	r0, r3
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}

080015a2 <set_baudrate>:


static uint8_t

set_baudrate(uint32_t baud, void* arg) {
 80015a2:	b580      	push	{r7, lr}
 80015a4:	b084      	sub	sp, #16
 80015a6:	af00      	add	r7, sp, #0
 80015a8:	6078      	str	r0, [r7, #4]
 80015aa:	6039      	str	r1, [r7, #0]

    UART_HandleTypeDef* huart = arg;
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	60fb      	str	r3, [r7, #12]


    LWOW_ASSERT0("arg != NULL", arg != NULL);
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d101      	bne.n	80015ba <set_baudrate+0x18>
 80015b6:	2300      	movs	r3, #0
 80015b8:	e006      	b.n	80015c8 <set_baudrate+0x26>


    huart->Init.BaudRate = baud;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	605a      	str	r2, [r3, #4]

    return init(huart);
 80015c0:	68f8      	ldr	r0, [r7, #12]
 80015c2:	f7ff ffc0 	bl	8001546 <init>
 80015c6:	4603      	mov	r3, r0

}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <transmit_receive>:


static uint8_t

transmit_receive(const uint8_t* tx, uint8_t* rx, size_t len, void* arg) {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	603b      	str	r3, [r7, #0]

    UART_HandleTypeDef* huart = arg;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	617b      	str	r3, [r7, #20]

    uint32_t start;


    LWOW_ASSERT0("arg != NULL", arg != NULL);
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d101      	bne.n	80015ec <transmit_receive+0x1c>
 80015e8:	2300      	movs	r3, #0
 80015ea:	e021      	b.n	8001630 <transmit_receive+0x60>


    /* Get current HAL tick */

    start = HAL_GetTick();
 80015ec:	f000 ff08 	bl	8002400 <HAL_GetTick>
 80015f0:	6138      	str	r0, [r7, #16]


    /* Start RX in interrupt mode */

    HAL_UART_Receive_IT(huart, rx, len);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	461a      	mov	r2, r3
 80015f8:	68b9      	ldr	r1, [r7, #8]
 80015fa:	6978      	ldr	r0, [r7, #20]
 80015fc:	f003 fd48 	bl	8005090 <HAL_UART_Receive_IT>


    /* Process TX in polling mode */

    HAL_UART_Transmit(huart, (void*)tx, len, 100);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	b29a      	uxth	r2, r3
 8001604:	2364      	movs	r3, #100	; 0x64
 8001606:	68f9      	ldr	r1, [r7, #12]
 8001608:	6978      	ldr	r0, [r7, #20]
 800160a:	f003 fcaf 	bl	8004f6c <HAL_UART_Transmit>


    /* Wait RX to finish */

    while (huart->RxState != HAL_UART_STATE_READY) {
 800160e:	e008      	b.n	8001622 <transmit_receive+0x52>

        if (HAL_GetTick() - start > 100) {
 8001610:	f000 fef6 	bl	8002400 <HAL_GetTick>
 8001614:	4602      	mov	r2, r0
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b64      	cmp	r3, #100	; 0x64
 800161c:	d901      	bls.n	8001622 <transmit_receive+0x52>

            return 0;
 800161e:	2300      	movs	r3, #0
 8001620:	e006      	b.n	8001630 <transmit_receive+0x60>
    while (huart->RxState != HAL_UART_STATE_READY) {
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001628:	b2db      	uxtb	r3, r3
 800162a:	2b20      	cmp	r3, #32
 800162c:	d1f0      	bne.n	8001610 <transmit_receive+0x40>
        }

    }


    return 1;
 800162e:	2301      	movs	r3, #1

}
 8001630:	4618      	mov	r0, r3
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <main>:
Data data = {0.5,0.05,-0.5,0,0,100,0,POWER_OFF,""};	//Data model used by pretty much everything

void SystemClock_Config(void);

int main(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0

  HAL_Init();
 800163c:	f000 fe7a 	bl	8002334 <HAL_Init>
  SystemClock_Config();
 8001640:	f000 f84a 	bl	80016d8 <SystemClock_Config>

  MX_GPIO_Init();
 8001644:	f7ff fc8a 	bl	8000f5c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001648:	f7ff fd18 	bl	800107c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 800164c:	f000 fdae 	bl	80021ac <MX_USART2_UART_Init>

  //Init display
  menuDisplay_Init();
 8001650:	f000 f8a8 	bl	80017a4 <menuDisplay_Init>
  data.statusMessage = "LWOW scan";
 8001654:	4b17      	ldr	r3, [pc, #92]	; (80016b4 <main+0x7c>)
 8001656:	4a18      	ldr	r2, [pc, #96]	; (80016b8 <main+0x80>)
 8001658:	621a      	str	r2, [r3, #32]
  menuDisplay_Update(0);
 800165a:	2000      	movs	r0, #0
 800165c:	f000 f8e6 	bl	800182c <menuDisplay_Update>

  //Init LWOW
  lwow_init(&ow, &lwow_ll_drv_stm32_hal, &huart2);
 8001660:	4a16      	ldr	r2, [pc, #88]	; (80016bc <main+0x84>)
 8001662:	4917      	ldr	r1, [pc, #92]	; (80016c0 <main+0x88>)
 8001664:	4817      	ldr	r0, [pc, #92]	; (80016c4 <main+0x8c>)
 8001666:	f004 ff95 	bl	8006594 <lwow_init>

  //Thermometer must be found to ensure safe operation.
  while(!scan_onewire_devices(&ow, rom_ids, LWOW_ARRAYSIZE(rom_ids), &rom_found) == lwowOK)
 800166a:	e002      	b.n	8001672 <main+0x3a>
	  wait(100);
 800166c:	2064      	movs	r0, #100	; 0x64
 800166e:	f7ff fd7b 	bl	8001168 <wait>
  while(!scan_onewire_devices(&ow, rom_ids, LWOW_ARRAYSIZE(rom_ids), &rom_found) == lwowOK)
 8001672:	4b15      	ldr	r3, [pc, #84]	; (80016c8 <main+0x90>)
 8001674:	2201      	movs	r2, #1
 8001676:	4915      	ldr	r1, [pc, #84]	; (80016cc <main+0x94>)
 8001678:	4812      	ldr	r0, [pc, #72]	; (80016c4 <main+0x8c>)
 800167a:	f000 fa87 	bl	8001b8c <scan_onewire_devices>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d1f3      	bne.n	800166c <main+0x34>

  //Configure found DS18B20 thermometer
  lwow_ds18x20_start(&ow, rom_ids);
 8001684:	4911      	ldr	r1, [pc, #68]	; (80016cc <main+0x94>)
 8001686:	480f      	ldr	r0, [pc, #60]	; (80016c4 <main+0x8c>)
 8001688:	f004 fccd 	bl	8006026 <lwow_ds18x20_start>
  lwow_ds18x20_set_resolution(&ow, rom_ids, 12);
 800168c:	220c      	movs	r2, #12
 800168e:	490f      	ldr	r1, [pc, #60]	; (80016cc <main+0x94>)
 8001690:	480c      	ldr	r0, [pc, #48]	; (80016c4 <main+0x8c>)
 8001692:	f004 fedf 	bl	8006454 <lwow_ds18x20_set_resolution>

  //Start Peltier PWM timer.
  MX_TIM4_Init();
 8001696:	f000 fc93 	bl	8001fc0 <MX_TIM4_Init>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800169a:	210c      	movs	r1, #12
 800169c:	480c      	ldr	r0, [pc, #48]	; (80016d0 <main+0x98>)
 800169e:	f002 fd27 	bl	80040f0 <HAL_TIM_PWM_Start>

  //Start display and logic timer.
  MX_TIM3_Init();
 80016a2:	f000 fc3f 	bl	8001f24 <MX_TIM3_Init>
  HAL_TIM_Base_Start_IT(&htim3);
 80016a6:	480b      	ldr	r0, [pc, #44]	; (80016d4 <main+0x9c>)
 80016a8:	f002 fc66 	bl	8003f78 <HAL_TIM_Base_Start_IT>

  //Start cooling!
  enableCooling();
 80016ac:	f7ff ff24 	bl	80014f8 <enableCooling>

  while (1);
 80016b0:	e7fe      	b.n	80016b0 <main+0x78>
 80016b2:	bf00      	nop
 80016b4:	20000000 	.word	0x20000000
 80016b8:	0800a1bc 	.word	0x0800a1bc
 80016bc:	20000754 	.word	0x20000754
 80016c0:	0800a240 	.word	0x0800a240
 80016c4:	2000069c 	.word	0x2000069c
 80016c8:	200006b8 	.word	0x200006b8
 80016cc:	200006b0 	.word	0x200006b0
 80016d0:	2000070c 	.word	0x2000070c
 80016d4:	200006c4 	.word	0x200006c4

080016d8 <SystemClock_Config>:

}

void SystemClock_Config(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b094      	sub	sp, #80	; 0x50
 80016dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016de:	f107 0320 	add.w	r3, r7, #32
 80016e2:	2230      	movs	r2, #48	; 0x30
 80016e4:	2100      	movs	r1, #0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f005 fdf2 	bl	80072d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016ec:	f107 030c 	add.w	r3, r7, #12
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fc:	2300      	movs	r3, #0
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	4b23      	ldr	r3, [pc, #140]	; (8001790 <SystemClock_Config+0xb8>)
 8001702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001704:	4a22      	ldr	r2, [pc, #136]	; (8001790 <SystemClock_Config+0xb8>)
 8001706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800170a:	6413      	str	r3, [r2, #64]	; 0x40
 800170c:	4b20      	ldr	r3, [pc, #128]	; (8001790 <SystemClock_Config+0xb8>)
 800170e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001718:	2300      	movs	r3, #0
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	4b1d      	ldr	r3, [pc, #116]	; (8001794 <SystemClock_Config+0xbc>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001724:	4a1b      	ldr	r2, [pc, #108]	; (8001794 <SystemClock_Config+0xbc>)
 8001726:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800172a:	6013      	str	r3, [r2, #0]
 800172c:	4b19      	ldr	r3, [pc, #100]	; (8001794 <SystemClock_Config+0xbc>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001734:	607b      	str	r3, [r7, #4]
 8001736:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001738:	2302      	movs	r3, #2
 800173a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800173c:	2301      	movs	r3, #1
 800173e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001740:	2310      	movs	r3, #16
 8001742:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001744:	2300      	movs	r3, #0
 8001746:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001748:	f107 0320 	add.w	r3, r7, #32
 800174c:	4618      	mov	r0, r3
 800174e:	f001 ff6b 	bl	8003628 <HAL_RCC_OscConfig>
 8001752:	4603      	mov	r3, r0
 8001754:	2b00      	cmp	r3, #0
 8001756:	d001      	beq.n	800175c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001758:	f000 f81e 	bl	8001798 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800175c:	230f      	movs	r3, #15
 800175e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001768:	2300      	movs	r3, #0
 800176a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800176c:	2300      	movs	r3, #0
 800176e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001770:	f107 030c 	add.w	r3, r7, #12
 8001774:	2100      	movs	r1, #0
 8001776:	4618      	mov	r0, r3
 8001778:	f002 f9ce 	bl	8003b18 <HAL_RCC_ClockConfig>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001782:	f000 f809 	bl	8001798 <Error_Handler>
  }
}
 8001786:	bf00      	nop
 8001788:	3750      	adds	r7, #80	; 0x50
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop
 8001790:	40023800 	.word	0x40023800
 8001794:	40007000 	.word	0x40007000

08001798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800179c:	b672      	cpsid	i
}
 800179e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017a0:	e7fe      	b.n	80017a0 <Error_Handler+0x8>
	...

080017a4 <menuDisplay_Init>:
#include "menuDisplay.h"

extern Data data;

//Init display and remove trash.
void menuDisplay_Init(){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	ssd1306_Init();
 80017a8:	f005 fa60 	bl	8006c6c <ssd1306_Init>
	ssd1306_FillBuffer(menubitmap_data, 1024);
 80017ac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017b0:	4803      	ldr	r0, [pc, #12]	; (80017c0 <menuDisplay_Init+0x1c>)
 80017b2:	f005 fa41 	bl	8006c38 <ssd1306_FillBuffer>
	ssd1306_UpdateScreen();
 80017b6:	f005 fafb 	bl	8006db0 <ssd1306_UpdateScreen>
}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000024 	.word	0x20000024

080017c4 <animationHelper>:

//Helper method for that sweet ">>>>" scrolling animation
int animationHelper(int i, int ac, int offset){
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
	if((i-ac+offset)%5 != 0 && (i-ac+offset)%5 != 1)
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	1ad2      	subs	r2, r2, r3
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	18d1      	adds	r1, r2, r3
 80017da:	4b13      	ldr	r3, [pc, #76]	; (8001828 <animationHelper+0x64>)
 80017dc:	fb83 2301 	smull	r2, r3, r3, r1
 80017e0:	105a      	asrs	r2, r3, #1
 80017e2:	17cb      	asrs	r3, r1, #31
 80017e4:	1ad2      	subs	r2, r2, r3
 80017e6:	4613      	mov	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	4413      	add	r3, r2
 80017ec:	1aca      	subs	r2, r1, r3
 80017ee:	2a00      	cmp	r2, #0
 80017f0:	d012      	beq.n	8001818 <animationHelper+0x54>
 80017f2:	68fa      	ldr	r2, [r7, #12]
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	1ad2      	subs	r2, r2, r3
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	18d1      	adds	r1, r2, r3
 80017fc:	4b0a      	ldr	r3, [pc, #40]	; (8001828 <animationHelper+0x64>)
 80017fe:	fb83 2301 	smull	r2, r3, r3, r1
 8001802:	105a      	asrs	r2, r3, #1
 8001804:	17cb      	asrs	r3, r1, #31
 8001806:	1ad2      	subs	r2, r2, r3
 8001808:	4613      	mov	r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	4413      	add	r3, r2
 800180e:	1aca      	subs	r2, r1, r3
 8001810:	2a01      	cmp	r2, #1
 8001812:	d001      	beq.n	8001818 <animationHelper+0x54>
		return 1;
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <animationHelper+0x56>
	return 0;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3714      	adds	r7, #20
 800181e:	46bd      	mov	sp, r7
 8001820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001824:	4770      	bx	lr
 8001826:	bf00      	nop
 8001828:	66666667 	.word	0x66666667

0800182c <menuDisplay_Update>:

void menuDisplay_Update(bool animate){
 800182c:	b5b0      	push	{r4, r5, r7, lr}
 800182e:	b08a      	sub	sp, #40	; 0x28
 8001830:	af02      	add	r7, sp, #8
 8001832:	4603      	mov	r3, r0
 8001834:	71fb      	strb	r3, [r7, #7]
	static uint8_t animationCounter;
	animationCounter+=animate;
 8001836:	79fa      	ldrb	r2, [r7, #7]
 8001838:	4bc0      	ldr	r3, [pc, #768]	; (8001b3c <menuDisplay_Update+0x310>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	4413      	add	r3, r2
 800183e:	b2da      	uxtb	r2, r3
 8001840:	4bbe      	ldr	r3, [pc, #760]	; (8001b3c <menuDisplay_Update+0x310>)
 8001842:	701a      	strb	r2, [r3, #0]
	animationCounter%=5;
 8001844:	4bbd      	ldr	r3, [pc, #756]	; (8001b3c <menuDisplay_Update+0x310>)
 8001846:	781a      	ldrb	r2, [r3, #0]
 8001848:	4bbd      	ldr	r3, [pc, #756]	; (8001b40 <menuDisplay_Update+0x314>)
 800184a:	fba3 1302 	umull	r1, r3, r3, r2
 800184e:	0899      	lsrs	r1, r3, #2
 8001850:	460b      	mov	r3, r1
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	440b      	add	r3, r1
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	b2da      	uxtb	r2, r3
 800185a:	4bb8      	ldr	r3, [pc, #736]	; (8001b3c <menuDisplay_Update+0x310>)
 800185c:	701a      	strb	r2, [r3, #0]

	char tmpBuffer[8];

	//UI layout
	ssd1306_FillBuffer(menubitmap_data, 1024);
 800185e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001862:	48b8      	ldr	r0, [pc, #736]	; (8001b44 <menuDisplay_Update+0x318>)
 8001864:	f005 f9e8 	bl	8006c38 <ssd1306_FillBuffer>

	int decimal = (int)floor((data.measuredTemp - floor(data.measuredTemp))*10);
 8001868:	4bb7      	ldr	r3, [pc, #732]	; (8001b48 <menuDisplay_Update+0x31c>)
 800186a:	691b      	ldr	r3, [r3, #16]
 800186c:	4618      	mov	r0, r3
 800186e:	f7fe fe73 	bl	8000558 <__aeabi_f2d>
 8001872:	4604      	mov	r4, r0
 8001874:	460d      	mov	r5, r1
 8001876:	4bb4      	ldr	r3, [pc, #720]	; (8001b48 <menuDisplay_Update+0x31c>)
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	4618      	mov	r0, r3
 800187c:	f7fe fe6c 	bl	8000558 <__aeabi_f2d>
 8001880:	4602      	mov	r2, r0
 8001882:	460b      	mov	r3, r1
 8001884:	ec43 2b10 	vmov	d0, r2, r3
 8001888:	f008 fc02 	bl	800a090 <floor>
 800188c:	ec53 2b10 	vmov	r2, r3, d0
 8001890:	4620      	mov	r0, r4
 8001892:	4629      	mov	r1, r5
 8001894:	f7fe fd00 	bl	8000298 <__aeabi_dsub>
 8001898:	4602      	mov	r2, r0
 800189a:	460b      	mov	r3, r1
 800189c:	4610      	mov	r0, r2
 800189e:	4619      	mov	r1, r3
 80018a0:	f04f 0200 	mov.w	r2, #0
 80018a4:	4ba9      	ldr	r3, [pc, #676]	; (8001b4c <menuDisplay_Update+0x320>)
 80018a6:	f7fe feaf 	bl	8000608 <__aeabi_dmul>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	ec43 2b17 	vmov	d7, r2, r3
 80018b2:	eeb0 0a47 	vmov.f32	s0, s14
 80018b6:	eef0 0a67 	vmov.f32	s1, s15
 80018ba:	f008 fbe9 	bl	800a090 <floor>
 80018be:	ec53 2b10 	vmov	r2, r3, d0
 80018c2:	4610      	mov	r0, r2
 80018c4:	4619      	mov	r1, r3
 80018c6:	f7ff f94f 	bl	8000b68 <__aeabi_d2iz>
 80018ca:	4603      	mov	r3, r0
 80018cc:	61bb      	str	r3, [r7, #24]
	int barSize = floor((float)data.currentPow / 100 * 126);
 80018ce:	4b9e      	ldr	r3, [pc, #632]	; (8001b48 <menuDisplay_Update+0x31c>)
 80018d0:	699b      	ldr	r3, [r3, #24]
 80018d2:	ee07 3a90 	vmov	s15, r3
 80018d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018da:	eddf 6a9d 	vldr	s13, [pc, #628]	; 8001b50 <menuDisplay_Update+0x324>
 80018de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018e2:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8001b54 <menuDisplay_Update+0x328>
 80018e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018ea:	ee17 0a90 	vmov	r0, s15
 80018ee:	f7fe fe33 	bl	8000558 <__aeabi_f2d>
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	ec43 2b10 	vmov	d0, r2, r3
 80018fa:	f008 fbc9 	bl	800a090 <floor>
 80018fe:	ec53 2b10 	vmov	r2, r3, d0
 8001902:	4610      	mov	r0, r2
 8001904:	4619      	mov	r1, r3
 8001906:	f7ff f92f 	bl	8000b68 <__aeabi_d2iz>
 800190a:	4603      	mov	r3, r0
 800190c:	617b      	str	r3, [r7, #20]


	//Current Temperature
	sprintf(tmpBuffer, "%2.0f",floor(data.measuredTemp));
 800190e:	4b8e      	ldr	r3, [pc, #568]	; (8001b48 <menuDisplay_Update+0x31c>)
 8001910:	691b      	ldr	r3, [r3, #16]
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe fe20 	bl	8000558 <__aeabi_f2d>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	ec43 2b10 	vmov	d0, r2, r3
 8001920:	f008 fbb6 	bl	800a090 <floor>
 8001924:	ec53 2b10 	vmov	r2, r3, d0
 8001928:	f107 000c 	add.w	r0, r7, #12
 800192c:	498a      	ldr	r1, [pc, #552]	; (8001b58 <menuDisplay_Update+0x32c>)
 800192e:	f006 f959 	bl	8007be4 <siprintf>
	ssd1306_SetCursor(3,4);
 8001932:	2104      	movs	r1, #4
 8001934:	2003      	movs	r0, #3
 8001936:	f005 fb8d 	bl	8007054 <ssd1306_SetCursor>
	ssd1306_WriteString(tmpBuffer, Font_16x26,  1);
 800193a:	4a88      	ldr	r2, [pc, #544]	; (8001b5c <menuDisplay_Update+0x330>)
 800193c:	f107 000c 	add.w	r0, r7, #12
 8001940:	2301      	movs	r3, #1
 8001942:	ca06      	ldmia	r2, {r1, r2}
 8001944:	f005 fb60 	bl	8007008 <ssd1306_WriteString>

	sprintf(tmpBuffer, "%1d",decimal);
 8001948:	f107 030c 	add.w	r3, r7, #12
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	4984      	ldr	r1, [pc, #528]	; (8001b60 <menuDisplay_Update+0x334>)
 8001950:	4618      	mov	r0, r3
 8001952:	f006 f947 	bl	8007be4 <siprintf>
	ssd1306_SetCursor(39,4);
 8001956:	2104      	movs	r1, #4
 8001958:	2027      	movs	r0, #39	; 0x27
 800195a:	f005 fb7b 	bl	8007054 <ssd1306_SetCursor>
	ssd1306_WriteString(tmpBuffer, Font_16x26,  1);
 800195e:	4a7f      	ldr	r2, [pc, #508]	; (8001b5c <menuDisplay_Update+0x330>)
 8001960:	f107 000c 	add.w	r0, r7, #12
 8001964:	2301      	movs	r3, #1
 8001966:	ca06      	ldmia	r2, {r1, r2}
 8001968:	f005 fb4e 	bl	8007008 <ssd1306_WriteString>
	ssd1306_SetCursor(59,4);
 800196c:	2104      	movs	r1, #4
 800196e:	203b      	movs	r0, #59	; 0x3b
 8001970:	f005 fb70 	bl	8007054 <ssd1306_SetCursor>
	ssd1306_WriteString("C", Font_16x26,  1);
 8001974:	4a79      	ldr	r2, [pc, #484]	; (8001b5c <menuDisplay_Update+0x330>)
 8001976:	2301      	movs	r3, #1
 8001978:	ca06      	ldmia	r2, {r1, r2}
 800197a:	487a      	ldr	r0, [pc, #488]	; (8001b64 <menuDisplay_Update+0x338>)
 800197c:	f005 fb44 	bl	8007008 <ssd1306_WriteString>

	//Target Temperature
	sprintf(tmpBuffer, "%3d", data.targetTemp);
 8001980:	4b71      	ldr	r3, [pc, #452]	; (8001b48 <menuDisplay_Update+0x31c>)
 8001982:	695a      	ldr	r2, [r3, #20]
 8001984:	f107 030c 	add.w	r3, r7, #12
 8001988:	4977      	ldr	r1, [pc, #476]	; (8001b68 <menuDisplay_Update+0x33c>)
 800198a:	4618      	mov	r0, r3
 800198c:	f006 f92a 	bl	8007be4 <siprintf>
	ssd1306_SetCursor(78,15);
 8001990:	210f      	movs	r1, #15
 8001992:	204e      	movs	r0, #78	; 0x4e
 8001994:	f005 fb5e 	bl	8007054 <ssd1306_SetCursor>
	ssd1306_WriteString(tmpBuffer, Font_11x18,  1);
 8001998:	4a74      	ldr	r2, [pc, #464]	; (8001b6c <menuDisplay_Update+0x340>)
 800199a:	f107 000c 	add.w	r0, r7, #12
 800199e:	2301      	movs	r3, #1
 80019a0:	ca06      	ldmia	r2, {r1, r2}
 80019a2:	f005 fb31 	bl	8007008 <ssd1306_WriteString>

	ssd1306_SetCursor(114,15);
 80019a6:	210f      	movs	r1, #15
 80019a8:	2072      	movs	r0, #114	; 0x72
 80019aa:	f005 fb53 	bl	8007054 <ssd1306_SetCursor>
	ssd1306_WriteString("C", Font_11x18,  1);
 80019ae:	4a6f      	ldr	r2, [pc, #444]	; (8001b6c <menuDisplay_Update+0x340>)
 80019b0:	2301      	movs	r3, #1
 80019b2:	ca06      	ldmia	r2, {r1, r2}
 80019b4:	486b      	ldr	r0, [pc, #428]	; (8001b64 <menuDisplay_Update+0x338>)
 80019b6:	f005 fb27 	bl	8007008 <ssd1306_WriteString>

	ssd1306_DrawRectangle(99, 30, 100, 31, 1);
 80019ba:	2301      	movs	r3, #1
 80019bc:	9300      	str	r3, [sp, #0]
 80019be:	231f      	movs	r3, #31
 80019c0:	2264      	movs	r2, #100	; 0x64
 80019c2:	211e      	movs	r1, #30
 80019c4:	2063      	movs	r0, #99	; 0x63
 80019c6:	f005 fbc9 	bl	800715c <ssd1306_DrawRectangle>

	//Current Power
	sprintf(tmpBuffer, "%3d%%", data.currentPow);
 80019ca:	4b5f      	ldr	r3, [pc, #380]	; (8001b48 <menuDisplay_Update+0x31c>)
 80019cc:	699a      	ldr	r2, [r3, #24]
 80019ce:	f107 030c 	add.w	r3, r7, #12
 80019d2:	4967      	ldr	r1, [pc, #412]	; (8001b70 <menuDisplay_Update+0x344>)
 80019d4:	4618      	mov	r0, r3
 80019d6:	f006 f905 	bl	8007be4 <siprintf>
	ssd1306_SetCursor(87,46);
 80019da:	212e      	movs	r1, #46	; 0x2e
 80019dc:	2057      	movs	r0, #87	; 0x57
 80019de:	f005 fb39 	bl	8007054 <ssd1306_SetCursor>
	ssd1306_WriteString(tmpBuffer, Font_7x10,  1);
 80019e2:	4a64      	ldr	r2, [pc, #400]	; (8001b74 <menuDisplay_Update+0x348>)
 80019e4:	f107 000c 	add.w	r0, r7, #12
 80019e8:	2301      	movs	r3, #1
 80019ea:	ca06      	ldmia	r2, {r1, r2}
 80019ec:	f005 fb0c 	bl	8007008 <ssd1306_WriteString>

	//Power bar
	for(int i = 2; i < barSize; i++){
 80019f0:	2302      	movs	r3, #2
 80019f2:	61fb      	str	r3, [r7, #28]
 80019f4:	e052      	b.n	8001a9c <menuDisplay_Update+0x270>
		ssd1306_DrawPixel(i, 58, animationHelper(i,animationCounter,3));
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	b2dc      	uxtb	r4, r3
 80019fa:	4b50      	ldr	r3, [pc, #320]	; (8001b3c <menuDisplay_Update+0x310>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	2203      	movs	r2, #3
 8001a00:	4619      	mov	r1, r3
 8001a02:	69f8      	ldr	r0, [r7, #28]
 8001a04:	f7ff fede 	bl	80017c4 <animationHelper>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	213a      	movs	r1, #58	; 0x3a
 8001a10:	4620      	mov	r0, r4
 8001a12:	f005 fa1d 	bl	8006e50 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(i, 59, animationHelper(i,animationCounter,2));
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	b2dc      	uxtb	r4, r3
 8001a1a:	4b48      	ldr	r3, [pc, #288]	; (8001b3c <menuDisplay_Update+0x310>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	2202      	movs	r2, #2
 8001a20:	4619      	mov	r1, r3
 8001a22:	69f8      	ldr	r0, [r7, #28]
 8001a24:	f7ff fece 	bl	80017c4 <animationHelper>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	213b      	movs	r1, #59	; 0x3b
 8001a30:	4620      	mov	r0, r4
 8001a32:	f005 fa0d 	bl	8006e50 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(i, 60, animationHelper(i,animationCounter,1));
 8001a36:	69fb      	ldr	r3, [r7, #28]
 8001a38:	b2dc      	uxtb	r4, r3
 8001a3a:	4b40      	ldr	r3, [pc, #256]	; (8001b3c <menuDisplay_Update+0x310>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	2201      	movs	r2, #1
 8001a40:	4619      	mov	r1, r3
 8001a42:	69f8      	ldr	r0, [r7, #28]
 8001a44:	f7ff febe 	bl	80017c4 <animationHelper>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	213c      	movs	r1, #60	; 0x3c
 8001a50:	4620      	mov	r0, r4
 8001a52:	f005 f9fd 	bl	8006e50 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(i, 61, animationHelper(i,animationCounter,2));
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	b2dc      	uxtb	r4, r3
 8001a5a:	4b38      	ldr	r3, [pc, #224]	; (8001b3c <menuDisplay_Update+0x310>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2202      	movs	r2, #2
 8001a60:	4619      	mov	r1, r3
 8001a62:	69f8      	ldr	r0, [r7, #28]
 8001a64:	f7ff feae 	bl	80017c4 <animationHelper>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	213d      	movs	r1, #61	; 0x3d
 8001a70:	4620      	mov	r0, r4
 8001a72:	f005 f9ed 	bl	8006e50 <ssd1306_DrawPixel>
		ssd1306_DrawPixel(i, 62, animationHelper(i,animationCounter,3));
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	b2dc      	uxtb	r4, r3
 8001a7a:	4b30      	ldr	r3, [pc, #192]	; (8001b3c <menuDisplay_Update+0x310>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2203      	movs	r2, #3
 8001a80:	4619      	mov	r1, r3
 8001a82:	69f8      	ldr	r0, [r7, #28]
 8001a84:	f7ff fe9e 	bl	80017c4 <animationHelper>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	461a      	mov	r2, r3
 8001a8e:	213e      	movs	r1, #62	; 0x3e
 8001a90:	4620      	mov	r0, r4
 8001a92:	f005 f9dd 	bl	8006e50 <ssd1306_DrawPixel>
	for(int i = 2; i < barSize; i++){
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	61fb      	str	r3, [r7, #28]
 8001a9c:	69fa      	ldr	r2, [r7, #28]
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	dba8      	blt.n	80019f6 <menuDisplay_Update+0x1ca>
	}

	//Rest
	ssd1306_SetCursor(78,3);
 8001aa4:	2103      	movs	r1, #3
 8001aa6:	204e      	movs	r0, #78	; 0x4e
 8001aa8:	f005 fad4 	bl	8007054 <ssd1306_SetCursor>
	ssd1306_WriteString("Target", Font_7x10,  data.mode != TEMPERATURE_TARGET);
 8001aac:	4b26      	ldr	r3, [pc, #152]	; (8001b48 <menuDisplay_Update+0x31c>)
 8001aae:	7f1b      	ldrb	r3, [r3, #28]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	bf14      	ite	ne
 8001ab4:	2301      	movne	r3, #1
 8001ab6:	2300      	moveq	r3, #0
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	4a2e      	ldr	r2, [pc, #184]	; (8001b74 <menuDisplay_Update+0x348>)
 8001abc:	ca06      	ldmia	r2, {r1, r2}
 8001abe:	482e      	ldr	r0, [pc, #184]	; (8001b78 <menuDisplay_Update+0x34c>)
 8001ac0:	f005 faa2 	bl	8007008 <ssd1306_WriteString>
	ssd1306_SetCursor(78,35);
 8001ac4:	2123      	movs	r1, #35	; 0x23
 8001ac6:	204e      	movs	r0, #78	; 0x4e
 8001ac8:	f005 fac4 	bl	8007054 <ssd1306_SetCursor>
	ssd1306_WriteString("Power", Font_7x10,   data.mode != POWER_TARGET);
 8001acc:	4b1e      	ldr	r3, [pc, #120]	; (8001b48 <menuDisplay_Update+0x31c>)
 8001ace:	7f1b      	ldrb	r3, [r3, #28]
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	bf14      	ite	ne
 8001ad4:	2301      	movne	r3, #1
 8001ad6:	2300      	moveq	r3, #0
 8001ad8:	b2db      	uxtb	r3, r3
 8001ada:	4a26      	ldr	r2, [pc, #152]	; (8001b74 <menuDisplay_Update+0x348>)
 8001adc:	ca06      	ldmia	r2, {r1, r2}
 8001ade:	4827      	ldr	r0, [pc, #156]	; (8001b7c <menuDisplay_Update+0x350>)
 8001ae0:	f005 fa92 	bl	8007008 <ssd1306_WriteString>

	if(strcmp(data.statusMessage, "") == 0){
 8001ae4:	4b18      	ldr	r3, [pc, #96]	; (8001b48 <menuDisplay_Update+0x31c>)
 8001ae6:	6a1b      	ldr	r3, [r3, #32]
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d114      	bne.n	8001b18 <menuDisplay_Update+0x2ec>
		ssd1306_SetCursor(15,34);
 8001aee:	2122      	movs	r1, #34	; 0x22
 8001af0:	200f      	movs	r0, #15
 8001af2:	f005 faaf 	bl	8007054 <ssd1306_SetCursor>
		ssd1306_WriteString("MB 2022", Font_7x10,  1);
 8001af6:	4a1f      	ldr	r2, [pc, #124]	; (8001b74 <menuDisplay_Update+0x348>)
 8001af8:	2301      	movs	r3, #1
 8001afa:	ca06      	ldmia	r2, {r1, r2}
 8001afc:	4820      	ldr	r0, [pc, #128]	; (8001b80 <menuDisplay_Update+0x354>)
 8001afe:	f005 fa83 	bl	8007008 <ssd1306_WriteString>
		ssd1306_SetCursor(15,45);
 8001b02:	212d      	movs	r1, #45	; 0x2d
 8001b04:	200f      	movs	r0, #15
 8001b06:	f005 faa5 	bl	8007054 <ssd1306_SetCursor>
		ssd1306_WriteString("SW AGH", Font_7x10,  1);
 8001b0a:	4a1a      	ldr	r2, [pc, #104]	; (8001b74 <menuDisplay_Update+0x348>)
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	ca06      	ldmia	r2, {r1, r2}
 8001b10:	481c      	ldr	r0, [pc, #112]	; (8001b84 <menuDisplay_Update+0x358>)
 8001b12:	f005 fa79 	bl	8007008 <ssd1306_WriteString>
 8001b16:	e00a      	b.n	8001b2e <menuDisplay_Update+0x302>
	}else{
		ssd1306_SetCursor(15,34);
 8001b18:	2122      	movs	r1, #34	; 0x22
 8001b1a:	200f      	movs	r0, #15
 8001b1c:	f005 fa9a 	bl	8007054 <ssd1306_SetCursor>
		ssd1306_WriteString(data.statusMessage, Font_6x8,  1);
 8001b20:	4b09      	ldr	r3, [pc, #36]	; (8001b48 <menuDisplay_Update+0x31c>)
 8001b22:	6a18      	ldr	r0, [r3, #32]
 8001b24:	4a18      	ldr	r2, [pc, #96]	; (8001b88 <menuDisplay_Update+0x35c>)
 8001b26:	2301      	movs	r3, #1
 8001b28:	ca06      	ldmia	r2, {r1, r2}
 8001b2a:	f005 fa6d 	bl	8007008 <ssd1306_WriteString>
	}

	//Update Screen
	ssd1306_UpdateScreen();
 8001b2e:	f005 f93f 	bl	8006db0 <ssd1306_UpdateScreen>
}
 8001b32:	bf00      	nop
 8001b34:	3720      	adds	r7, #32
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bdb0      	pop	{r4, r5, r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	200006bc 	.word	0x200006bc
 8001b40:	cccccccd 	.word	0xcccccccd
 8001b44:	20000024 	.word	0x20000024
 8001b48:	20000000 	.word	0x20000000
 8001b4c:	40240000 	.word	0x40240000
 8001b50:	42c80000 	.word	0x42c80000
 8001b54:	42fc0000 	.word	0x42fc0000
 8001b58:	0800a1c8 	.word	0x0800a1c8
 8001b5c:	20000448 	.word	0x20000448
 8001b60:	0800a1d0 	.word	0x0800a1d0
 8001b64:	0800a1d4 	.word	0x0800a1d4
 8001b68:	0800a1d8 	.word	0x0800a1d8
 8001b6c:	20000440 	.word	0x20000440
 8001b70:	0800a1dc 	.word	0x0800a1dc
 8001b74:	20000438 	.word	0x20000438
 8001b78:	0800a1e4 	.word	0x0800a1e4
 8001b7c:	0800a1ec 	.word	0x0800a1ec
 8001b80:	0800a1f4 	.word	0x0800a1f4
 8001b84:	0800a1fc 	.word	0x0800a1fc
 8001b88:	20000430 	.word	0x20000430

08001b8c <scan_onewire_devices>:
 * \param[in]       rom_ids: pointer to array of \ref lwow_rom_t structures
 * \param[in]       rtf: Number of roms to find
 * \param[out]      rf: Number of roms found after scan
 */
lwowr_t
scan_onewire_devices(lwow_t* ow, lwow_rom_t* rom_ids, size_t rtf, size_t* rf) {
 8001b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b8e:	b08f      	sub	sp, #60	; 0x3c
 8001b90:	af06      	add	r7, sp, #24
 8001b92:	60f8      	str	r0, [r7, #12]
 8001b94:	60b9      	str	r1, [r7, #8]
 8001b96:	607a      	str	r2, [r7, #4]
 8001b98:	603b      	str	r3, [r7, #0]
    lwowr_t res;
    size_t found;

    /* Search for devices and save it to array */
    res = lwow_search_devices(ow, rom_ids, rtf, &found);
 8001b9a:	f107 0314 	add.w	r3, r7, #20
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	68b9      	ldr	r1, [r7, #8]
 8001ba2:	68f8      	ldr	r0, [r7, #12]
 8001ba4:	f004 ffe3 	bl	8006b6e <lwow_search_devices>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	76fb      	strb	r3, [r7, #27]

    /* Print all devices */
    for (size_t i = 0; i < found; ++i) {
 8001bac:	2300      	movs	r3, #0
 8001bae:	61fb      	str	r3, [r7, #28]
 8001bb0:	e03c      	b.n	8001c2c <scan_onewire_devices+0xa0>
        printf("Device ROM addr: %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
            (unsigned)rom_ids[i].rom[0], (unsigned)rom_ids[i].rom[1], (unsigned)rom_ids[i].rom[2], (unsigned)rom_ids[i].rom[3],
 8001bb2:	69fb      	ldr	r3, [r7, #28]
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	68ba      	ldr	r2, [r7, #8]
 8001bb8:	4413      	add	r3, r2
 8001bba:	781b      	ldrb	r3, [r3, #0]
        printf("Device ROM addr: %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001bbc:	461e      	mov	r6, r3
            (unsigned)rom_ids[i].rom[0], (unsigned)rom_ids[i].rom[1], (unsigned)rom_ids[i].rom[2], (unsigned)rom_ids[i].rom[3],
 8001bbe:	69fb      	ldr	r3, [r7, #28]
 8001bc0:	00db      	lsls	r3, r3, #3
 8001bc2:	68ba      	ldr	r2, [r7, #8]
 8001bc4:	4413      	add	r3, r2
 8001bc6:	785b      	ldrb	r3, [r3, #1]
        printf("Device ROM addr: %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001bc8:	469c      	mov	ip, r3
            (unsigned)rom_ids[i].rom[0], (unsigned)rom_ids[i].rom[1], (unsigned)rom_ids[i].rom[2], (unsigned)rom_ids[i].rom[3],
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	00db      	lsls	r3, r3, #3
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	789b      	ldrb	r3, [r3, #2]
        printf("Device ROM addr: %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001bd4:	469e      	mov	lr, r3
            (unsigned)rom_ids[i].rom[0], (unsigned)rom_ids[i].rom[1], (unsigned)rom_ids[i].rom[2], (unsigned)rom_ids[i].rom[3],
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	00db      	lsls	r3, r3, #3
 8001bda:	68ba      	ldr	r2, [r7, #8]
 8001bdc:	4413      	add	r3, r2
 8001bde:	78db      	ldrb	r3, [r3, #3]
        printf("Device ROM addr: %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001be0:	4619      	mov	r1, r3
            (unsigned)rom_ids[i].rom[4], (unsigned)rom_ids[i].rom[5], (unsigned)rom_ids[i].rom[6], (unsigned)rom_ids[i].rom[7]
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	00db      	lsls	r3, r3, #3
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	4413      	add	r3, r2
 8001bea:	791b      	ldrb	r3, [r3, #4]
        printf("Device ROM addr: %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001bec:	4618      	mov	r0, r3
            (unsigned)rom_ids[i].rom[4], (unsigned)rom_ids[i].rom[5], (unsigned)rom_ids[i].rom[6], (unsigned)rom_ids[i].rom[7]
 8001bee:	69fb      	ldr	r3, [r7, #28]
 8001bf0:	00db      	lsls	r3, r3, #3
 8001bf2:	68ba      	ldr	r2, [r7, #8]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	795b      	ldrb	r3, [r3, #5]
        printf("Device ROM addr: %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001bf8:	461c      	mov	r4, r3
            (unsigned)rom_ids[i].rom[4], (unsigned)rom_ids[i].rom[5], (unsigned)rom_ids[i].rom[6], (unsigned)rom_ids[i].rom[7]
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	68ba      	ldr	r2, [r7, #8]
 8001c00:	4413      	add	r3, r2
 8001c02:	799b      	ldrb	r3, [r3, #6]
        printf("Device ROM addr: %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001c04:	461d      	mov	r5, r3
            (unsigned)rom_ids[i].rom[4], (unsigned)rom_ids[i].rom[5], (unsigned)rom_ids[i].rom[6], (unsigned)rom_ids[i].rom[7]
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	00db      	lsls	r3, r3, #3
 8001c0a:	68ba      	ldr	r2, [r7, #8]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	79db      	ldrb	r3, [r3, #7]
        printf("Device ROM addr: %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n",
 8001c10:	9304      	str	r3, [sp, #16]
 8001c12:	9503      	str	r5, [sp, #12]
 8001c14:	9402      	str	r4, [sp, #8]
 8001c16:	9001      	str	r0, [sp, #4]
 8001c18:	9100      	str	r1, [sp, #0]
 8001c1a:	4673      	mov	r3, lr
 8001c1c:	4662      	mov	r2, ip
 8001c1e:	4631      	mov	r1, r6
 8001c20:	480a      	ldr	r0, [pc, #40]	; (8001c4c <scan_onewire_devices+0xc0>)
 8001c22:	f005 ffc7 	bl	8007bb4 <iprintf>
    for (size_t i = 0; i < found; ++i) {
 8001c26:	69fb      	ldr	r3, [r7, #28]
 8001c28:	3301      	adds	r3, #1
 8001c2a:	61fb      	str	r3, [r7, #28]
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	69fa      	ldr	r2, [r7, #28]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d3be      	bcc.n	8001bb2 <scan_onewire_devices+0x26>
        );
    }
    if (rf != NULL) {
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d002      	beq.n	8001c40 <scan_onewire_devices+0xb4>
    	*rf = found;
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	601a      	str	r2, [r3, #0]
    }
    return res;
 8001c40:	7efb      	ldrb	r3, [r7, #27]
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3724      	adds	r7, #36	; 0x24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	0800a204 	.word	0x0800a204

08001c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b083      	sub	sp, #12
 8001c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c56:	2300      	movs	r3, #0
 8001c58:	607b      	str	r3, [r7, #4]
 8001c5a:	4b10      	ldr	r3, [pc, #64]	; (8001c9c <HAL_MspInit+0x4c>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5e:	4a0f      	ldr	r2, [pc, #60]	; (8001c9c <HAL_MspInit+0x4c>)
 8001c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c64:	6453      	str	r3, [r2, #68]	; 0x44
 8001c66:	4b0d      	ldr	r3, [pc, #52]	; (8001c9c <HAL_MspInit+0x4c>)
 8001c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c6e:	607b      	str	r3, [r7, #4]
 8001c70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	603b      	str	r3, [r7, #0]
 8001c76:	4b09      	ldr	r3, [pc, #36]	; (8001c9c <HAL_MspInit+0x4c>)
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	4a08      	ldr	r2, [pc, #32]	; (8001c9c <HAL_MspInit+0x4c>)
 8001c7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c80:	6413      	str	r3, [r2, #64]	; 0x40
 8001c82:	4b06      	ldr	r3, [pc, #24]	; (8001c9c <HAL_MspInit+0x4c>)
 8001c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c8a:	603b      	str	r3, [r7, #0]
 8001c8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	370c      	adds	r7, #12
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	40023800 	.word	0x40023800

08001ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001ca4:	e7fe      	b.n	8001ca4 <NMI_Handler+0x4>

08001ca6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001caa:	e7fe      	b.n	8001caa <HardFault_Handler+0x4>

08001cac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb0:	e7fe      	b.n	8001cb0 <MemManage_Handler+0x4>

08001cb2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cb2:	b480      	push	{r7}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cb6:	e7fe      	b.n	8001cb6 <BusFault_Handler+0x4>

08001cb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cbc:	e7fe      	b.n	8001cbc <UsageFault_Handler+0x4>

08001cbe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cc2:	bf00      	nop
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cca:	4770      	bx	lr

08001ccc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr

08001cda <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cec:	f000 fb74 	bl	80023d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cf0:	bf00      	nop
 8001cf2:	bd80      	pop	{r7, pc}

08001cf4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001cf8:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001cfc:	f001 f820 	bl	8002d40 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8001d00:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001d04:	f001 f81c 	bl	8002d40 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d08:	bf00      	nop
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
	//Read temperature
	lwow_ds18x20_read(&ow, rom_ids, &data.measuredTemp);
 8001d10:	4a09      	ldr	r2, [pc, #36]	; (8001d38 <TIM3_IRQHandler+0x2c>)
 8001d12:	490a      	ldr	r1, [pc, #40]	; (8001d3c <TIM3_IRQHandler+0x30>)
 8001d14:	480a      	ldr	r0, [pc, #40]	; (8001d40 <TIM3_IRQHandler+0x34>)
 8001d16:	f004 fab9 	bl	800628c <lwow_ds18x20_read>
	lwow_ds18x20_start(&ow, rom_ids);
 8001d1a:	4908      	ldr	r1, [pc, #32]	; (8001d3c <TIM3_IRQHandler+0x30>)
 8001d1c:	4808      	ldr	r0, [pc, #32]	; (8001d40 <TIM3_IRQHandler+0x34>)
 8001d1e:	f004 f982 	bl	8006026 <lwow_ds18x20_start>

	//Update display with incremented animation step
	menuDisplay_Update(1);
 8001d22:	2001      	movs	r0, #1
 8001d24:	f7ff fd82 	bl	800182c <menuDisplay_Update>

	//Set output PWM
	handleOutput(&data);
 8001d28:	4806      	ldr	r0, [pc, #24]	; (8001d44 <TIM3_IRQHandler+0x38>)
 8001d2a:	f7ff fb55 	bl	80013d8 <handleOutput>

	HAL_TIM_IRQHandler(&htim3);
 8001d2e:	4806      	ldr	r0, [pc, #24]	; (8001d48 <TIM3_IRQHandler+0x3c>)
 8001d30:	f002 fa8e 	bl	8004250 <HAL_TIM_IRQHandler>

}
 8001d34:	bf00      	nop
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000010 	.word	0x20000010
 8001d3c:	200006b0 	.word	0x200006b0
 8001d40:	2000069c 	.word	0x2000069c
 8001d44:	20000000 	.word	0x20000000
 8001d48:	200006c4 	.word	0x200006c4

08001d4c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001d50:	4802      	ldr	r0, [pc, #8]	; (8001d5c <TIM4_IRQHandler+0x10>)
 8001d52:	f002 fa7d 	bl	8004250 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	2000070c 	.word	0x2000070c

08001d60 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001d64:	4802      	ldr	r0, [pc, #8]	; (8001d70 <USART2_IRQHandler+0x10>)
 8001d66:	f003 f9c3 	bl	80050f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20000754 	.word	0x20000754

08001d74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  return 1;
 8001d78:	2301      	movs	r3, #1
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr

08001d84 <_kill>:

int _kill(int pid, int sig)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b082      	sub	sp, #8
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d8e:	f005 fa4d 	bl	800722c <__errno>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2216      	movs	r2, #22
 8001d96:	601a      	str	r2, [r3, #0]
  return -1;
 8001d98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3708      	adds	r7, #8
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}

08001da4 <_exit>:

void _exit (int status)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b082      	sub	sp, #8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001dac:	f04f 31ff 	mov.w	r1, #4294967295
 8001db0:	6878      	ldr	r0, [r7, #4]
 8001db2:	f7ff ffe7 	bl	8001d84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001db6:	e7fe      	b.n	8001db6 <_exit+0x12>

08001db8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	60f8      	str	r0, [r7, #12]
 8001dc0:	60b9      	str	r1, [r7, #8]
 8001dc2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]
 8001dc8:	e00a      	b.n	8001de0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dca:	f3af 8000 	nop.w
 8001dce:	4601      	mov	r1, r0
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	1c5a      	adds	r2, r3, #1
 8001dd4:	60ba      	str	r2, [r7, #8]
 8001dd6:	b2ca      	uxtb	r2, r1
 8001dd8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	dbf0      	blt.n	8001dca <_read+0x12>
  }

  return len;
 8001de8:	687b      	ldr	r3, [r7, #4]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3718      	adds	r7, #24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}

08001df2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001df2:	b580      	push	{r7, lr}
 8001df4:	b086      	sub	sp, #24
 8001df6:	af00      	add	r7, sp, #0
 8001df8:	60f8      	str	r0, [r7, #12]
 8001dfa:	60b9      	str	r1, [r7, #8]
 8001dfc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dfe:	2300      	movs	r3, #0
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	e009      	b.n	8001e18 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	1c5a      	adds	r2, r3, #1
 8001e08:	60ba      	str	r2, [r7, #8]
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e12:	697b      	ldr	r3, [r7, #20]
 8001e14:	3301      	adds	r3, #1
 8001e16:	617b      	str	r3, [r7, #20]
 8001e18:	697a      	ldr	r2, [r7, #20]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	dbf1      	blt.n	8001e04 <_write+0x12>
  }
  return len;
 8001e20:	687b      	ldr	r3, [r7, #4]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3718      	adds	r7, #24
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <_close>:

int _close(int file)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	b083      	sub	sp, #12
 8001e2e:	af00      	add	r7, sp, #0
 8001e30:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr

08001e42 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e42:	b480      	push	{r7}
 8001e44:	b083      	sub	sp, #12
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
 8001e4a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e52:	605a      	str	r2, [r3, #4]
  return 0;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <_isatty>:

int _isatty(int file)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e6a:	2301      	movs	r3, #1
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	370c      	adds	r7, #12
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e84:	2300      	movs	r3, #0
}
 8001e86:	4618      	mov	r0, r3
 8001e88:	3714      	adds	r7, #20
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
	...

08001e94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e9c:	4a14      	ldr	r2, [pc, #80]	; (8001ef0 <_sbrk+0x5c>)
 8001e9e:	4b15      	ldr	r3, [pc, #84]	; (8001ef4 <_sbrk+0x60>)
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ea8:	4b13      	ldr	r3, [pc, #76]	; (8001ef8 <_sbrk+0x64>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d102      	bne.n	8001eb6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001eb0:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <_sbrk+0x64>)
 8001eb2:	4a12      	ldr	r2, [pc, #72]	; (8001efc <_sbrk+0x68>)
 8001eb4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eb6:	4b10      	ldr	r3, [pc, #64]	; (8001ef8 <_sbrk+0x64>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d207      	bcs.n	8001ed4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ec4:	f005 f9b2 	bl	800722c <__errno>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	220c      	movs	r2, #12
 8001ecc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ece:	f04f 33ff 	mov.w	r3, #4294967295
 8001ed2:	e009      	b.n	8001ee8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ed4:	4b08      	ldr	r3, [pc, #32]	; (8001ef8 <_sbrk+0x64>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eda:	4b07      	ldr	r3, [pc, #28]	; (8001ef8 <_sbrk+0x64>)
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	4413      	add	r3, r2
 8001ee2:	4a05      	ldr	r2, [pc, #20]	; (8001ef8 <_sbrk+0x64>)
 8001ee4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	20018000 	.word	0x20018000
 8001ef4:	00000400 	.word	0x00000400
 8001ef8:	200006c0 	.word	0x200006c0
 8001efc:	20000fb8 	.word	0x20000fb8

08001f00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f04:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <SystemInit+0x20>)
 8001f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f0a:	4a05      	ldr	r2, [pc, #20]	; (8001f20 <SystemInit+0x20>)
 8001f0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f10:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;


/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b086      	sub	sp, #24
 8001f28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f2a:	f107 0308 	add.w	r3, r7, #8
 8001f2e:	2200      	movs	r2, #0
 8001f30:	601a      	str	r2, [r3, #0]
 8001f32:	605a      	str	r2, [r3, #4]
 8001f34:	609a      	str	r2, [r3, #8]
 8001f36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f38:	463b      	mov	r3, r7
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	601a      	str	r2, [r3, #0]
 8001f3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001f40:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <MX_TIM3_Init+0x94>)
 8001f42:	4a1e      	ldr	r2, [pc, #120]	; (8001fbc <MX_TIM3_Init+0x98>)
 8001f44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 48; // 5Hz
 8001f46:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <MX_TIM3_Init+0x94>)
 8001f48:	2230      	movs	r2, #48	; 0x30
 8001f4a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f4c:	4b1a      	ldr	r3, [pc, #104]	; (8001fb8 <MX_TIM3_Init+0x94>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001f52:	4b19      	ldr	r3, [pc, #100]	; (8001fb8 <MX_TIM3_Init+0x94>)
 8001f54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f5a:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <MX_TIM3_Init+0x94>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f60:	4b15      	ldr	r3, [pc, #84]	; (8001fb8 <MX_TIM3_Init+0x94>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f66:	4814      	ldr	r0, [pc, #80]	; (8001fb8 <MX_TIM3_Init+0x94>)
 8001f68:	f001 ffb6 	bl	8003ed8 <HAL_TIM_Base_Init>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001f72:	f7ff fc11 	bl	8001798 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f7a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f7c:	f107 0308 	add.w	r3, r7, #8
 8001f80:	4619      	mov	r1, r3
 8001f82:	480d      	ldr	r0, [pc, #52]	; (8001fb8 <MX_TIM3_Init+0x94>)
 8001f84:	f002 fb2e 	bl	80045e4 <HAL_TIM_ConfigClockSource>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001f8e:	f7ff fc03 	bl	8001798 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f92:	2300      	movs	r3, #0
 8001f94:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f96:	2300      	movs	r3, #0
 8001f98:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f9a:	463b      	mov	r3, r7
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4806      	ldr	r0, [pc, #24]	; (8001fb8 <MX_TIM3_Init+0x94>)
 8001fa0:	f002 fee6 	bl	8004d70 <HAL_TIMEx_MasterConfigSynchronization>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001faa:	f7ff fbf5 	bl	8001798 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001fae:	bf00      	nop
 8001fb0:	3718      	adds	r7, #24
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	200006c4 	.word	0x200006c4
 8001fbc:	40000400 	.word	0x40000400

08001fc0 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08e      	sub	sp, #56	; 0x38
 8001fc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fca:	2200      	movs	r2, #0
 8001fcc:	601a      	str	r2, [r3, #0]
 8001fce:	605a      	str	r2, [r3, #4]
 8001fd0:	609a      	str	r2, [r3, #8]
 8001fd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd4:	f107 0320 	add.w	r3, r7, #32
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fde:	1d3b      	adds	r3, r7, #4
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	611a      	str	r2, [r3, #16]
 8001fec:	615a      	str	r2, [r3, #20]
 8001fee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ff0:	4b2c      	ldr	r3, [pc, #176]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8001ff2:	4a2d      	ldr	r2, [pc, #180]	; (80020a8 <MX_TIM4_Init+0xe8>)
 8001ff4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 4; //60Hz
 8001ff6:	4b2b      	ldr	r3, [pc, #172]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8001ff8:	2204      	movs	r2, #4
 8001ffa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffc:	4b29      	ldr	r3, [pc, #164]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002002:	4b28      	ldr	r3, [pc, #160]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8002004:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002008:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800200a:	4b26      	ldr	r3, [pc, #152]	; (80020a4 <MX_TIM4_Init+0xe4>)
 800200c:	2200      	movs	r2, #0
 800200e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002010:	4b24      	ldr	r3, [pc, #144]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8002012:	2200      	movs	r2, #0
 8002014:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002016:	4823      	ldr	r0, [pc, #140]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8002018:	f001 ff5e 	bl	8003ed8 <HAL_TIM_Base_Init>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8002022:	f7ff fbb9 	bl	8001798 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002026:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800202a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800202c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002030:	4619      	mov	r1, r3
 8002032:	481c      	ldr	r0, [pc, #112]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8002034:	f002 fad6 	bl	80045e4 <HAL_TIM_ConfigClockSource>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 800203e:	f7ff fbab 	bl	8001798 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002042:	4818      	ldr	r0, [pc, #96]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8002044:	f001 fffa 	bl	800403c <HAL_TIM_PWM_Init>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 800204e:	f7ff fba3 	bl	8001798 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002052:	2300      	movs	r3, #0
 8002054:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002056:	2300      	movs	r3, #0
 8002058:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800205a:	f107 0320 	add.w	r3, r7, #32
 800205e:	4619      	mov	r1, r3
 8002060:	4810      	ldr	r0, [pc, #64]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8002062:	f002 fe85 	bl	8004d70 <HAL_TIMEx_MasterConfigSynchronization>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 800206c:	f7ff fb94 	bl	8001798 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002070:	2360      	movs	r3, #96	; 0x60
 8002072:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002074:	2300      	movs	r3, #0
 8002076:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002078:	2302      	movs	r3, #2
 800207a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800207c:	2300      	movs	r3, #0
 800207e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002080:	1d3b      	adds	r3, r7, #4
 8002082:	220c      	movs	r2, #12
 8002084:	4619      	mov	r1, r3
 8002086:	4807      	ldr	r0, [pc, #28]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8002088:	f002 f9ea 	bl	8004460 <HAL_TIM_PWM_ConfigChannel>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8002092:	f7ff fb81 	bl	8001798 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002096:	4803      	ldr	r0, [pc, #12]	; (80020a4 <MX_TIM4_Init+0xe4>)
 8002098:	f000 f84e 	bl	8002138 <HAL_TIM_MspPostInit>

}
 800209c:	bf00      	nop
 800209e:	3738      	adds	r7, #56	; 0x38
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	2000070c 	.word	0x2000070c
 80020a8:	40000800 	.word	0x40000800

080020ac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a1c      	ldr	r2, [pc, #112]	; (800212c <HAL_TIM_Base_MspInit+0x80>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d116      	bne.n	80020ec <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	60fb      	str	r3, [r7, #12]
 80020c2:	4b1b      	ldr	r3, [pc, #108]	; (8002130 <HAL_TIM_Base_MspInit+0x84>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	4a1a      	ldr	r2, [pc, #104]	; (8002130 <HAL_TIM_Base_MspInit+0x84>)
 80020c8:	f043 0302 	orr.w	r3, r3, #2
 80020cc:	6413      	str	r3, [r2, #64]	; 0x40
 80020ce:	4b18      	ldr	r3, [pc, #96]	; (8002130 <HAL_TIM_Base_MspInit+0x84>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f003 0302 	and.w	r3, r3, #2
 80020d6:	60fb      	str	r3, [r7, #12]
 80020d8:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 12, 0);
 80020da:	2200      	movs	r2, #0
 80020dc:	210c      	movs	r1, #12
 80020de:	201d      	movs	r0, #29
 80020e0:	f000 fabd 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80020e4:	201d      	movs	r0, #29
 80020e6:	f000 fad6 	bl	8002696 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80020ea:	e01a      	b.n	8002122 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a10      	ldr	r2, [pc, #64]	; (8002134 <HAL_TIM_Base_MspInit+0x88>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d115      	bne.n	8002122 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	4b0d      	ldr	r3, [pc, #52]	; (8002130 <HAL_TIM_Base_MspInit+0x84>)
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	4a0c      	ldr	r2, [pc, #48]	; (8002130 <HAL_TIM_Base_MspInit+0x84>)
 8002100:	f043 0304 	orr.w	r3, r3, #4
 8002104:	6413      	str	r3, [r2, #64]	; 0x40
 8002106:	4b0a      	ldr	r3, [pc, #40]	; (8002130 <HAL_TIM_Base_MspInit+0x84>)
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f003 0304 	and.w	r3, r3, #4
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 13, 0);
 8002112:	2200      	movs	r2, #0
 8002114:	210d      	movs	r1, #13
 8002116:	201e      	movs	r0, #30
 8002118:	f000 faa1 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800211c:	201e      	movs	r0, #30
 800211e:	f000 faba 	bl	8002696 <HAL_NVIC_EnableIRQ>
}
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	40000400 	.word	0x40000400
 8002130:	40023800 	.word	0x40023800
 8002134:	40000800 	.word	0x40000800

08002138 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b088      	sub	sp, #32
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002140:	f107 030c 	add.w	r3, r7, #12
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	60da      	str	r2, [r3, #12]
 800214e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a12      	ldr	r2, [pc, #72]	; (80021a0 <HAL_TIM_MspPostInit+0x68>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d11e      	bne.n	8002198 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	60bb      	str	r3, [r7, #8]
 800215e:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <HAL_TIM_MspPostInit+0x6c>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002162:	4a10      	ldr	r2, [pc, #64]	; (80021a4 <HAL_TIM_MspPostInit+0x6c>)
 8002164:	f043 0302 	orr.w	r3, r3, #2
 8002168:	6313      	str	r3, [r2, #48]	; 0x30
 800216a:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <HAL_TIM_MspPostInit+0x6c>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216e:	f003 0302 	and.w	r3, r3, #2
 8002172:	60bb      	str	r3, [r7, #8]
 8002174:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002176:	f44f 7300 	mov.w	r3, #512	; 0x200
 800217a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217c:	2302      	movs	r3, #2
 800217e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002180:	2300      	movs	r3, #0
 8002182:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002184:	2300      	movs	r3, #0
 8002186:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002188:	2302      	movs	r3, #2
 800218a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800218c:	f107 030c 	add.w	r3, r7, #12
 8002190:	4619      	mov	r1, r3
 8002192:	4805      	ldr	r0, [pc, #20]	; (80021a8 <HAL_TIM_MspPostInit+0x70>)
 8002194:	f000 fb3a 	bl	800280c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002198:	bf00      	nop
 800219a:	3720      	adds	r7, #32
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40000800 	.word	0x40000800
 80021a4:	40023800 	.word	0x40023800
 80021a8:	40020400 	.word	0x40020400

080021ac <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80021b0:	4b11      	ldr	r3, [pc, #68]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021b2:	4a12      	ldr	r2, [pc, #72]	; (80021fc <MX_USART2_UART_Init+0x50>)
 80021b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80021b6:	4b10      	ldr	r3, [pc, #64]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80021be:	4b0e      	ldr	r3, [pc, #56]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80021c4:	4b0c      	ldr	r3, [pc, #48]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021c6:	2200      	movs	r2, #0
 80021c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80021ca:	4b0b      	ldr	r3, [pc, #44]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80021d0:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021d2:	220c      	movs	r2, #12
 80021d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021d6:	4b08      	ldr	r3, [pc, #32]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021d8:	2200      	movs	r2, #0
 80021da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021dc:	4b06      	ldr	r3, [pc, #24]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021de:	2200      	movs	r2, #0
 80021e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021e2:	4805      	ldr	r0, [pc, #20]	; (80021f8 <MX_USART2_UART_Init+0x4c>)
 80021e4:	f002 fe46 	bl	8004e74 <HAL_UART_Init>
 80021e8:	4603      	mov	r3, r0
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80021ee:	f7ff fad3 	bl	8001798 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	20000754 	.word	0x20000754
 80021fc:	40004400 	.word	0x40004400

08002200 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08a      	sub	sp, #40	; 0x28
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	f107 0314 	add.w	r3, r7, #20
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
 8002216:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a1d      	ldr	r2, [pc, #116]	; (8002294 <HAL_UART_MspInit+0x94>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d133      	bne.n	800228a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
 8002226:	4b1c      	ldr	r3, [pc, #112]	; (8002298 <HAL_UART_MspInit+0x98>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	4a1b      	ldr	r2, [pc, #108]	; (8002298 <HAL_UART_MspInit+0x98>)
 800222c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002230:	6413      	str	r3, [r2, #64]	; 0x40
 8002232:	4b19      	ldr	r3, [pc, #100]	; (8002298 <HAL_UART_MspInit+0x98>)
 8002234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <HAL_UART_MspInit+0x98>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002246:	4a14      	ldr	r2, [pc, #80]	; (8002298 <HAL_UART_MspInit+0x98>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	6313      	str	r3, [r2, #48]	; 0x30
 800224e:	4b12      	ldr	r3, [pc, #72]	; (8002298 <HAL_UART_MspInit+0x98>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	60fb      	str	r3, [r7, #12]
 8002258:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800225a:	230c      	movs	r3, #12
 800225c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800225e:	2312      	movs	r3, #18
 8002260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002266:	2303      	movs	r3, #3
 8002268:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800226a:	2307      	movs	r3, #7
 800226c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800226e:	f107 0314 	add.w	r3, r7, #20
 8002272:	4619      	mov	r1, r3
 8002274:	4809      	ldr	r0, [pc, #36]	; (800229c <HAL_UART_MspInit+0x9c>)
 8002276:	f000 fac9 	bl	800280c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800227a:	2200      	movs	r2, #0
 800227c:	2100      	movs	r1, #0
 800227e:	2026      	movs	r0, #38	; 0x26
 8002280:	f000 f9ed 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002284:	2026      	movs	r0, #38	; 0x26
 8002286:	f000 fa06 	bl	8002696 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800228a:	bf00      	nop
 800228c:	3728      	adds	r7, #40	; 0x28
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40004400 	.word	0x40004400
 8002298:	40023800 	.word	0x40023800
 800229c:	40020000 	.word	0x40020000

080022a0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a09      	ldr	r2, [pc, #36]	; (80022d4 <HAL_UART_MspDeInit+0x34>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d10c      	bne.n	80022cc <HAL_UART_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 80022b2:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <HAL_UART_MspDeInit+0x38>)
 80022b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b6:	4a08      	ldr	r2, [pc, #32]	; (80022d8 <HAL_UART_MspDeInit+0x38>)
 80022b8:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80022bc:	6413      	str	r3, [r2, #64]	; 0x40

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 80022be:	210c      	movs	r1, #12
 80022c0:	4806      	ldr	r0, [pc, #24]	; (80022dc <HAL_UART_MspDeInit+0x3c>)
 80022c2:	f000 fc27 	bl	8002b14 <HAL_GPIO_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80022c6:	2026      	movs	r0, #38	; 0x26
 80022c8:	f000 f9f3 	bl	80026b2 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 80022cc:	bf00      	nop
 80022ce:	3708      	adds	r7, #8
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	40004400 	.word	0x40004400
 80022d8:	40023800 	.word	0x40023800
 80022dc:	40020000 	.word	0x40020000

080022e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80022e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002318 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022e4:	480d      	ldr	r0, [pc, #52]	; (800231c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80022e6:	490e      	ldr	r1, [pc, #56]	; (8002320 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80022e8:	4a0e      	ldr	r2, [pc, #56]	; (8002324 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022ec:	e002      	b.n	80022f4 <LoopCopyDataInit>

080022ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022f2:	3304      	adds	r3, #4

080022f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022f8:	d3f9      	bcc.n	80022ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022fa:	4a0b      	ldr	r2, [pc, #44]	; (8002328 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80022fc:	4c0b      	ldr	r4, [pc, #44]	; (800232c <LoopFillZerobss+0x26>)
  movs r3, #0
 80022fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002300:	e001      	b.n	8002306 <LoopFillZerobss>

08002302 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002302:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002304:	3204      	adds	r2, #4

08002306 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002306:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002308:	d3fb      	bcc.n	8002302 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800230a:	f7ff fdf9 	bl	8001f00 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800230e:	f004 ff93 	bl	8007238 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002312:	f7ff f991 	bl	8001638 <main>
  bx  lr    
 8002316:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002318:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800231c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002320:	20000620 	.word	0x20000620
  ldr r2, =_sidata
 8002324:	0800d454 	.word	0x0800d454
  ldr r2, =_sbss
 8002328:	20000620 	.word	0x20000620
  ldr r4, =_ebss
 800232c:	20000fb4 	.word	0x20000fb4

08002330 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002330:	e7fe      	b.n	8002330 <ADC_IRQHandler>
	...

08002334 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002338:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <HAL_Init+0x40>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0d      	ldr	r2, [pc, #52]	; (8002374 <HAL_Init+0x40>)
 800233e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002342:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002344:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <HAL_Init+0x40>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a0a      	ldr	r2, [pc, #40]	; (8002374 <HAL_Init+0x40>)
 800234a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800234e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002350:	4b08      	ldr	r3, [pc, #32]	; (8002374 <HAL_Init+0x40>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a07      	ldr	r2, [pc, #28]	; (8002374 <HAL_Init+0x40>)
 8002356:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800235a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800235c:	2003      	movs	r0, #3
 800235e:	f000 f973 	bl	8002648 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002362:	200a      	movs	r0, #10
 8002364:	f000 f808 	bl	8002378 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002368:	f7ff fc72 	bl	8001c50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800236c:	2300      	movs	r3, #0
}
 800236e:	4618      	mov	r0, r3
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	40023c00 	.word	0x40023c00

08002378 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002380:	4b12      	ldr	r3, [pc, #72]	; (80023cc <HAL_InitTick+0x54>)
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4b12      	ldr	r3, [pc, #72]	; (80023d0 <HAL_InitTick+0x58>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	4619      	mov	r1, r3
 800238a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800238e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002392:	fbb2 f3f3 	udiv	r3, r2, r3
 8002396:	4618      	mov	r0, r3
 8002398:	f000 f999 	bl	80026ce <HAL_SYSTICK_Config>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d001      	beq.n	80023a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	e00e      	b.n	80023c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2b0f      	cmp	r3, #15
 80023aa:	d80a      	bhi.n	80023c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023ac:	2200      	movs	r2, #0
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	f04f 30ff 	mov.w	r0, #4294967295
 80023b4:	f000 f953 	bl	800265e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023b8:	4a06      	ldr	r2, [pc, #24]	; (80023d4 <HAL_InitTick+0x5c>)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023be:	2300      	movs	r3, #0
 80023c0:	e000      	b.n	80023c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3708      	adds	r7, #8
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000424 	.word	0x20000424
 80023d0:	2000042c 	.word	0x2000042c
 80023d4:	20000428 	.word	0x20000428

080023d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023dc:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <HAL_IncTick+0x20>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	461a      	mov	r2, r3
 80023e2:	4b06      	ldr	r3, [pc, #24]	; (80023fc <HAL_IncTick+0x24>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4413      	add	r3, r2
 80023e8:	4a04      	ldr	r2, [pc, #16]	; (80023fc <HAL_IncTick+0x24>)
 80023ea:	6013      	str	r3, [r2, #0]
}
 80023ec:	bf00      	nop
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	2000042c 	.word	0x2000042c
 80023fc:	20000798 	.word	0x20000798

08002400 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return uwTick;
 8002404:	4b03      	ldr	r3, [pc, #12]	; (8002414 <HAL_GetTick+0x14>)
 8002406:	681b      	ldr	r3, [r3, #0]
}
 8002408:	4618      	mov	r0, r3
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	20000798 	.word	0x20000798

08002418 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002420:	f7ff ffee 	bl	8002400 <HAL_GetTick>
 8002424:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002430:	d005      	beq.n	800243e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002432:	4b0a      	ldr	r3, [pc, #40]	; (800245c <HAL_Delay+0x44>)
 8002434:	781b      	ldrb	r3, [r3, #0]
 8002436:	461a      	mov	r2, r3
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	4413      	add	r3, r2
 800243c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800243e:	bf00      	nop
 8002440:	f7ff ffde 	bl	8002400 <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	429a      	cmp	r2, r3
 800244e:	d8f7      	bhi.n	8002440 <HAL_Delay+0x28>
  {
  }
}
 8002450:	bf00      	nop
 8002452:	bf00      	nop
 8002454:	3710      	adds	r7, #16
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	2000042c 	.word	0x2000042c

08002460 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	f003 0307 	and.w	r3, r3, #7
 800246e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002470:	4b0c      	ldr	r3, [pc, #48]	; (80024a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002472:	68db      	ldr	r3, [r3, #12]
 8002474:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800247c:	4013      	ands	r3, r2
 800247e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002488:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800248c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002490:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002492:	4a04      	ldr	r2, [pc, #16]	; (80024a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002494:	68bb      	ldr	r3, [r7, #8]
 8002496:	60d3      	str	r3, [r2, #12]
}
 8002498:	bf00      	nop
 800249a:	3714      	adds	r7, #20
 800249c:	46bd      	mov	sp, r7
 800249e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a2:	4770      	bx	lr
 80024a4:	e000ed00 	.word	0xe000ed00

080024a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024ac:	4b04      	ldr	r3, [pc, #16]	; (80024c0 <__NVIC_GetPriorityGrouping+0x18>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	0a1b      	lsrs	r3, r3, #8
 80024b2:	f003 0307 	and.w	r3, r3, #7
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024be:	4770      	bx	lr
 80024c0:	e000ed00 	.word	0xe000ed00

080024c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c4:	b480      	push	{r7}
 80024c6:	b083      	sub	sp, #12
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	db0b      	blt.n	80024ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	f003 021f 	and.w	r2, r3, #31
 80024dc:	4907      	ldr	r1, [pc, #28]	; (80024fc <__NVIC_EnableIRQ+0x38>)
 80024de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024e2:	095b      	lsrs	r3, r3, #5
 80024e4:	2001      	movs	r0, #1
 80024e6:	fa00 f202 	lsl.w	r2, r0, r2
 80024ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
 80024fa:	bf00      	nop
 80024fc:	e000e100 	.word	0xe000e100

08002500 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250e:	2b00      	cmp	r3, #0
 8002510:	db12      	blt.n	8002538 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	f003 021f 	and.w	r2, r3, #31
 8002518:	490a      	ldr	r1, [pc, #40]	; (8002544 <__NVIC_DisableIRQ+0x44>)
 800251a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251e:	095b      	lsrs	r3, r3, #5
 8002520:	2001      	movs	r0, #1
 8002522:	fa00 f202 	lsl.w	r2, r0, r2
 8002526:	3320      	adds	r3, #32
 8002528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800252c:	f3bf 8f4f 	dsb	sy
}
 8002530:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002532:	f3bf 8f6f 	isb	sy
}
 8002536:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e000e100 	.word	0xe000e100

08002548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	6039      	str	r1, [r7, #0]
 8002552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002558:	2b00      	cmp	r3, #0
 800255a:	db0a      	blt.n	8002572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	b2da      	uxtb	r2, r3
 8002560:	490c      	ldr	r1, [pc, #48]	; (8002594 <__NVIC_SetPriority+0x4c>)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	0112      	lsls	r2, r2, #4
 8002568:	b2d2      	uxtb	r2, r2
 800256a:	440b      	add	r3, r1
 800256c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002570:	e00a      	b.n	8002588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	b2da      	uxtb	r2, r3
 8002576:	4908      	ldr	r1, [pc, #32]	; (8002598 <__NVIC_SetPriority+0x50>)
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	3b04      	subs	r3, #4
 8002580:	0112      	lsls	r2, r2, #4
 8002582:	b2d2      	uxtb	r2, r2
 8002584:	440b      	add	r3, r1
 8002586:	761a      	strb	r2, [r3, #24]
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	e000e100 	.word	0xe000e100
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800259c:	b480      	push	{r7}
 800259e:	b089      	sub	sp, #36	; 0x24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	f1c3 0307 	rsb	r3, r3, #7
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	bf28      	it	cs
 80025ba:	2304      	movcs	r3, #4
 80025bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3304      	adds	r3, #4
 80025c2:	2b06      	cmp	r3, #6
 80025c4:	d902      	bls.n	80025cc <NVIC_EncodePriority+0x30>
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	3b03      	subs	r3, #3
 80025ca:	e000      	b.n	80025ce <NVIC_EncodePriority+0x32>
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d0:	f04f 32ff 	mov.w	r2, #4294967295
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43da      	mvns	r2, r3
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	401a      	ands	r2, r3
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025e4:	f04f 31ff 	mov.w	r1, #4294967295
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	fa01 f303 	lsl.w	r3, r1, r3
 80025ee:	43d9      	mvns	r1, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f4:	4313      	orrs	r3, r2
         );
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3724      	adds	r7, #36	; 0x24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
	...

08002604 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3b01      	subs	r3, #1
 8002610:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002614:	d301      	bcc.n	800261a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002616:	2301      	movs	r3, #1
 8002618:	e00f      	b.n	800263a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800261a:	4a0a      	ldr	r2, [pc, #40]	; (8002644 <SysTick_Config+0x40>)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3b01      	subs	r3, #1
 8002620:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002622:	210f      	movs	r1, #15
 8002624:	f04f 30ff 	mov.w	r0, #4294967295
 8002628:	f7ff ff8e 	bl	8002548 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800262c:	4b05      	ldr	r3, [pc, #20]	; (8002644 <SysTick_Config+0x40>)
 800262e:	2200      	movs	r2, #0
 8002630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002632:	4b04      	ldr	r3, [pc, #16]	; (8002644 <SysTick_Config+0x40>)
 8002634:	2207      	movs	r2, #7
 8002636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	e000e010 	.word	0xe000e010

08002648 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff ff05 	bl	8002460 <__NVIC_SetPriorityGrouping>
}
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800265e:	b580      	push	{r7, lr}
 8002660:	b086      	sub	sp, #24
 8002662:	af00      	add	r7, sp, #0
 8002664:	4603      	mov	r3, r0
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	607a      	str	r2, [r7, #4]
 800266a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002670:	f7ff ff1a 	bl	80024a8 <__NVIC_GetPriorityGrouping>
 8002674:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	68b9      	ldr	r1, [r7, #8]
 800267a:	6978      	ldr	r0, [r7, #20]
 800267c:	f7ff ff8e 	bl	800259c <NVIC_EncodePriority>
 8002680:	4602      	mov	r2, r0
 8002682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002686:	4611      	mov	r1, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff ff5d 	bl	8002548 <__NVIC_SetPriority>
}
 800268e:	bf00      	nop
 8002690:	3718      	adds	r7, #24
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	4603      	mov	r3, r0
 800269e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff ff0d 	bl	80024c4 <__NVIC_EnableIRQ>
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	4603      	mov	r3, r0
 80026ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80026bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c0:	4618      	mov	r0, r3
 80026c2:	f7ff ff1d 	bl	8002500 <__NVIC_DisableIRQ>
}
 80026c6:	bf00      	nop
 80026c8:	3708      	adds	r7, #8
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bd80      	pop	{r7, pc}

080026ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b082      	sub	sp, #8
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f7ff ff94 	bl	8002604 <SysTick_Config>
 80026dc:	4603      	mov	r3, r0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b084      	sub	sp, #16
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026f2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80026f4:	f7ff fe84 	bl	8002400 <HAL_GetTick>
 80026f8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d008      	beq.n	8002718 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2280      	movs	r2, #128	; 0x80
 800270a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e052      	b.n	80027be <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f022 0216 	bic.w	r2, r2, #22
 8002726:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	695a      	ldr	r2, [r3, #20]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002736:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800273c:	2b00      	cmp	r3, #0
 800273e:	d103      	bne.n	8002748 <HAL_DMA_Abort+0x62>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002744:	2b00      	cmp	r3, #0
 8002746:	d007      	beq.n	8002758 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f022 0208 	bic.w	r2, r2, #8
 8002756:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 0201 	bic.w	r2, r2, #1
 8002766:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002768:	e013      	b.n	8002792 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800276a:	f7ff fe49 	bl	8002400 <HAL_GetTick>
 800276e:	4602      	mov	r2, r0
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	1ad3      	subs	r3, r2, r3
 8002774:	2b05      	cmp	r3, #5
 8002776:	d90c      	bls.n	8002792 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2220      	movs	r2, #32
 800277c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2203      	movs	r2, #3
 8002782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2200      	movs	r2, #0
 800278a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800278e:	2303      	movs	r3, #3
 8002790:	e015      	b.n	80027be <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f003 0301 	and.w	r3, r3, #1
 800279c:	2b00      	cmp	r3, #0
 800279e:	d1e4      	bne.n	800276a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027a4:	223f      	movs	r2, #63	; 0x3f
 80027a6:	409a      	lsls	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b02      	cmp	r3, #2
 80027d8:	d004      	beq.n	80027e4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2280      	movs	r2, #128	; 0x80
 80027de:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e00c      	b.n	80027fe <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2205      	movs	r2, #5
 80027e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f022 0201 	bic.w	r2, r2, #1
 80027fa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr
	...

0800280c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800280c:	b480      	push	{r7}
 800280e:	b089      	sub	sp, #36	; 0x24
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002816:	2300      	movs	r3, #0
 8002818:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800281a:	2300      	movs	r3, #0
 800281c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800281e:	2300      	movs	r3, #0
 8002820:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]
 8002826:	e159      	b.n	8002adc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002828:	2201      	movs	r2, #1
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	697a      	ldr	r2, [r7, #20]
 8002838:	4013      	ands	r3, r2
 800283a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	697b      	ldr	r3, [r7, #20]
 8002840:	429a      	cmp	r2, r3
 8002842:	f040 8148 	bne.w	8002ad6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f003 0303 	and.w	r3, r3, #3
 800284e:	2b01      	cmp	r3, #1
 8002850:	d005      	beq.n	800285e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800285a:	2b02      	cmp	r3, #2
 800285c:	d130      	bne.n	80028c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	2203      	movs	r2, #3
 800286a:	fa02 f303 	lsl.w	r3, r2, r3
 800286e:	43db      	mvns	r3, r3
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	4013      	ands	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	68da      	ldr	r2, [r3, #12]
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	69ba      	ldr	r2, [r7, #24]
 8002884:	4313      	orrs	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002894:	2201      	movs	r2, #1
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	43db      	mvns	r3, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	091b      	lsrs	r3, r3, #4
 80028aa:	f003 0201 	and.w	r2, r3, #1
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	69ba      	ldr	r2, [r7, #24]
 80028be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	f003 0303 	and.w	r3, r3, #3
 80028c8:	2b03      	cmp	r3, #3
 80028ca:	d017      	beq.n	80028fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	2203      	movs	r2, #3
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	43db      	mvns	r3, r3
 80028de:	69ba      	ldr	r2, [r7, #24]
 80028e0:	4013      	ands	r3, r2
 80028e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4313      	orrs	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 0303 	and.w	r3, r3, #3
 8002904:	2b02      	cmp	r3, #2
 8002906:	d123      	bne.n	8002950 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	08da      	lsrs	r2, r3, #3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	3208      	adds	r2, #8
 8002910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002914:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	009b      	lsls	r3, r3, #2
 800291e:	220f      	movs	r2, #15
 8002920:	fa02 f303 	lsl.w	r3, r2, r3
 8002924:	43db      	mvns	r3, r3
 8002926:	69ba      	ldr	r2, [r7, #24]
 8002928:	4013      	ands	r3, r2
 800292a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	691a      	ldr	r2, [r3, #16]
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	009b      	lsls	r3, r3, #2
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	4313      	orrs	r3, r2
 8002940:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002942:	69fb      	ldr	r3, [r7, #28]
 8002944:	08da      	lsrs	r2, r3, #3
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3208      	adds	r2, #8
 800294a:	69b9      	ldr	r1, [r7, #24]
 800294c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	2203      	movs	r2, #3
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4013      	ands	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	f003 0203 	and.w	r2, r3, #3
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	4313      	orrs	r3, r2
 800297c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800298c:	2b00      	cmp	r3, #0
 800298e:	f000 80a2 	beq.w	8002ad6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]
 8002996:	4b57      	ldr	r3, [pc, #348]	; (8002af4 <HAL_GPIO_Init+0x2e8>)
 8002998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299a:	4a56      	ldr	r2, [pc, #344]	; (8002af4 <HAL_GPIO_Init+0x2e8>)
 800299c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029a0:	6453      	str	r3, [r2, #68]	; 0x44
 80029a2:	4b54      	ldr	r3, [pc, #336]	; (8002af4 <HAL_GPIO_Init+0x2e8>)
 80029a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80029ae:	4a52      	ldr	r2, [pc, #328]	; (8002af8 <HAL_GPIO_Init+0x2ec>)
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	089b      	lsrs	r3, r3, #2
 80029b4:	3302      	adds	r3, #2
 80029b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f003 0303 	and.w	r3, r3, #3
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	220f      	movs	r2, #15
 80029c6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ca:	43db      	mvns	r3, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4013      	ands	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a49      	ldr	r2, [pc, #292]	; (8002afc <HAL_GPIO_Init+0x2f0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d019      	beq.n	8002a0e <HAL_GPIO_Init+0x202>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a48      	ldr	r2, [pc, #288]	; (8002b00 <HAL_GPIO_Init+0x2f4>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d013      	beq.n	8002a0a <HAL_GPIO_Init+0x1fe>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a47      	ldr	r2, [pc, #284]	; (8002b04 <HAL_GPIO_Init+0x2f8>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d00d      	beq.n	8002a06 <HAL_GPIO_Init+0x1fa>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	4a46      	ldr	r2, [pc, #280]	; (8002b08 <HAL_GPIO_Init+0x2fc>)
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d007      	beq.n	8002a02 <HAL_GPIO_Init+0x1f6>
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a45      	ldr	r2, [pc, #276]	; (8002b0c <HAL_GPIO_Init+0x300>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d101      	bne.n	80029fe <HAL_GPIO_Init+0x1f2>
 80029fa:	2304      	movs	r3, #4
 80029fc:	e008      	b.n	8002a10 <HAL_GPIO_Init+0x204>
 80029fe:	2307      	movs	r3, #7
 8002a00:	e006      	b.n	8002a10 <HAL_GPIO_Init+0x204>
 8002a02:	2303      	movs	r3, #3
 8002a04:	e004      	b.n	8002a10 <HAL_GPIO_Init+0x204>
 8002a06:	2302      	movs	r3, #2
 8002a08:	e002      	b.n	8002a10 <HAL_GPIO_Init+0x204>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <HAL_GPIO_Init+0x204>
 8002a0e:	2300      	movs	r3, #0
 8002a10:	69fa      	ldr	r2, [r7, #28]
 8002a12:	f002 0203 	and.w	r2, r2, #3
 8002a16:	0092      	lsls	r2, r2, #2
 8002a18:	4093      	lsls	r3, r2
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a20:	4935      	ldr	r1, [pc, #212]	; (8002af8 <HAL_GPIO_Init+0x2ec>)
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	089b      	lsrs	r3, r3, #2
 8002a26:	3302      	adds	r3, #2
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a2e:	4b38      	ldr	r3, [pc, #224]	; (8002b10 <HAL_GPIO_Init+0x304>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	43db      	mvns	r3, r3
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a52:	4a2f      	ldr	r2, [pc, #188]	; (8002b10 <HAL_GPIO_Init+0x304>)
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a58:	4b2d      	ldr	r3, [pc, #180]	; (8002b10 <HAL_GPIO_Init+0x304>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	43db      	mvns	r3, r3
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	4013      	ands	r3, r2
 8002a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a7c:	4a24      	ldr	r2, [pc, #144]	; (8002b10 <HAL_GPIO_Init+0x304>)
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a82:	4b23      	ldr	r3, [pc, #140]	; (8002b10 <HAL_GPIO_Init+0x304>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002aa6:	4a1a      	ldr	r2, [pc, #104]	; (8002b10 <HAL_GPIO_Init+0x304>)
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002aac:	4b18      	ldr	r3, [pc, #96]	; (8002b10 <HAL_GPIO_Init+0x304>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ad0:	4a0f      	ldr	r2, [pc, #60]	; (8002b10 <HAL_GPIO_Init+0x304>)
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	61fb      	str	r3, [r7, #28]
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	2b0f      	cmp	r3, #15
 8002ae0:	f67f aea2 	bls.w	8002828 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ae4:	bf00      	nop
 8002ae6:	bf00      	nop
 8002ae8:	3724      	adds	r7, #36	; 0x24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800
 8002af8:	40013800 	.word	0x40013800
 8002afc:	40020000 	.word	0x40020000
 8002b00:	40020400 	.word	0x40020400
 8002b04:	40020800 	.word	0x40020800
 8002b08:	40020c00 	.word	0x40020c00
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40013c00 	.word	0x40013c00

08002b14 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002b26:	2300      	movs	r3, #0
 8002b28:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	617b      	str	r3, [r7, #20]
 8002b2e:	e0bb      	b.n	8002ca8 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b30:	2201      	movs	r2, #1
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	fa02 f303 	lsl.w	r3, r2, r3
 8002b38:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002b42:	68fa      	ldr	r2, [r7, #12]
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	f040 80ab 	bne.w	8002ca2 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002b4c:	4a5c      	ldr	r2, [pc, #368]	; (8002cc0 <HAL_GPIO_DeInit+0x1ac>)
 8002b4e:	697b      	ldr	r3, [r7, #20]
 8002b50:	089b      	lsrs	r3, r3, #2
 8002b52:	3302      	adds	r3, #2
 8002b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b58:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002b5a:	697b      	ldr	r3, [r7, #20]
 8002b5c:	f003 0303 	and.w	r3, r3, #3
 8002b60:	009b      	lsls	r3, r3, #2
 8002b62:	220f      	movs	r2, #15
 8002b64:	fa02 f303 	lsl.w	r3, r2, r3
 8002b68:	68ba      	ldr	r2, [r7, #8]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a54      	ldr	r2, [pc, #336]	; (8002cc4 <HAL_GPIO_DeInit+0x1b0>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d019      	beq.n	8002baa <HAL_GPIO_DeInit+0x96>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a53      	ldr	r2, [pc, #332]	; (8002cc8 <HAL_GPIO_DeInit+0x1b4>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d013      	beq.n	8002ba6 <HAL_GPIO_DeInit+0x92>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a52      	ldr	r2, [pc, #328]	; (8002ccc <HAL_GPIO_DeInit+0x1b8>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d00d      	beq.n	8002ba2 <HAL_GPIO_DeInit+0x8e>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a51      	ldr	r2, [pc, #324]	; (8002cd0 <HAL_GPIO_DeInit+0x1bc>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d007      	beq.n	8002b9e <HAL_GPIO_DeInit+0x8a>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a50      	ldr	r2, [pc, #320]	; (8002cd4 <HAL_GPIO_DeInit+0x1c0>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d101      	bne.n	8002b9a <HAL_GPIO_DeInit+0x86>
 8002b96:	2304      	movs	r3, #4
 8002b98:	e008      	b.n	8002bac <HAL_GPIO_DeInit+0x98>
 8002b9a:	2307      	movs	r3, #7
 8002b9c:	e006      	b.n	8002bac <HAL_GPIO_DeInit+0x98>
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e004      	b.n	8002bac <HAL_GPIO_DeInit+0x98>
 8002ba2:	2302      	movs	r3, #2
 8002ba4:	e002      	b.n	8002bac <HAL_GPIO_DeInit+0x98>
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e000      	b.n	8002bac <HAL_GPIO_DeInit+0x98>
 8002baa:	2300      	movs	r3, #0
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	f002 0203 	and.w	r2, r2, #3
 8002bb2:	0092      	lsls	r2, r2, #2
 8002bb4:	4093      	lsls	r3, r2
 8002bb6:	68ba      	ldr	r2, [r7, #8]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d132      	bne.n	8002c22 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002bbc:	4b46      	ldr	r3, [pc, #280]	; (8002cd8 <HAL_GPIO_DeInit+0x1c4>)
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	4944      	ldr	r1, [pc, #272]	; (8002cd8 <HAL_GPIO_DeInit+0x1c4>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002bca:	4b43      	ldr	r3, [pc, #268]	; (8002cd8 <HAL_GPIO_DeInit+0x1c4>)
 8002bcc:	685a      	ldr	r2, [r3, #4]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	43db      	mvns	r3, r3
 8002bd2:	4941      	ldr	r1, [pc, #260]	; (8002cd8 <HAL_GPIO_DeInit+0x1c4>)
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002bd8:	4b3f      	ldr	r3, [pc, #252]	; (8002cd8 <HAL_GPIO_DeInit+0x1c4>)
 8002bda:	68da      	ldr	r2, [r3, #12]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	43db      	mvns	r3, r3
 8002be0:	493d      	ldr	r1, [pc, #244]	; (8002cd8 <HAL_GPIO_DeInit+0x1c4>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002be6:	4b3c      	ldr	r3, [pc, #240]	; (8002cd8 <HAL_GPIO_DeInit+0x1c4>)
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	43db      	mvns	r3, r3
 8002bee:	493a      	ldr	r1, [pc, #232]	; (8002cd8 <HAL_GPIO_DeInit+0x1c4>)
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f003 0303 	and.w	r3, r3, #3
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	220f      	movs	r2, #15
 8002bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002c02:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002c04:	4a2e      	ldr	r2, [pc, #184]	; (8002cc0 <HAL_GPIO_DeInit+0x1ac>)
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	089b      	lsrs	r3, r3, #2
 8002c0a:	3302      	adds	r3, #2
 8002c0c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	43da      	mvns	r2, r3
 8002c14:	482a      	ldr	r0, [pc, #168]	; (8002cc0 <HAL_GPIO_DeInit+0x1ac>)
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	089b      	lsrs	r3, r3, #2
 8002c1a:	400a      	ands	r2, r1
 8002c1c:	3302      	adds	r3, #2
 8002c1e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681a      	ldr	r2, [r3, #0]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	2103      	movs	r1, #3
 8002c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c30:	43db      	mvns	r3, r3
 8002c32:	401a      	ands	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c38:	697b      	ldr	r3, [r7, #20]
 8002c3a:	08da      	lsrs	r2, r3, #3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	3208      	adds	r2, #8
 8002c40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	220f      	movs	r2, #15
 8002c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c52:	43db      	mvns	r3, r3
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	08d2      	lsrs	r2, r2, #3
 8002c58:	4019      	ands	r1, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	3208      	adds	r2, #8
 8002c5e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	005b      	lsls	r3, r3, #1
 8002c6a:	2103      	movs	r1, #3
 8002c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	401a      	ands	r2, r3
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685a      	ldr	r2, [r3, #4]
 8002c7c:	2101      	movs	r1, #1
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	fa01 f303 	lsl.w	r3, r1, r3
 8002c84:	43db      	mvns	r3, r3
 8002c86:	401a      	ands	r2, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	2103      	movs	r1, #3
 8002c96:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9a:	43db      	mvns	r3, r3
 8002c9c:	401a      	ands	r2, r3
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	617b      	str	r3, [r7, #20]
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	2b0f      	cmp	r3, #15
 8002cac:	f67f af40 	bls.w	8002b30 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002cb0:	bf00      	nop
 8002cb2:	bf00      	nop
 8002cb4:	371c      	adds	r7, #28
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
 8002cbe:	bf00      	nop
 8002cc0:	40013800 	.word	0x40013800
 8002cc4:	40020000 	.word	0x40020000
 8002cc8:	40020400 	.word	0x40020400
 8002ccc:	40020800 	.word	0x40020800
 8002cd0:	40020c00 	.word	0x40020c00
 8002cd4:	40021000 	.word	0x40021000
 8002cd8:	40013c00 	.word	0x40013c00

08002cdc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	691a      	ldr	r2, [r3, #16]
 8002cec:	887b      	ldrh	r3, [r7, #2]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d002      	beq.n	8002cfa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	73fb      	strb	r3, [r7, #15]
 8002cf8:	e001      	b.n	8002cfe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3714      	adds	r7, #20
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	807b      	strh	r3, [r7, #2]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d1c:	787b      	ldrb	r3, [r7, #1]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d003      	beq.n	8002d2a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d22:	887a      	ldrh	r2, [r7, #2]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d28:	e003      	b.n	8002d32 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d2a:	887b      	ldrh	r3, [r7, #2]
 8002d2c:	041a      	lsls	r2, r3, #16
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	619a      	str	r2, [r3, #24]
}
 8002d32:	bf00      	nop
 8002d34:	370c      	adds	r7, #12
 8002d36:	46bd      	mov	sp, r7
 8002d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3c:	4770      	bx	lr
	...

08002d40 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	4603      	mov	r3, r0
 8002d48:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d4a:	4b08      	ldr	r3, [pc, #32]	; (8002d6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d4c:	695a      	ldr	r2, [r3, #20]
 8002d4e:	88fb      	ldrh	r3, [r7, #6]
 8002d50:	4013      	ands	r3, r2
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d006      	beq.n	8002d64 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d56:	4a05      	ldr	r2, [pc, #20]	; (8002d6c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d58:	88fb      	ldrh	r3, [r7, #6]
 8002d5a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d5c:	88fb      	ldrh	r3, [r7, #6]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7fe fbdc 	bl	800151c <HAL_GPIO_EXTI_Callback>
  }
}
 8002d64:	bf00      	nop
 8002d66:	3708      	adds	r7, #8
 8002d68:	46bd      	mov	sp, r7
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	40013c00 	.word	0x40013c00

08002d70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e12b      	b.n	8002fda <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d106      	bne.n	8002d9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7fe f99e 	bl	80010d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2224      	movs	r2, #36	; 0x24
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0201 	bic.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dc2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dd2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dd4:	f001 f858 	bl	8003e88 <HAL_RCC_GetPCLK1Freq>
 8002dd8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	4a81      	ldr	r2, [pc, #516]	; (8002fe4 <HAL_I2C_Init+0x274>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d807      	bhi.n	8002df4 <HAL_I2C_Init+0x84>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4a80      	ldr	r2, [pc, #512]	; (8002fe8 <HAL_I2C_Init+0x278>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	bf94      	ite	ls
 8002dec:	2301      	movls	r3, #1
 8002dee:	2300      	movhi	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	e006      	b.n	8002e02 <HAL_I2C_Init+0x92>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	4a7d      	ldr	r2, [pc, #500]	; (8002fec <HAL_I2C_Init+0x27c>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	bf94      	ite	ls
 8002dfc:	2301      	movls	r3, #1
 8002dfe:	2300      	movhi	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e0e7      	b.n	8002fda <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	4a78      	ldr	r2, [pc, #480]	; (8002ff0 <HAL_I2C_Init+0x280>)
 8002e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e12:	0c9b      	lsrs	r3, r3, #18
 8002e14:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68ba      	ldr	r2, [r7, #8]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	4a6a      	ldr	r2, [pc, #424]	; (8002fe4 <HAL_I2C_Init+0x274>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d802      	bhi.n	8002e44 <HAL_I2C_Init+0xd4>
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	3301      	adds	r3, #1
 8002e42:	e009      	b.n	8002e58 <HAL_I2C_Init+0xe8>
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e4a:	fb02 f303 	mul.w	r3, r2, r3
 8002e4e:	4a69      	ldr	r2, [pc, #420]	; (8002ff4 <HAL_I2C_Init+0x284>)
 8002e50:	fba2 2303 	umull	r2, r3, r2, r3
 8002e54:	099b      	lsrs	r3, r3, #6
 8002e56:	3301      	adds	r3, #1
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	6812      	ldr	r2, [r2, #0]
 8002e5c:	430b      	orrs	r3, r1
 8002e5e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e6a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	495c      	ldr	r1, [pc, #368]	; (8002fe4 <HAL_I2C_Init+0x274>)
 8002e74:	428b      	cmp	r3, r1
 8002e76:	d819      	bhi.n	8002eac <HAL_I2C_Init+0x13c>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	1e59      	subs	r1, r3, #1
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e86:	1c59      	adds	r1, r3, #1
 8002e88:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e8c:	400b      	ands	r3, r1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00a      	beq.n	8002ea8 <HAL_I2C_Init+0x138>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	1e59      	subs	r1, r3, #1
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea6:	e051      	b.n	8002f4c <HAL_I2C_Init+0x1dc>
 8002ea8:	2304      	movs	r3, #4
 8002eaa:	e04f      	b.n	8002f4c <HAL_I2C_Init+0x1dc>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d111      	bne.n	8002ed8 <HAL_I2C_Init+0x168>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	1e58      	subs	r0, r3, #1
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6859      	ldr	r1, [r3, #4]
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	440b      	add	r3, r1
 8002ec2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	bf0c      	ite	eq
 8002ed0:	2301      	moveq	r3, #1
 8002ed2:	2300      	movne	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	e012      	b.n	8002efe <HAL_I2C_Init+0x18e>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	1e58      	subs	r0, r3, #1
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6859      	ldr	r1, [r3, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	0099      	lsls	r1, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eee:	3301      	adds	r3, #1
 8002ef0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	bf0c      	ite	eq
 8002ef8:	2301      	moveq	r3, #1
 8002efa:	2300      	movne	r3, #0
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_I2C_Init+0x196>
 8002f02:	2301      	movs	r3, #1
 8002f04:	e022      	b.n	8002f4c <HAL_I2C_Init+0x1dc>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10e      	bne.n	8002f2c <HAL_I2C_Init+0x1bc>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	1e58      	subs	r0, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6859      	ldr	r1, [r3, #4]
 8002f16:	460b      	mov	r3, r1
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	440b      	add	r3, r1
 8002f1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f20:	3301      	adds	r3, #1
 8002f22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f2a:	e00f      	b.n	8002f4c <HAL_I2C_Init+0x1dc>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1e58      	subs	r0, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6859      	ldr	r1, [r3, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	0099      	lsls	r1, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f42:	3301      	adds	r3, #1
 8002f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	6809      	ldr	r1, [r1, #0]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	69da      	ldr	r2, [r3, #28]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	431a      	orrs	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6911      	ldr	r1, [r2, #16]
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	68d2      	ldr	r2, [r2, #12]
 8002f86:	4311      	orrs	r1, r2
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6812      	ldr	r2, [r2, #0]
 8002f8c:	430b      	orrs	r3, r1
 8002f8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	695a      	ldr	r2, [r3, #20]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	000186a0 	.word	0x000186a0
 8002fe8:	001e847f 	.word	0x001e847f
 8002fec:	003d08ff 	.word	0x003d08ff
 8002ff0:	431bde83 	.word	0x431bde83
 8002ff4:	10624dd3 	.word	0x10624dd3

08002ff8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b088      	sub	sp, #32
 8002ffc:	af02      	add	r7, sp, #8
 8002ffe:	60f8      	str	r0, [r7, #12]
 8003000:	4608      	mov	r0, r1
 8003002:	4611      	mov	r1, r2
 8003004:	461a      	mov	r2, r3
 8003006:	4603      	mov	r3, r0
 8003008:	817b      	strh	r3, [r7, #10]
 800300a:	460b      	mov	r3, r1
 800300c:	813b      	strh	r3, [r7, #8]
 800300e:	4613      	mov	r3, r2
 8003010:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003012:	f7ff f9f5 	bl	8002400 <HAL_GetTick>
 8003016:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b20      	cmp	r3, #32
 8003022:	f040 80d9 	bne.w	80031d8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	9300      	str	r3, [sp, #0]
 800302a:	2319      	movs	r3, #25
 800302c:	2201      	movs	r2, #1
 800302e:	496d      	ldr	r1, [pc, #436]	; (80031e4 <HAL_I2C_Mem_Write+0x1ec>)
 8003030:	68f8      	ldr	r0, [r7, #12]
 8003032:	f000 f971 	bl	8003318 <I2C_WaitOnFlagUntilTimeout>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800303c:	2302      	movs	r3, #2
 800303e:	e0cc      	b.n	80031da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003046:	2b01      	cmp	r3, #1
 8003048:	d101      	bne.n	800304e <HAL_I2C_Mem_Write+0x56>
 800304a:	2302      	movs	r3, #2
 800304c:	e0c5      	b.n	80031da <HAL_I2C_Mem_Write+0x1e2>
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0301 	and.w	r3, r3, #1
 8003060:	2b01      	cmp	r3, #1
 8003062:	d007      	beq.n	8003074 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f042 0201 	orr.w	r2, r2, #1
 8003072:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	681a      	ldr	r2, [r3, #0]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003082:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2221      	movs	r2, #33	; 0x21
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2240      	movs	r2, #64	; 0x40
 8003090:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	6a3a      	ldr	r2, [r7, #32]
 800309e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030a4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030aa:	b29a      	uxth	r2, r3
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	4a4d      	ldr	r2, [pc, #308]	; (80031e8 <HAL_I2C_Mem_Write+0x1f0>)
 80030b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030b6:	88f8      	ldrh	r0, [r7, #6]
 80030b8:	893a      	ldrh	r2, [r7, #8]
 80030ba:	8979      	ldrh	r1, [r7, #10]
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	9301      	str	r3, [sp, #4]
 80030c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030c2:	9300      	str	r3, [sp, #0]
 80030c4:	4603      	mov	r3, r0
 80030c6:	68f8      	ldr	r0, [r7, #12]
 80030c8:	f000 f890 	bl	80031ec <I2C_RequestMemoryWrite>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d052      	beq.n	8003178 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e081      	b.n	80031da <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	f000 f9f2 	bl	80034c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80030e0:	4603      	mov	r3, r0
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00d      	beq.n	8003102 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	2b04      	cmp	r3, #4
 80030ec:	d107      	bne.n	80030fe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030fc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e06b      	b.n	80031da <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003106:	781a      	ldrb	r2, [r3, #0]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003112:	1c5a      	adds	r2, r3, #1
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800311c:	3b01      	subs	r3, #1
 800311e:	b29a      	uxth	r2, r3
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003128:	b29b      	uxth	r3, r3
 800312a:	3b01      	subs	r3, #1
 800312c:	b29a      	uxth	r2, r3
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	f003 0304 	and.w	r3, r3, #4
 800313c:	2b04      	cmp	r3, #4
 800313e:	d11b      	bne.n	8003178 <HAL_I2C_Mem_Write+0x180>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003144:	2b00      	cmp	r3, #0
 8003146:	d017      	beq.n	8003178 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314c:	781a      	ldrb	r2, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003158:	1c5a      	adds	r2, r3, #1
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003162:	3b01      	subs	r3, #1
 8003164:	b29a      	uxth	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800316e:	b29b      	uxth	r3, r3
 8003170:	3b01      	subs	r3, #1
 8003172:	b29a      	uxth	r2, r3
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317c:	2b00      	cmp	r3, #0
 800317e:	d1aa      	bne.n	80030d6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003180:	697a      	ldr	r2, [r7, #20]
 8003182:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003184:	68f8      	ldr	r0, [r7, #12]
 8003186:	f000 f9de 	bl	8003546 <I2C_WaitOnBTFFlagUntilTimeout>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00d      	beq.n	80031ac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003194:	2b04      	cmp	r3, #4
 8003196:	d107      	bne.n	80031a8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031a6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031a8:	2301      	movs	r3, #1
 80031aa:	e016      	b.n	80031da <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2220      	movs	r2, #32
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80031d4:	2300      	movs	r3, #0
 80031d6:	e000      	b.n	80031da <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80031d8:	2302      	movs	r3, #2
  }
}
 80031da:	4618      	mov	r0, r3
 80031dc:	3718      	adds	r7, #24
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	00100002 	.word	0x00100002
 80031e8:	ffff0000 	.word	0xffff0000

080031ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b088      	sub	sp, #32
 80031f0:	af02      	add	r7, sp, #8
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	4608      	mov	r0, r1
 80031f6:	4611      	mov	r1, r2
 80031f8:	461a      	mov	r2, r3
 80031fa:	4603      	mov	r3, r0
 80031fc:	817b      	strh	r3, [r7, #10]
 80031fe:	460b      	mov	r3, r1
 8003200:	813b      	strh	r3, [r7, #8]
 8003202:	4613      	mov	r3, r2
 8003204:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003214:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	6a3b      	ldr	r3, [r7, #32]
 800321c:	2200      	movs	r2, #0
 800321e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003222:	68f8      	ldr	r0, [r7, #12]
 8003224:	f000 f878 	bl	8003318 <I2C_WaitOnFlagUntilTimeout>
 8003228:	4603      	mov	r3, r0
 800322a:	2b00      	cmp	r3, #0
 800322c:	d00d      	beq.n	800324a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003238:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800323c:	d103      	bne.n	8003246 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003244:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003246:	2303      	movs	r3, #3
 8003248:	e05f      	b.n	800330a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800324a:	897b      	ldrh	r3, [r7, #10]
 800324c:	b2db      	uxtb	r3, r3
 800324e:	461a      	mov	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003258:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800325a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800325c:	6a3a      	ldr	r2, [r7, #32]
 800325e:	492d      	ldr	r1, [pc, #180]	; (8003314 <I2C_RequestMemoryWrite+0x128>)
 8003260:	68f8      	ldr	r0, [r7, #12]
 8003262:	f000 f8b0 	bl	80033c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e04c      	b.n	800330a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003270:	2300      	movs	r3, #0
 8003272:	617b      	str	r3, [r7, #20]
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	617b      	str	r3, [r7, #20]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	617b      	str	r3, [r7, #20]
 8003284:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003286:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003288:	6a39      	ldr	r1, [r7, #32]
 800328a:	68f8      	ldr	r0, [r7, #12]
 800328c:	f000 f91a 	bl	80034c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00d      	beq.n	80032b2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800329a:	2b04      	cmp	r3, #4
 800329c:	d107      	bne.n	80032ae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e02b      	b.n	800330a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032b2:	88fb      	ldrh	r3, [r7, #6]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d105      	bne.n	80032c4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032b8:	893b      	ldrh	r3, [r7, #8]
 80032ba:	b2da      	uxtb	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	611a      	str	r2, [r3, #16]
 80032c2:	e021      	b.n	8003308 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80032c4:	893b      	ldrh	r3, [r7, #8]
 80032c6:	0a1b      	lsrs	r3, r3, #8
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	b2da      	uxtb	r2, r3
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032d4:	6a39      	ldr	r1, [r7, #32]
 80032d6:	68f8      	ldr	r0, [r7, #12]
 80032d8:	f000 f8f4 	bl	80034c4 <I2C_WaitOnTXEFlagUntilTimeout>
 80032dc:	4603      	mov	r3, r0
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00d      	beq.n	80032fe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e6:	2b04      	cmp	r3, #4
 80032e8:	d107      	bne.n	80032fa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032fa:	2301      	movs	r3, #1
 80032fc:	e005      	b.n	800330a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80032fe:	893b      	ldrh	r3, [r7, #8]
 8003300:	b2da      	uxtb	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	00010002 	.word	0x00010002

08003318 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	60f8      	str	r0, [r7, #12]
 8003320:	60b9      	str	r1, [r7, #8]
 8003322:	603b      	str	r3, [r7, #0]
 8003324:	4613      	mov	r3, r2
 8003326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003328:	e025      	b.n	8003376 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003330:	d021      	beq.n	8003376 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003332:	f7ff f865 	bl	8002400 <HAL_GetTick>
 8003336:	4602      	mov	r2, r0
 8003338:	69bb      	ldr	r3, [r7, #24]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	683a      	ldr	r2, [r7, #0]
 800333e:	429a      	cmp	r2, r3
 8003340:	d302      	bcc.n	8003348 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d116      	bne.n	8003376 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	2220      	movs	r2, #32
 8003352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	2200      	movs	r2, #0
 800335a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003362:	f043 0220 	orr.w	r2, r3, #32
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e023      	b.n	80033be <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	0c1b      	lsrs	r3, r3, #16
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b01      	cmp	r3, #1
 800337e:	d10d      	bne.n	800339c <I2C_WaitOnFlagUntilTimeout+0x84>
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	43da      	mvns	r2, r3
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	4013      	ands	r3, r2
 800338c:	b29b      	uxth	r3, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	bf0c      	ite	eq
 8003392:	2301      	moveq	r3, #1
 8003394:	2300      	movne	r3, #0
 8003396:	b2db      	uxtb	r3, r3
 8003398:	461a      	mov	r2, r3
 800339a:	e00c      	b.n	80033b6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	43da      	mvns	r2, r3
 80033a4:	68bb      	ldr	r3, [r7, #8]
 80033a6:	4013      	ands	r3, r2
 80033a8:	b29b      	uxth	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	bf0c      	ite	eq
 80033ae:	2301      	moveq	r3, #1
 80033b0:	2300      	movne	r3, #0
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	461a      	mov	r2, r3
 80033b6:	79fb      	ldrb	r3, [r7, #7]
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d0b6      	beq.n	800332a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3710      	adds	r7, #16
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b084      	sub	sp, #16
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	60f8      	str	r0, [r7, #12]
 80033ce:	60b9      	str	r1, [r7, #8]
 80033d0:	607a      	str	r2, [r7, #4]
 80033d2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80033d4:	e051      	b.n	800347a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	695b      	ldr	r3, [r3, #20]
 80033dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80033e4:	d123      	bne.n	800342e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681a      	ldr	r2, [r3, #0]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033f4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80033fe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2200      	movs	r2, #0
 8003404:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2220      	movs	r2, #32
 800340a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341a:	f043 0204 	orr.w	r2, r3, #4
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e046      	b.n	80034bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003434:	d021      	beq.n	800347a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003436:	f7fe ffe3 	bl	8002400 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	687a      	ldr	r2, [r7, #4]
 8003442:	429a      	cmp	r2, r3
 8003444:	d302      	bcc.n	800344c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d116      	bne.n	800347a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2220      	movs	r2, #32
 8003456:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	f043 0220 	orr.w	r2, r3, #32
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e020      	b.n	80034bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	0c1b      	lsrs	r3, r3, #16
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b01      	cmp	r3, #1
 8003482:	d10c      	bne.n	800349e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	43da      	mvns	r2, r3
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	4013      	ands	r3, r2
 8003490:	b29b      	uxth	r3, r3
 8003492:	2b00      	cmp	r3, #0
 8003494:	bf14      	ite	ne
 8003496:	2301      	movne	r3, #1
 8003498:	2300      	moveq	r3, #0
 800349a:	b2db      	uxtb	r3, r3
 800349c:	e00b      	b.n	80034b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	699b      	ldr	r3, [r3, #24]
 80034a4:	43da      	mvns	r2, r3
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	4013      	ands	r3, r2
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	bf14      	ite	ne
 80034b0:	2301      	movne	r3, #1
 80034b2:	2300      	moveq	r3, #0
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d18d      	bne.n	80033d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3710      	adds	r7, #16
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80034d0:	e02d      	b.n	800352e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f000 f878 	bl	80035c8 <I2C_IsAcknowledgeFailed>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d001      	beq.n	80034e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e02d      	b.n	800353e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e8:	d021      	beq.n	800352e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ea:	f7fe ff89 	bl	8002400 <HAL_GetTick>
 80034ee:	4602      	mov	r2, r0
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	68ba      	ldr	r2, [r7, #8]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d302      	bcc.n	8003500 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d116      	bne.n	800352e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2220      	movs	r2, #32
 800350a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351a:	f043 0220 	orr.w	r2, r3, #32
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	2200      	movs	r2, #0
 8003526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e007      	b.n	800353e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	695b      	ldr	r3, [r3, #20]
 8003534:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003538:	2b80      	cmp	r3, #128	; 0x80
 800353a:	d1ca      	bne.n	80034d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800353c:	2300      	movs	r3, #0
}
 800353e:	4618      	mov	r0, r3
 8003540:	3710      	adds	r7, #16
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}

08003546 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003546:	b580      	push	{r7, lr}
 8003548:	b084      	sub	sp, #16
 800354a:	af00      	add	r7, sp, #0
 800354c:	60f8      	str	r0, [r7, #12]
 800354e:	60b9      	str	r1, [r7, #8]
 8003550:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003552:	e02d      	b.n	80035b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 f837 	bl	80035c8 <I2C_IsAcknowledgeFailed>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e02d      	b.n	80035c0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800356a:	d021      	beq.n	80035b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800356c:	f7fe ff48 	bl	8002400 <HAL_GetTick>
 8003570:	4602      	mov	r2, r0
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	1ad3      	subs	r3, r2, r3
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	429a      	cmp	r2, r3
 800357a:	d302      	bcc.n	8003582 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d116      	bne.n	80035b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2220      	movs	r2, #32
 800358c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359c:	f043 0220 	orr.w	r2, r3, #32
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e007      	b.n	80035c0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	f003 0304 	and.w	r3, r3, #4
 80035ba:	2b04      	cmp	r3, #4
 80035bc:	d1ca      	bne.n	8003554 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3710      	adds	r7, #16
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035de:	d11b      	bne.n	8003618 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80035e8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2200      	movs	r2, #0
 80035ee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2220      	movs	r2, #32
 80035f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003604:	f043 0204 	orr.w	r2, r3, #4
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e000      	b.n	800361a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	4618      	mov	r0, r3
 800361c:	370c      	adds	r7, #12
 800361e:	46bd      	mov	sp, r7
 8003620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003624:	4770      	bx	lr
	...

08003628 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e267      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d075      	beq.n	8003732 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003646:	4b88      	ldr	r3, [pc, #544]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f003 030c 	and.w	r3, r3, #12
 800364e:	2b04      	cmp	r3, #4
 8003650:	d00c      	beq.n	800366c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003652:	4b85      	ldr	r3, [pc, #532]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800365a:	2b08      	cmp	r3, #8
 800365c:	d112      	bne.n	8003684 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800365e:	4b82      	ldr	r3, [pc, #520]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003666:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800366a:	d10b      	bne.n	8003684 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800366c:	4b7e      	ldr	r3, [pc, #504]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d05b      	beq.n	8003730 <HAL_RCC_OscConfig+0x108>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d157      	bne.n	8003730 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e242      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800368c:	d106      	bne.n	800369c <HAL_RCC_OscConfig+0x74>
 800368e:	4b76      	ldr	r3, [pc, #472]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a75      	ldr	r2, [pc, #468]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 8003694:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003698:	6013      	str	r3, [r2, #0]
 800369a:	e01d      	b.n	80036d8 <HAL_RCC_OscConfig+0xb0>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80036a4:	d10c      	bne.n	80036c0 <HAL_RCC_OscConfig+0x98>
 80036a6:	4b70      	ldr	r3, [pc, #448]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4a6f      	ldr	r2, [pc, #444]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80036ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036b0:	6013      	str	r3, [r2, #0]
 80036b2:	4b6d      	ldr	r3, [pc, #436]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a6c      	ldr	r2, [pc, #432]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80036b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036bc:	6013      	str	r3, [r2, #0]
 80036be:	e00b      	b.n	80036d8 <HAL_RCC_OscConfig+0xb0>
 80036c0:	4b69      	ldr	r3, [pc, #420]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a68      	ldr	r2, [pc, #416]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80036c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80036ca:	6013      	str	r3, [r2, #0]
 80036cc:	4b66      	ldr	r3, [pc, #408]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a65      	ldr	r2, [pc, #404]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80036d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80036d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d013      	beq.n	8003708 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036e0:	f7fe fe8e 	bl	8002400 <HAL_GetTick>
 80036e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036e6:	e008      	b.n	80036fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80036e8:	f7fe fe8a 	bl	8002400 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	2b64      	cmp	r3, #100	; 0x64
 80036f4:	d901      	bls.n	80036fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e207      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036fa:	4b5b      	ldr	r3, [pc, #364]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d0f0      	beq.n	80036e8 <HAL_RCC_OscConfig+0xc0>
 8003706:	e014      	b.n	8003732 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003708:	f7fe fe7a 	bl	8002400 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003710:	f7fe fe76 	bl	8002400 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b64      	cmp	r3, #100	; 0x64
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e1f3      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003722:	4b51      	ldr	r3, [pc, #324]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1f0      	bne.n	8003710 <HAL_RCC_OscConfig+0xe8>
 800372e:	e000      	b.n	8003732 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003730:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b00      	cmp	r3, #0
 800373c:	d063      	beq.n	8003806 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800373e:	4b4a      	ldr	r3, [pc, #296]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 8003740:	689b      	ldr	r3, [r3, #8]
 8003742:	f003 030c 	and.w	r3, r3, #12
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00b      	beq.n	8003762 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800374a:	4b47      	ldr	r3, [pc, #284]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 800374c:	689b      	ldr	r3, [r3, #8]
 800374e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003752:	2b08      	cmp	r3, #8
 8003754:	d11c      	bne.n	8003790 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003756:	4b44      	ldr	r3, [pc, #272]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800375e:	2b00      	cmp	r3, #0
 8003760:	d116      	bne.n	8003790 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003762:	4b41      	ldr	r3, [pc, #260]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d005      	beq.n	800377a <HAL_RCC_OscConfig+0x152>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d001      	beq.n	800377a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e1c7      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800377a:	4b3b      	ldr	r3, [pc, #236]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	4937      	ldr	r1, [pc, #220]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 800378a:	4313      	orrs	r3, r2
 800378c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800378e:	e03a      	b.n	8003806 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d020      	beq.n	80037da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003798:	4b34      	ldr	r3, [pc, #208]	; (800386c <HAL_RCC_OscConfig+0x244>)
 800379a:	2201      	movs	r2, #1
 800379c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800379e:	f7fe fe2f 	bl	8002400 <HAL_GetTick>
 80037a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a4:	e008      	b.n	80037b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037a6:	f7fe fe2b 	bl	8002400 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d901      	bls.n	80037b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e1a8      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037b8:	4b2b      	ldr	r3, [pc, #172]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0302 	and.w	r3, r3, #2
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0f0      	beq.n	80037a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c4:	4b28      	ldr	r3, [pc, #160]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	00db      	lsls	r3, r3, #3
 80037d2:	4925      	ldr	r1, [pc, #148]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80037d4:	4313      	orrs	r3, r2
 80037d6:	600b      	str	r3, [r1, #0]
 80037d8:	e015      	b.n	8003806 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037da:	4b24      	ldr	r3, [pc, #144]	; (800386c <HAL_RCC_OscConfig+0x244>)
 80037dc:	2200      	movs	r2, #0
 80037de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e0:	f7fe fe0e 	bl	8002400 <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80037e8:	f7fe fe0a 	bl	8002400 <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e187      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037fa:	4b1b      	ldr	r3, [pc, #108]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1f0      	bne.n	80037e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f003 0308 	and.w	r3, r3, #8
 800380e:	2b00      	cmp	r3, #0
 8003810:	d036      	beq.n	8003880 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d016      	beq.n	8003848 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800381a:	4b15      	ldr	r3, [pc, #84]	; (8003870 <HAL_RCC_OscConfig+0x248>)
 800381c:	2201      	movs	r2, #1
 800381e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003820:	f7fe fdee 	bl	8002400 <HAL_GetTick>
 8003824:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003826:	e008      	b.n	800383a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003828:	f7fe fdea 	bl	8002400 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b02      	cmp	r3, #2
 8003834:	d901      	bls.n	800383a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003836:	2303      	movs	r3, #3
 8003838:	e167      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800383a:	4b0b      	ldr	r3, [pc, #44]	; (8003868 <HAL_RCC_OscConfig+0x240>)
 800383c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800383e:	f003 0302 	and.w	r3, r3, #2
 8003842:	2b00      	cmp	r3, #0
 8003844:	d0f0      	beq.n	8003828 <HAL_RCC_OscConfig+0x200>
 8003846:	e01b      	b.n	8003880 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003848:	4b09      	ldr	r3, [pc, #36]	; (8003870 <HAL_RCC_OscConfig+0x248>)
 800384a:	2200      	movs	r2, #0
 800384c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800384e:	f7fe fdd7 	bl	8002400 <HAL_GetTick>
 8003852:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003854:	e00e      	b.n	8003874 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003856:	f7fe fdd3 	bl	8002400 <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d907      	bls.n	8003874 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e150      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
 8003868:	40023800 	.word	0x40023800
 800386c:	42470000 	.word	0x42470000
 8003870:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003874:	4b88      	ldr	r3, [pc, #544]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003876:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003878:	f003 0302 	and.w	r3, r3, #2
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1ea      	bne.n	8003856 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0304 	and.w	r3, r3, #4
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 8097 	beq.w	80039bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800388e:	2300      	movs	r3, #0
 8003890:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003892:	4b81      	ldr	r3, [pc, #516]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003896:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d10f      	bne.n	80038be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800389e:	2300      	movs	r3, #0
 80038a0:	60bb      	str	r3, [r7, #8]
 80038a2:	4b7d      	ldr	r3, [pc, #500]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 80038a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a6:	4a7c      	ldr	r2, [pc, #496]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 80038a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038ac:	6413      	str	r3, [r2, #64]	; 0x40
 80038ae:	4b7a      	ldr	r3, [pc, #488]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 80038b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b6:	60bb      	str	r3, [r7, #8]
 80038b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038ba:	2301      	movs	r3, #1
 80038bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038be:	4b77      	ldr	r3, [pc, #476]	; (8003a9c <HAL_RCC_OscConfig+0x474>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d118      	bne.n	80038fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ca:	4b74      	ldr	r3, [pc, #464]	; (8003a9c <HAL_RCC_OscConfig+0x474>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a73      	ldr	r2, [pc, #460]	; (8003a9c <HAL_RCC_OscConfig+0x474>)
 80038d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d6:	f7fe fd93 	bl	8002400 <HAL_GetTick>
 80038da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038dc:	e008      	b.n	80038f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038de:	f7fe fd8f 	bl	8002400 <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d901      	bls.n	80038f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e10c      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f0:	4b6a      	ldr	r3, [pc, #424]	; (8003a9c <HAL_RCC_OscConfig+0x474>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d0f0      	beq.n	80038de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d106      	bne.n	8003912 <HAL_RCC_OscConfig+0x2ea>
 8003904:	4b64      	ldr	r3, [pc, #400]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003908:	4a63      	ldr	r2, [pc, #396]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 800390a:	f043 0301 	orr.w	r3, r3, #1
 800390e:	6713      	str	r3, [r2, #112]	; 0x70
 8003910:	e01c      	b.n	800394c <HAL_RCC_OscConfig+0x324>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	2b05      	cmp	r3, #5
 8003918:	d10c      	bne.n	8003934 <HAL_RCC_OscConfig+0x30c>
 800391a:	4b5f      	ldr	r3, [pc, #380]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 800391c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800391e:	4a5e      	ldr	r2, [pc, #376]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003920:	f043 0304 	orr.w	r3, r3, #4
 8003924:	6713      	str	r3, [r2, #112]	; 0x70
 8003926:	4b5c      	ldr	r3, [pc, #368]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800392a:	4a5b      	ldr	r2, [pc, #364]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 800392c:	f043 0301 	orr.w	r3, r3, #1
 8003930:	6713      	str	r3, [r2, #112]	; 0x70
 8003932:	e00b      	b.n	800394c <HAL_RCC_OscConfig+0x324>
 8003934:	4b58      	ldr	r3, [pc, #352]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003936:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003938:	4a57      	ldr	r2, [pc, #348]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 800393a:	f023 0301 	bic.w	r3, r3, #1
 800393e:	6713      	str	r3, [r2, #112]	; 0x70
 8003940:	4b55      	ldr	r3, [pc, #340]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003942:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003944:	4a54      	ldr	r2, [pc, #336]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003946:	f023 0304 	bic.w	r3, r3, #4
 800394a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	689b      	ldr	r3, [r3, #8]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d015      	beq.n	8003980 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003954:	f7fe fd54 	bl	8002400 <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800395a:	e00a      	b.n	8003972 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800395c:	f7fe fd50 	bl	8002400 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	f241 3288 	movw	r2, #5000	; 0x1388
 800396a:	4293      	cmp	r3, r2
 800396c:	d901      	bls.n	8003972 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800396e:	2303      	movs	r3, #3
 8003970:	e0cb      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003972:	4b49      	ldr	r3, [pc, #292]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003974:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003976:	f003 0302 	and.w	r3, r3, #2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d0ee      	beq.n	800395c <HAL_RCC_OscConfig+0x334>
 800397e:	e014      	b.n	80039aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003980:	f7fe fd3e 	bl	8002400 <HAL_GetTick>
 8003984:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003986:	e00a      	b.n	800399e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003988:	f7fe fd3a 	bl	8002400 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	f241 3288 	movw	r2, #5000	; 0x1388
 8003996:	4293      	cmp	r3, r2
 8003998:	d901      	bls.n	800399e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800399a:	2303      	movs	r3, #3
 800399c:	e0b5      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800399e:	4b3e      	ldr	r3, [pc, #248]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 80039a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a2:	f003 0302 	and.w	r3, r3, #2
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1ee      	bne.n	8003988 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039aa:	7dfb      	ldrb	r3, [r7, #23]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d105      	bne.n	80039bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039b0:	4b39      	ldr	r3, [pc, #228]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 80039b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b4:	4a38      	ldr	r2, [pc, #224]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 80039b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039ba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	699b      	ldr	r3, [r3, #24]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	f000 80a1 	beq.w	8003b08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039c6:	4b34      	ldr	r3, [pc, #208]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	f003 030c 	and.w	r3, r3, #12
 80039ce:	2b08      	cmp	r3, #8
 80039d0:	d05c      	beq.n	8003a8c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	2b02      	cmp	r3, #2
 80039d8:	d141      	bne.n	8003a5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039da:	4b31      	ldr	r3, [pc, #196]	; (8003aa0 <HAL_RCC_OscConfig+0x478>)
 80039dc:	2200      	movs	r2, #0
 80039de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e0:	f7fe fd0e 	bl	8002400 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039e8:	f7fe fd0a 	bl	8002400 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b02      	cmp	r3, #2
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e087      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fa:	4b27      	ldr	r3, [pc, #156]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f0      	bne.n	80039e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	69da      	ldr	r2, [r3, #28]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a14:	019b      	lsls	r3, r3, #6
 8003a16:	431a      	orrs	r2, r3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a1c:	085b      	lsrs	r3, r3, #1
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	041b      	lsls	r3, r3, #16
 8003a22:	431a      	orrs	r2, r3
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a28:	061b      	lsls	r3, r3, #24
 8003a2a:	491b      	ldr	r1, [pc, #108]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a30:	4b1b      	ldr	r3, [pc, #108]	; (8003aa0 <HAL_RCC_OscConfig+0x478>)
 8003a32:	2201      	movs	r2, #1
 8003a34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a36:	f7fe fce3 	bl	8002400 <HAL_GetTick>
 8003a3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a3c:	e008      	b.n	8003a50 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a3e:	f7fe fcdf 	bl	8002400 <HAL_GetTick>
 8003a42:	4602      	mov	r2, r0
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	1ad3      	subs	r3, r2, r3
 8003a48:	2b02      	cmp	r3, #2
 8003a4a:	d901      	bls.n	8003a50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e05c      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a50:	4b11      	ldr	r3, [pc, #68]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d0f0      	beq.n	8003a3e <HAL_RCC_OscConfig+0x416>
 8003a5c:	e054      	b.n	8003b08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a5e:	4b10      	ldr	r3, [pc, #64]	; (8003aa0 <HAL_RCC_OscConfig+0x478>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a64:	f7fe fccc 	bl	8002400 <HAL_GetTick>
 8003a68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6a:	e008      	b.n	8003a7e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a6c:	f7fe fcc8 	bl	8002400 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d901      	bls.n	8003a7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003a7a:	2303      	movs	r3, #3
 8003a7c:	e045      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a7e:	4b06      	ldr	r3, [pc, #24]	; (8003a98 <HAL_RCC_OscConfig+0x470>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d1f0      	bne.n	8003a6c <HAL_RCC_OscConfig+0x444>
 8003a8a:	e03d      	b.n	8003b08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d107      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e038      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
 8003a98:	40023800 	.word	0x40023800
 8003a9c:	40007000 	.word	0x40007000
 8003aa0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003aa4:	4b1b      	ldr	r3, [pc, #108]	; (8003b14 <HAL_RCC_OscConfig+0x4ec>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	699b      	ldr	r3, [r3, #24]
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d028      	beq.n	8003b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d121      	bne.n	8003b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d11a      	bne.n	8003b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ace:	68fa      	ldr	r2, [r7, #12]
 8003ad0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ada:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d111      	bne.n	8003b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aea:	085b      	lsrs	r3, r3, #1
 8003aec:	3b01      	subs	r3, #1
 8003aee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d107      	bne.n	8003b04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003afe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b00:	429a      	cmp	r2, r3
 8003b02:	d001      	beq.n	8003b08 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e000      	b.n	8003b0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3718      	adds	r7, #24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
 8003b12:	bf00      	nop
 8003b14:	40023800 	.word	0x40023800

08003b18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d101      	bne.n	8003b2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e0cc      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b2c:	4b68      	ldr	r3, [pc, #416]	; (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	429a      	cmp	r2, r3
 8003b38:	d90c      	bls.n	8003b54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b3a:	4b65      	ldr	r3, [pc, #404]	; (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b3c:	683a      	ldr	r2, [r7, #0]
 8003b3e:	b2d2      	uxtb	r2, r2
 8003b40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b42:	4b63      	ldr	r3, [pc, #396]	; (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f003 0307 	and.w	r3, r3, #7
 8003b4a:	683a      	ldr	r2, [r7, #0]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d001      	beq.n	8003b54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	e0b8      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0302 	and.w	r3, r3, #2
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d020      	beq.n	8003ba2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0304 	and.w	r3, r3, #4
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d005      	beq.n	8003b78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003b6c:	4b59      	ldr	r3, [pc, #356]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	4a58      	ldr	r2, [pc, #352]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003b76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	f003 0308 	and.w	r3, r3, #8
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d005      	beq.n	8003b90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003b84:	4b53      	ldr	r3, [pc, #332]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b86:	689b      	ldr	r3, [r3, #8]
 8003b88:	4a52      	ldr	r2, [pc, #328]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003b8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b90:	4b50      	ldr	r3, [pc, #320]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	494d      	ldr	r1, [pc, #308]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d044      	beq.n	8003c38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d107      	bne.n	8003bc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003bb6:	4b47      	ldr	r3, [pc, #284]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d119      	bne.n	8003bf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e07f      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d003      	beq.n	8003bd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003bd2:	2b03      	cmp	r3, #3
 8003bd4:	d107      	bne.n	8003be6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bd6:	4b3f      	ldr	r3, [pc, #252]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d109      	bne.n	8003bf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e06f      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003be6:	4b3b      	ldr	r3, [pc, #236]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d101      	bne.n	8003bf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e067      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003bf6:	4b37      	ldr	r3, [pc, #220]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f023 0203 	bic.w	r2, r3, #3
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	4934      	ldr	r1, [pc, #208]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c04:	4313      	orrs	r3, r2
 8003c06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c08:	f7fe fbfa 	bl	8002400 <HAL_GetTick>
 8003c0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c0e:	e00a      	b.n	8003c26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c10:	f7fe fbf6 	bl	8002400 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e04f      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c26:	4b2b      	ldr	r3, [pc, #172]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	f003 020c 	and.w	r2, r3, #12
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d1eb      	bne.n	8003c10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c38:	4b25      	ldr	r3, [pc, #148]	; (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f003 0307 	and.w	r3, r3, #7
 8003c40:	683a      	ldr	r2, [r7, #0]
 8003c42:	429a      	cmp	r2, r3
 8003c44:	d20c      	bcs.n	8003c60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c46:	4b22      	ldr	r3, [pc, #136]	; (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c48:	683a      	ldr	r2, [r7, #0]
 8003c4a:	b2d2      	uxtb	r2, r2
 8003c4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c4e:	4b20      	ldr	r3, [pc, #128]	; (8003cd0 <HAL_RCC_ClockConfig+0x1b8>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0307 	and.w	r3, r3, #7
 8003c56:	683a      	ldr	r2, [r7, #0]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d001      	beq.n	8003c60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003c5c:	2301      	movs	r3, #1
 8003c5e:	e032      	b.n	8003cc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0304 	and.w	r3, r3, #4
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d008      	beq.n	8003c7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003c6c:	4b19      	ldr	r3, [pc, #100]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	4916      	ldr	r1, [pc, #88]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0308 	and.w	r3, r3, #8
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d009      	beq.n	8003c9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003c8a:	4b12      	ldr	r3, [pc, #72]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	00db      	lsls	r3, r3, #3
 8003c98:	490e      	ldr	r1, [pc, #56]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003c9e:	f000 f821 	bl	8003ce4 <HAL_RCC_GetSysClockFreq>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	4b0b      	ldr	r3, [pc, #44]	; (8003cd4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	091b      	lsrs	r3, r3, #4
 8003caa:	f003 030f 	and.w	r3, r3, #15
 8003cae:	490a      	ldr	r1, [pc, #40]	; (8003cd8 <HAL_RCC_ClockConfig+0x1c0>)
 8003cb0:	5ccb      	ldrb	r3, [r1, r3]
 8003cb2:	fa22 f303 	lsr.w	r3, r2, r3
 8003cb6:	4a09      	ldr	r2, [pc, #36]	; (8003cdc <HAL_RCC_ClockConfig+0x1c4>)
 8003cb8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003cba:	4b09      	ldr	r3, [pc, #36]	; (8003ce0 <HAL_RCC_ClockConfig+0x1c8>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fe fb5a 	bl	8002378 <HAL_InitTick>

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40023c00 	.word	0x40023c00
 8003cd4:	40023800 	.word	0x40023800
 8003cd8:	0800a250 	.word	0x0800a250
 8003cdc:	20000424 	.word	0x20000424
 8003ce0:	20000428 	.word	0x20000428

08003ce4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ce4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ce8:	b090      	sub	sp, #64	; 0x40
 8003cea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003cec:	2300      	movs	r3, #0
 8003cee:	637b      	str	r3, [r7, #52]	; 0x34
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cfc:	4b59      	ldr	r3, [pc, #356]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f003 030c 	and.w	r3, r3, #12
 8003d04:	2b08      	cmp	r3, #8
 8003d06:	d00d      	beq.n	8003d24 <HAL_RCC_GetSysClockFreq+0x40>
 8003d08:	2b08      	cmp	r3, #8
 8003d0a:	f200 80a1 	bhi.w	8003e50 <HAL_RCC_GetSysClockFreq+0x16c>
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d002      	beq.n	8003d18 <HAL_RCC_GetSysClockFreq+0x34>
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d003      	beq.n	8003d1e <HAL_RCC_GetSysClockFreq+0x3a>
 8003d16:	e09b      	b.n	8003e50 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d18:	4b53      	ldr	r3, [pc, #332]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x184>)
 8003d1a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003d1c:	e09b      	b.n	8003e56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d1e:	4b53      	ldr	r3, [pc, #332]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d20:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003d22:	e098      	b.n	8003e56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d24:	4b4f      	ldr	r3, [pc, #316]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d2c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d2e:	4b4d      	ldr	r3, [pc, #308]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d028      	beq.n	8003d8c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d3a:	4b4a      	ldr	r3, [pc, #296]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	099b      	lsrs	r3, r3, #6
 8003d40:	2200      	movs	r2, #0
 8003d42:	623b      	str	r3, [r7, #32]
 8003d44:	627a      	str	r2, [r7, #36]	; 0x24
 8003d46:	6a3b      	ldr	r3, [r7, #32]
 8003d48:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003d4c:	2100      	movs	r1, #0
 8003d4e:	4b47      	ldr	r3, [pc, #284]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d50:	fb03 f201 	mul.w	r2, r3, r1
 8003d54:	2300      	movs	r3, #0
 8003d56:	fb00 f303 	mul.w	r3, r0, r3
 8003d5a:	4413      	add	r3, r2
 8003d5c:	4a43      	ldr	r2, [pc, #268]	; (8003e6c <HAL_RCC_GetSysClockFreq+0x188>)
 8003d5e:	fba0 1202 	umull	r1, r2, r0, r2
 8003d62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003d64:	460a      	mov	r2, r1
 8003d66:	62ba      	str	r2, [r7, #40]	; 0x28
 8003d68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d6a:	4413      	add	r3, r2
 8003d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d70:	2200      	movs	r2, #0
 8003d72:	61bb      	str	r3, [r7, #24]
 8003d74:	61fa      	str	r2, [r7, #28]
 8003d76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003d7e:	f7fc ff6b 	bl	8000c58 <__aeabi_uldivmod>
 8003d82:	4602      	mov	r2, r0
 8003d84:	460b      	mov	r3, r1
 8003d86:	4613      	mov	r3, r2
 8003d88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d8a:	e053      	b.n	8003e34 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d8c:	4b35      	ldr	r3, [pc, #212]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	099b      	lsrs	r3, r3, #6
 8003d92:	2200      	movs	r2, #0
 8003d94:	613b      	str	r3, [r7, #16]
 8003d96:	617a      	str	r2, [r7, #20]
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003d9e:	f04f 0b00 	mov.w	fp, #0
 8003da2:	4652      	mov	r2, sl
 8003da4:	465b      	mov	r3, fp
 8003da6:	f04f 0000 	mov.w	r0, #0
 8003daa:	f04f 0100 	mov.w	r1, #0
 8003dae:	0159      	lsls	r1, r3, #5
 8003db0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003db4:	0150      	lsls	r0, r2, #5
 8003db6:	4602      	mov	r2, r0
 8003db8:	460b      	mov	r3, r1
 8003dba:	ebb2 080a 	subs.w	r8, r2, sl
 8003dbe:	eb63 090b 	sbc.w	r9, r3, fp
 8003dc2:	f04f 0200 	mov.w	r2, #0
 8003dc6:	f04f 0300 	mov.w	r3, #0
 8003dca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003dce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003dd2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003dd6:	ebb2 0408 	subs.w	r4, r2, r8
 8003dda:	eb63 0509 	sbc.w	r5, r3, r9
 8003dde:	f04f 0200 	mov.w	r2, #0
 8003de2:	f04f 0300 	mov.w	r3, #0
 8003de6:	00eb      	lsls	r3, r5, #3
 8003de8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003dec:	00e2      	lsls	r2, r4, #3
 8003dee:	4614      	mov	r4, r2
 8003df0:	461d      	mov	r5, r3
 8003df2:	eb14 030a 	adds.w	r3, r4, sl
 8003df6:	603b      	str	r3, [r7, #0]
 8003df8:	eb45 030b 	adc.w	r3, r5, fp
 8003dfc:	607b      	str	r3, [r7, #4]
 8003dfe:	f04f 0200 	mov.w	r2, #0
 8003e02:	f04f 0300 	mov.w	r3, #0
 8003e06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003e0a:	4629      	mov	r1, r5
 8003e0c:	028b      	lsls	r3, r1, #10
 8003e0e:	4621      	mov	r1, r4
 8003e10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003e14:	4621      	mov	r1, r4
 8003e16:	028a      	lsls	r2, r1, #10
 8003e18:	4610      	mov	r0, r2
 8003e1a:	4619      	mov	r1, r3
 8003e1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e1e:	2200      	movs	r2, #0
 8003e20:	60bb      	str	r3, [r7, #8]
 8003e22:	60fa      	str	r2, [r7, #12]
 8003e24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003e28:	f7fc ff16 	bl	8000c58 <__aeabi_uldivmod>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	460b      	mov	r3, r1
 8003e30:	4613      	mov	r3, r2
 8003e32:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e34:	4b0b      	ldr	r3, [pc, #44]	; (8003e64 <HAL_RCC_GetSysClockFreq+0x180>)
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	0c1b      	lsrs	r3, r3, #16
 8003e3a:	f003 0303 	and.w	r3, r3, #3
 8003e3e:	3301      	adds	r3, #1
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003e44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e4c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003e4e:	e002      	b.n	8003e56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003e50:	4b05      	ldr	r3, [pc, #20]	; (8003e68 <HAL_RCC_GetSysClockFreq+0x184>)
 8003e52:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003e54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3740      	adds	r7, #64	; 0x40
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003e62:	bf00      	nop
 8003e64:	40023800 	.word	0x40023800
 8003e68:	00f42400 	.word	0x00f42400
 8003e6c:	017d7840 	.word	0x017d7840

08003e70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e70:	b480      	push	{r7}
 8003e72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e74:	4b03      	ldr	r3, [pc, #12]	; (8003e84 <HAL_RCC_GetHCLKFreq+0x14>)
 8003e76:	681b      	ldr	r3, [r3, #0]
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	20000424 	.word	0x20000424

08003e88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003e8c:	f7ff fff0 	bl	8003e70 <HAL_RCC_GetHCLKFreq>
 8003e90:	4602      	mov	r2, r0
 8003e92:	4b05      	ldr	r3, [pc, #20]	; (8003ea8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	0a9b      	lsrs	r3, r3, #10
 8003e98:	f003 0307 	and.w	r3, r3, #7
 8003e9c:	4903      	ldr	r1, [pc, #12]	; (8003eac <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e9e:	5ccb      	ldrb	r3, [r1, r3]
 8003ea0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	0800a260 	.word	0x0800a260

08003eb0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003eb4:	f7ff ffdc 	bl	8003e70 <HAL_RCC_GetHCLKFreq>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	4b05      	ldr	r3, [pc, #20]	; (8003ed0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	0b5b      	lsrs	r3, r3, #13
 8003ec0:	f003 0307 	and.w	r3, r3, #7
 8003ec4:	4903      	ldr	r1, [pc, #12]	; (8003ed4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ec6:	5ccb      	ldrb	r3, [r1, r3]
 8003ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	bd80      	pop	{r7, pc}
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	0800a260 	.word	0x0800a260

08003ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e041      	b.n	8003f6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d106      	bne.n	8003f04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7fe f8d4 	bl	80020ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2202      	movs	r2, #2
 8003f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	3304      	adds	r3, #4
 8003f14:	4619      	mov	r1, r3
 8003f16:	4610      	mov	r0, r2
 8003f18:	f000 fc5e 	bl	80047d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2201      	movs	r2, #1
 8003f38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2201      	movs	r2, #1
 8003f40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2201      	movs	r2, #1
 8003f58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	4618      	mov	r0, r3
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}
	...

08003f78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b085      	sub	sp, #20
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f86:	b2db      	uxtb	r3, r3
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d001      	beq.n	8003f90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e044      	b.n	800401a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2202      	movs	r2, #2
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	68da      	ldr	r2, [r3, #12]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f042 0201 	orr.w	r2, r2, #1
 8003fa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a1e      	ldr	r2, [pc, #120]	; (8004028 <HAL_TIM_Base_Start_IT+0xb0>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d018      	beq.n	8003fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fba:	d013      	beq.n	8003fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a1a      	ldr	r2, [pc, #104]	; (800402c <HAL_TIM_Base_Start_IT+0xb4>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d00e      	beq.n	8003fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	4a19      	ldr	r2, [pc, #100]	; (8004030 <HAL_TIM_Base_Start_IT+0xb8>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d009      	beq.n	8003fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a17      	ldr	r2, [pc, #92]	; (8004034 <HAL_TIM_Base_Start_IT+0xbc>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d004      	beq.n	8003fe4 <HAL_TIM_Base_Start_IT+0x6c>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a16      	ldr	r2, [pc, #88]	; (8004038 <HAL_TIM_Base_Start_IT+0xc0>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d111      	bne.n	8004008 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2b06      	cmp	r3, #6
 8003ff4:	d010      	beq.n	8004018 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f042 0201 	orr.w	r2, r2, #1
 8004004:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004006:	e007      	b.n	8004018 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	681a      	ldr	r2, [r3, #0]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0201 	orr.w	r2, r2, #1
 8004016:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004018:	2300      	movs	r3, #0
}
 800401a:	4618      	mov	r0, r3
 800401c:	3714      	adds	r7, #20
 800401e:	46bd      	mov	sp, r7
 8004020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	40010000 	.word	0x40010000
 800402c:	40000400 	.word	0x40000400
 8004030:	40000800 	.word	0x40000800
 8004034:	40000c00 	.word	0x40000c00
 8004038:	40014000 	.word	0x40014000

0800403c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e041      	b.n	80040d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004054:	b2db      	uxtb	r3, r3
 8004056:	2b00      	cmp	r3, #0
 8004058:	d106      	bne.n	8004068 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f839 	bl	80040da <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2202      	movs	r2, #2
 800406c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3304      	adds	r3, #4
 8004078:	4619      	mov	r1, r3
 800407a:	4610      	mov	r0, r2
 800407c:	f000 fbac 	bl	80047d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2201      	movs	r2, #1
 800408c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2201      	movs	r2, #1
 8004094:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2201      	movs	r2, #1
 800409c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2201      	movs	r2, #1
 80040a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2201      	movs	r2, #1
 80040c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2201      	movs	r2, #1
 80040cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3708      	adds	r7, #8
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}

080040da <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80040da:	b480      	push	{r7}
 80040dc:	b083      	sub	sp, #12
 80040de:	af00      	add	r7, sp, #0
 80040e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80040e2:	bf00      	nop
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr
	...

080040f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d109      	bne.n	8004114 <HAL_TIM_PWM_Start+0x24>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004106:	b2db      	uxtb	r3, r3
 8004108:	2b01      	cmp	r3, #1
 800410a:	bf14      	ite	ne
 800410c:	2301      	movne	r3, #1
 800410e:	2300      	moveq	r3, #0
 8004110:	b2db      	uxtb	r3, r3
 8004112:	e022      	b.n	800415a <HAL_TIM_PWM_Start+0x6a>
 8004114:	683b      	ldr	r3, [r7, #0]
 8004116:	2b04      	cmp	r3, #4
 8004118:	d109      	bne.n	800412e <HAL_TIM_PWM_Start+0x3e>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b01      	cmp	r3, #1
 8004124:	bf14      	ite	ne
 8004126:	2301      	movne	r3, #1
 8004128:	2300      	moveq	r3, #0
 800412a:	b2db      	uxtb	r3, r3
 800412c:	e015      	b.n	800415a <HAL_TIM_PWM_Start+0x6a>
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2b08      	cmp	r3, #8
 8004132:	d109      	bne.n	8004148 <HAL_TIM_PWM_Start+0x58>
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b01      	cmp	r3, #1
 800413e:	bf14      	ite	ne
 8004140:	2301      	movne	r3, #1
 8004142:	2300      	moveq	r3, #0
 8004144:	b2db      	uxtb	r3, r3
 8004146:	e008      	b.n	800415a <HAL_TIM_PWM_Start+0x6a>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b01      	cmp	r3, #1
 8004152:	bf14      	ite	ne
 8004154:	2301      	movne	r3, #1
 8004156:	2300      	moveq	r3, #0
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b00      	cmp	r3, #0
 800415c:	d001      	beq.n	8004162 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	e068      	b.n	8004234 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d104      	bne.n	8004172 <HAL_TIM_PWM_Start+0x82>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2202      	movs	r2, #2
 800416c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004170:	e013      	b.n	800419a <HAL_TIM_PWM_Start+0xaa>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b04      	cmp	r3, #4
 8004176:	d104      	bne.n	8004182 <HAL_TIM_PWM_Start+0x92>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2202      	movs	r2, #2
 800417c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004180:	e00b      	b.n	800419a <HAL_TIM_PWM_Start+0xaa>
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	2b08      	cmp	r3, #8
 8004186:	d104      	bne.n	8004192 <HAL_TIM_PWM_Start+0xa2>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2202      	movs	r2, #2
 800418c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004190:	e003      	b.n	800419a <HAL_TIM_PWM_Start+0xaa>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2202      	movs	r2, #2
 8004196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2201      	movs	r2, #1
 80041a0:	6839      	ldr	r1, [r7, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f000 fdbe 	bl	8004d24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a23      	ldr	r2, [pc, #140]	; (800423c <HAL_TIM_PWM_Start+0x14c>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d107      	bne.n	80041c2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a1d      	ldr	r2, [pc, #116]	; (800423c <HAL_TIM_PWM_Start+0x14c>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d018      	beq.n	80041fe <HAL_TIM_PWM_Start+0x10e>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041d4:	d013      	beq.n	80041fe <HAL_TIM_PWM_Start+0x10e>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a19      	ldr	r2, [pc, #100]	; (8004240 <HAL_TIM_PWM_Start+0x150>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d00e      	beq.n	80041fe <HAL_TIM_PWM_Start+0x10e>
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a17      	ldr	r2, [pc, #92]	; (8004244 <HAL_TIM_PWM_Start+0x154>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d009      	beq.n	80041fe <HAL_TIM_PWM_Start+0x10e>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a16      	ldr	r2, [pc, #88]	; (8004248 <HAL_TIM_PWM_Start+0x158>)
 80041f0:	4293      	cmp	r3, r2
 80041f2:	d004      	beq.n	80041fe <HAL_TIM_PWM_Start+0x10e>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a14      	ldr	r2, [pc, #80]	; (800424c <HAL_TIM_PWM_Start+0x15c>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d111      	bne.n	8004222 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2b06      	cmp	r3, #6
 800420e:	d010      	beq.n	8004232 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	681a      	ldr	r2, [r3, #0]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f042 0201 	orr.w	r2, r2, #1
 800421e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004220:	e007      	b.n	8004232 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	681a      	ldr	r2, [r3, #0]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f042 0201 	orr.w	r2, r2, #1
 8004230:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004232:	2300      	movs	r3, #0
}
 8004234:	4618      	mov	r0, r3
 8004236:	3710      	adds	r7, #16
 8004238:	46bd      	mov	sp, r7
 800423a:	bd80      	pop	{r7, pc}
 800423c:	40010000 	.word	0x40010000
 8004240:	40000400 	.word	0x40000400
 8004244:	40000800 	.word	0x40000800
 8004248:	40000c00 	.word	0x40000c00
 800424c:	40014000 	.word	0x40014000

08004250 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	691b      	ldr	r3, [r3, #16]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b02      	cmp	r3, #2
 8004264:	d122      	bne.n	80042ac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68db      	ldr	r3, [r3, #12]
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b02      	cmp	r3, #2
 8004272:	d11b      	bne.n	80042ac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f06f 0202 	mvn.w	r2, #2
 800427c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	699b      	ldr	r3, [r3, #24]
 800428a:	f003 0303 	and.w	r3, r3, #3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d003      	beq.n	800429a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004292:	6878      	ldr	r0, [r7, #4]
 8004294:	f000 fa81 	bl	800479a <HAL_TIM_IC_CaptureCallback>
 8004298:	e005      	b.n	80042a6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 fa73 	bl	8004786 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 fa84 	bl	80047ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	2b04      	cmp	r3, #4
 80042b8:	d122      	bne.n	8004300 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f003 0304 	and.w	r3, r3, #4
 80042c4:	2b04      	cmp	r3, #4
 80042c6:	d11b      	bne.n	8004300 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f06f 0204 	mvn.w	r2, #4
 80042d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2202      	movs	r2, #2
 80042d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	699b      	ldr	r3, [r3, #24]
 80042de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d003      	beq.n	80042ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 fa57 	bl	800479a <HAL_TIM_IC_CaptureCallback>
 80042ec:	e005      	b.n	80042fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 fa49 	bl	8004786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042f4:	6878      	ldr	r0, [r7, #4]
 80042f6:	f000 fa5a 	bl	80047ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	f003 0308 	and.w	r3, r3, #8
 800430a:	2b08      	cmp	r3, #8
 800430c:	d122      	bne.n	8004354 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	f003 0308 	and.w	r3, r3, #8
 8004318:	2b08      	cmp	r3, #8
 800431a:	d11b      	bne.n	8004354 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f06f 0208 	mvn.w	r2, #8
 8004324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2204      	movs	r2, #4
 800432a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	69db      	ldr	r3, [r3, #28]
 8004332:	f003 0303 	and.w	r3, r3, #3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d003      	beq.n	8004342 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800433a:	6878      	ldr	r0, [r7, #4]
 800433c:	f000 fa2d 	bl	800479a <HAL_TIM_IC_CaptureCallback>
 8004340:	e005      	b.n	800434e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004342:	6878      	ldr	r0, [r7, #4]
 8004344:	f000 fa1f 	bl	8004786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f000 fa30 	bl	80047ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	f003 0310 	and.w	r3, r3, #16
 800435e:	2b10      	cmp	r3, #16
 8004360:	d122      	bne.n	80043a8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f003 0310 	and.w	r3, r3, #16
 800436c:	2b10      	cmp	r3, #16
 800436e:	d11b      	bne.n	80043a8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f06f 0210 	mvn.w	r2, #16
 8004378:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2208      	movs	r2, #8
 800437e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800438a:	2b00      	cmp	r3, #0
 800438c:	d003      	beq.n	8004396 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 fa03 	bl	800479a <HAL_TIM_IC_CaptureCallback>
 8004394:	e005      	b.n	80043a2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 f9f5 	bl	8004786 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 fa06 	bl	80047ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d10e      	bne.n	80043d4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	f003 0301 	and.w	r3, r3, #1
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d107      	bne.n	80043d4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f06f 0201 	mvn.w	r2, #1
 80043cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f9cf 	bl	8004772 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043de:	2b80      	cmp	r3, #128	; 0x80
 80043e0:	d10e      	bne.n	8004400 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043ec:	2b80      	cmp	r3, #128	; 0x80
 80043ee:	d107      	bne.n	8004400 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80043f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 fd30 	bl	8004e60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800440a:	2b40      	cmp	r3, #64	; 0x40
 800440c:	d10e      	bne.n	800442c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004418:	2b40      	cmp	r3, #64	; 0x40
 800441a:	d107      	bne.n	800442c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004426:	6878      	ldr	r0, [r7, #4]
 8004428:	f000 f9cb 	bl	80047c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	f003 0320 	and.w	r3, r3, #32
 8004436:	2b20      	cmp	r3, #32
 8004438:	d10e      	bne.n	8004458 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	f003 0320 	and.w	r3, r3, #32
 8004444:	2b20      	cmp	r3, #32
 8004446:	d107      	bne.n	8004458 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f06f 0220 	mvn.w	r2, #32
 8004450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 fcfa 	bl	8004e4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004458:	bf00      	nop
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800446c:	2300      	movs	r3, #0
 800446e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004476:	2b01      	cmp	r3, #1
 8004478:	d101      	bne.n	800447e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800447a:	2302      	movs	r3, #2
 800447c:	e0ae      	b.n	80045dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2b0c      	cmp	r3, #12
 800448a:	f200 809f 	bhi.w	80045cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800448e:	a201      	add	r2, pc, #4	; (adr r2, 8004494 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004494:	080044c9 	.word	0x080044c9
 8004498:	080045cd 	.word	0x080045cd
 800449c:	080045cd 	.word	0x080045cd
 80044a0:	080045cd 	.word	0x080045cd
 80044a4:	08004509 	.word	0x08004509
 80044a8:	080045cd 	.word	0x080045cd
 80044ac:	080045cd 	.word	0x080045cd
 80044b0:	080045cd 	.word	0x080045cd
 80044b4:	0800454b 	.word	0x0800454b
 80044b8:	080045cd 	.word	0x080045cd
 80044bc:	080045cd 	.word	0x080045cd
 80044c0:	080045cd 	.word	0x080045cd
 80044c4:	0800458b 	.word	0x0800458b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68b9      	ldr	r1, [r7, #8]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 fa02 	bl	80048d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	699a      	ldr	r2, [r3, #24]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f042 0208 	orr.w	r2, r2, #8
 80044e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	699a      	ldr	r2, [r3, #24]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0204 	bic.w	r2, r2, #4
 80044f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	6999      	ldr	r1, [r3, #24]
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	691a      	ldr	r2, [r3, #16]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	430a      	orrs	r2, r1
 8004504:	619a      	str	r2, [r3, #24]
      break;
 8004506:	e064      	b.n	80045d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	68b9      	ldr	r1, [r7, #8]
 800450e:	4618      	mov	r0, r3
 8004510:	f000 fa48 	bl	80049a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	699a      	ldr	r2, [r3, #24]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004522:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	699a      	ldr	r2, [r3, #24]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004532:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	6999      	ldr	r1, [r3, #24]
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	021a      	lsls	r2, r3, #8
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	430a      	orrs	r2, r1
 8004546:	619a      	str	r2, [r3, #24]
      break;
 8004548:	e043      	b.n	80045d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	68b9      	ldr	r1, [r7, #8]
 8004550:	4618      	mov	r0, r3
 8004552:	f000 fa93 	bl	8004a7c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	69da      	ldr	r2, [r3, #28]
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f042 0208 	orr.w	r2, r2, #8
 8004564:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	69da      	ldr	r2, [r3, #28]
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f022 0204 	bic.w	r2, r2, #4
 8004574:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	69d9      	ldr	r1, [r3, #28]
 800457c:	68bb      	ldr	r3, [r7, #8]
 800457e:	691a      	ldr	r2, [r3, #16]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	430a      	orrs	r2, r1
 8004586:	61da      	str	r2, [r3, #28]
      break;
 8004588:	e023      	b.n	80045d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	68b9      	ldr	r1, [r7, #8]
 8004590:	4618      	mov	r0, r3
 8004592:	f000 fadd 	bl	8004b50 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	69da      	ldr	r2, [r3, #28]
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80045a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	69da      	ldr	r2, [r3, #28]
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	69d9      	ldr	r1, [r3, #28]
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	021a      	lsls	r2, r3, #8
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	430a      	orrs	r2, r1
 80045c8:	61da      	str	r2, [r3, #28]
      break;
 80045ca:	e002      	b.n	80045d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80045cc:	2301      	movs	r3, #1
 80045ce:	75fb      	strb	r3, [r7, #23]
      break;
 80045d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80045da:	7dfb      	ldrb	r3, [r7, #23]
}
 80045dc:	4618      	mov	r0, r3
 80045de:	3718      	adds	r7, #24
 80045e0:	46bd      	mov	sp, r7
 80045e2:	bd80      	pop	{r7, pc}

080045e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045ee:	2300      	movs	r3, #0
 80045f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d101      	bne.n	8004600 <HAL_TIM_ConfigClockSource+0x1c>
 80045fc:	2302      	movs	r3, #2
 80045fe:	e0b4      	b.n	800476a <HAL_TIM_ConfigClockSource+0x186>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2201      	movs	r2, #1
 8004604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2202      	movs	r2, #2
 800460c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800461e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004626:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004638:	d03e      	beq.n	80046b8 <HAL_TIM_ConfigClockSource+0xd4>
 800463a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800463e:	f200 8087 	bhi.w	8004750 <HAL_TIM_ConfigClockSource+0x16c>
 8004642:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004646:	f000 8086 	beq.w	8004756 <HAL_TIM_ConfigClockSource+0x172>
 800464a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800464e:	d87f      	bhi.n	8004750 <HAL_TIM_ConfigClockSource+0x16c>
 8004650:	2b70      	cmp	r3, #112	; 0x70
 8004652:	d01a      	beq.n	800468a <HAL_TIM_ConfigClockSource+0xa6>
 8004654:	2b70      	cmp	r3, #112	; 0x70
 8004656:	d87b      	bhi.n	8004750 <HAL_TIM_ConfigClockSource+0x16c>
 8004658:	2b60      	cmp	r3, #96	; 0x60
 800465a:	d050      	beq.n	80046fe <HAL_TIM_ConfigClockSource+0x11a>
 800465c:	2b60      	cmp	r3, #96	; 0x60
 800465e:	d877      	bhi.n	8004750 <HAL_TIM_ConfigClockSource+0x16c>
 8004660:	2b50      	cmp	r3, #80	; 0x50
 8004662:	d03c      	beq.n	80046de <HAL_TIM_ConfigClockSource+0xfa>
 8004664:	2b50      	cmp	r3, #80	; 0x50
 8004666:	d873      	bhi.n	8004750 <HAL_TIM_ConfigClockSource+0x16c>
 8004668:	2b40      	cmp	r3, #64	; 0x40
 800466a:	d058      	beq.n	800471e <HAL_TIM_ConfigClockSource+0x13a>
 800466c:	2b40      	cmp	r3, #64	; 0x40
 800466e:	d86f      	bhi.n	8004750 <HAL_TIM_ConfigClockSource+0x16c>
 8004670:	2b30      	cmp	r3, #48	; 0x30
 8004672:	d064      	beq.n	800473e <HAL_TIM_ConfigClockSource+0x15a>
 8004674:	2b30      	cmp	r3, #48	; 0x30
 8004676:	d86b      	bhi.n	8004750 <HAL_TIM_ConfigClockSource+0x16c>
 8004678:	2b20      	cmp	r3, #32
 800467a:	d060      	beq.n	800473e <HAL_TIM_ConfigClockSource+0x15a>
 800467c:	2b20      	cmp	r3, #32
 800467e:	d867      	bhi.n	8004750 <HAL_TIM_ConfigClockSource+0x16c>
 8004680:	2b00      	cmp	r3, #0
 8004682:	d05c      	beq.n	800473e <HAL_TIM_ConfigClockSource+0x15a>
 8004684:	2b10      	cmp	r3, #16
 8004686:	d05a      	beq.n	800473e <HAL_TIM_ConfigClockSource+0x15a>
 8004688:	e062      	b.n	8004750 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6818      	ldr	r0, [r3, #0]
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	6899      	ldr	r1, [r3, #8]
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	685a      	ldr	r2, [r3, #4]
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	f000 fb23 	bl	8004ce4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80046ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68ba      	ldr	r2, [r7, #8]
 80046b4:	609a      	str	r2, [r3, #8]
      break;
 80046b6:	e04f      	b.n	8004758 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6818      	ldr	r0, [r3, #0]
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	6899      	ldr	r1, [r3, #8]
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685a      	ldr	r2, [r3, #4]
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	68db      	ldr	r3, [r3, #12]
 80046c8:	f000 fb0c 	bl	8004ce4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	689a      	ldr	r2, [r3, #8]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80046da:	609a      	str	r2, [r3, #8]
      break;
 80046dc:	e03c      	b.n	8004758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6818      	ldr	r0, [r3, #0]
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	6859      	ldr	r1, [r3, #4]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	68db      	ldr	r3, [r3, #12]
 80046ea:	461a      	mov	r2, r3
 80046ec:	f000 fa80 	bl	8004bf0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2150      	movs	r1, #80	; 0x50
 80046f6:	4618      	mov	r0, r3
 80046f8:	f000 fad9 	bl	8004cae <TIM_ITRx_SetConfig>
      break;
 80046fc:	e02c      	b.n	8004758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6818      	ldr	r0, [r3, #0]
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	6859      	ldr	r1, [r3, #4]
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	68db      	ldr	r3, [r3, #12]
 800470a:	461a      	mov	r2, r3
 800470c:	f000 fa9f 	bl	8004c4e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2160      	movs	r1, #96	; 0x60
 8004716:	4618      	mov	r0, r3
 8004718:	f000 fac9 	bl	8004cae <TIM_ITRx_SetConfig>
      break;
 800471c:	e01c      	b.n	8004758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6818      	ldr	r0, [r3, #0]
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	6859      	ldr	r1, [r3, #4]
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	68db      	ldr	r3, [r3, #12]
 800472a:	461a      	mov	r2, r3
 800472c:	f000 fa60 	bl	8004bf0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	2140      	movs	r1, #64	; 0x40
 8004736:	4618      	mov	r0, r3
 8004738:	f000 fab9 	bl	8004cae <TIM_ITRx_SetConfig>
      break;
 800473c:	e00c      	b.n	8004758 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4619      	mov	r1, r3
 8004748:	4610      	mov	r0, r2
 800474a:	f000 fab0 	bl	8004cae <TIM_ITRx_SetConfig>
      break;
 800474e:	e003      	b.n	8004758 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004750:	2301      	movs	r3, #1
 8004752:	73fb      	strb	r3, [r7, #15]
      break;
 8004754:	e000      	b.n	8004758 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004756:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004768:	7bfb      	ldrb	r3, [r7, #15]
}
 800476a:	4618      	mov	r0, r3
 800476c:	3710      	adds	r7, #16
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}

08004772 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004772:	b480      	push	{r7}
 8004774:	b083      	sub	sp, #12
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800477a:	bf00      	nop
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800478e:	bf00      	nop
 8004790:	370c      	adds	r7, #12
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr

0800479a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800479a:	b480      	push	{r7}
 800479c:	b083      	sub	sp, #12
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047a2:	bf00      	nop
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr

080047ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047ae:	b480      	push	{r7}
 80047b0:	b083      	sub	sp, #12
 80047b2:	af00      	add	r7, sp, #0
 80047b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047b6:	bf00      	nop
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr

080047c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047c2:	b480      	push	{r7}
 80047c4:	b083      	sub	sp, #12
 80047c6:	af00      	add	r7, sp, #0
 80047c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047ca:	bf00      	nop
 80047cc:	370c      	adds	r7, #12
 80047ce:	46bd      	mov	sp, r7
 80047d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d4:	4770      	bx	lr
	...

080047d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
 80047e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a34      	ldr	r2, [pc, #208]	; (80048bc <TIM_Base_SetConfig+0xe4>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d00f      	beq.n	8004810 <TIM_Base_SetConfig+0x38>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f6:	d00b      	beq.n	8004810 <TIM_Base_SetConfig+0x38>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a31      	ldr	r2, [pc, #196]	; (80048c0 <TIM_Base_SetConfig+0xe8>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d007      	beq.n	8004810 <TIM_Base_SetConfig+0x38>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a30      	ldr	r2, [pc, #192]	; (80048c4 <TIM_Base_SetConfig+0xec>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d003      	beq.n	8004810 <TIM_Base_SetConfig+0x38>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a2f      	ldr	r2, [pc, #188]	; (80048c8 <TIM_Base_SetConfig+0xf0>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d108      	bne.n	8004822 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004816:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	4313      	orrs	r3, r2
 8004820:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	4a25      	ldr	r2, [pc, #148]	; (80048bc <TIM_Base_SetConfig+0xe4>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d01b      	beq.n	8004862 <TIM_Base_SetConfig+0x8a>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004830:	d017      	beq.n	8004862 <TIM_Base_SetConfig+0x8a>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4a22      	ldr	r2, [pc, #136]	; (80048c0 <TIM_Base_SetConfig+0xe8>)
 8004836:	4293      	cmp	r3, r2
 8004838:	d013      	beq.n	8004862 <TIM_Base_SetConfig+0x8a>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a21      	ldr	r2, [pc, #132]	; (80048c4 <TIM_Base_SetConfig+0xec>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d00f      	beq.n	8004862 <TIM_Base_SetConfig+0x8a>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a20      	ldr	r2, [pc, #128]	; (80048c8 <TIM_Base_SetConfig+0xf0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d00b      	beq.n	8004862 <TIM_Base_SetConfig+0x8a>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a1f      	ldr	r2, [pc, #124]	; (80048cc <TIM_Base_SetConfig+0xf4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d007      	beq.n	8004862 <TIM_Base_SetConfig+0x8a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a1e      	ldr	r2, [pc, #120]	; (80048d0 <TIM_Base_SetConfig+0xf8>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d003      	beq.n	8004862 <TIM_Base_SetConfig+0x8a>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a1d      	ldr	r2, [pc, #116]	; (80048d4 <TIM_Base_SetConfig+0xfc>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d108      	bne.n	8004874 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	68fa      	ldr	r2, [r7, #12]
 8004870:	4313      	orrs	r3, r2
 8004872:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	4313      	orrs	r3, r2
 8004880:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	68fa      	ldr	r2, [r7, #12]
 8004886:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	689a      	ldr	r2, [r3, #8]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a08      	ldr	r2, [pc, #32]	; (80048bc <TIM_Base_SetConfig+0xe4>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d103      	bne.n	80048a8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	615a      	str	r2, [r3, #20]
}
 80048ae:	bf00      	nop
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	40010000 	.word	0x40010000
 80048c0:	40000400 	.word	0x40000400
 80048c4:	40000800 	.word	0x40000800
 80048c8:	40000c00 	.word	0x40000c00
 80048cc:	40014000 	.word	0x40014000
 80048d0:	40014400 	.word	0x40014400
 80048d4:	40014800 	.word	0x40014800

080048d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048d8:	b480      	push	{r7}
 80048da:	b087      	sub	sp, #28
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	f023 0201 	bic.w	r2, r3, #1
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	699b      	ldr	r3, [r3, #24]
 80048fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004906:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	f023 0303 	bic.w	r3, r3, #3
 800490e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	4313      	orrs	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800491a:	697b      	ldr	r3, [r7, #20]
 800491c:	f023 0302 	bic.w	r3, r3, #2
 8004920:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	689b      	ldr	r3, [r3, #8]
 8004926:	697a      	ldr	r2, [r7, #20]
 8004928:	4313      	orrs	r3, r2
 800492a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a1c      	ldr	r2, [pc, #112]	; (80049a0 <TIM_OC1_SetConfig+0xc8>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d10c      	bne.n	800494e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	f023 0308 	bic.w	r3, r3, #8
 800493a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	4313      	orrs	r3, r2
 8004944:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	f023 0304 	bic.w	r3, r3, #4
 800494c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a13      	ldr	r2, [pc, #76]	; (80049a0 <TIM_OC1_SetConfig+0xc8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d111      	bne.n	800497a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800495c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004964:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	695b      	ldr	r3, [r3, #20]
 800496a:	693a      	ldr	r2, [r7, #16]
 800496c:	4313      	orrs	r3, r2
 800496e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	699b      	ldr	r3, [r3, #24]
 8004974:	693a      	ldr	r2, [r7, #16]
 8004976:	4313      	orrs	r3, r2
 8004978:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	685a      	ldr	r2, [r3, #4]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	697a      	ldr	r2, [r7, #20]
 8004992:	621a      	str	r2, [r3, #32]
}
 8004994:	bf00      	nop
 8004996:	371c      	adds	r7, #28
 8004998:	46bd      	mov	sp, r7
 800499a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499e:	4770      	bx	lr
 80049a0:	40010000 	.word	0x40010000

080049a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049a4:	b480      	push	{r7}
 80049a6:	b087      	sub	sp, #28
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a1b      	ldr	r3, [r3, #32]
 80049b2:	f023 0210 	bic.w	r2, r3, #16
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6a1b      	ldr	r3, [r3, #32]
 80049be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	021b      	lsls	r3, r3, #8
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	4313      	orrs	r3, r2
 80049e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f023 0320 	bic.w	r3, r3, #32
 80049ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	011b      	lsls	r3, r3, #4
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	4313      	orrs	r3, r2
 80049fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a1e      	ldr	r2, [pc, #120]	; (8004a78 <TIM_OC2_SetConfig+0xd4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d10d      	bne.n	8004a20 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	011b      	lsls	r3, r3, #4
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a1e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a15      	ldr	r2, [pc, #84]	; (8004a78 <TIM_OC2_SetConfig+0xd4>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d113      	bne.n	8004a50 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a2e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a36:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	695b      	ldr	r3, [r3, #20]
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	685a      	ldr	r2, [r3, #4]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	621a      	str	r2, [r3, #32]
}
 8004a6a:	bf00      	nop
 8004a6c:	371c      	adds	r7, #28
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	40010000 	.word	0x40010000

08004a7c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b087      	sub	sp, #28
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a1b      	ldr	r3, [r3, #32]
 8004a8a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aaa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f023 0303 	bic.w	r3, r3, #3
 8004ab2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004abe:	697b      	ldr	r3, [r7, #20]
 8004ac0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004ac4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	021b      	lsls	r3, r3, #8
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a1d      	ldr	r2, [pc, #116]	; (8004b4c <TIM_OC3_SetConfig+0xd0>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d10d      	bne.n	8004af6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004ae0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	021b      	lsls	r3, r3, #8
 8004ae8:	697a      	ldr	r2, [r7, #20]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004aee:	697b      	ldr	r3, [r7, #20]
 8004af0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004af4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a14      	ldr	r2, [pc, #80]	; (8004b4c <TIM_OC3_SetConfig+0xd0>)
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d113      	bne.n	8004b26 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004afe:	693b      	ldr	r3, [r7, #16]
 8004b00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004b04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	695b      	ldr	r3, [r3, #20]
 8004b12:	011b      	lsls	r3, r3, #4
 8004b14:	693a      	ldr	r2, [r7, #16]
 8004b16:	4313      	orrs	r3, r2
 8004b18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	011b      	lsls	r3, r3, #4
 8004b20:	693a      	ldr	r2, [r7, #16]
 8004b22:	4313      	orrs	r3, r2
 8004b24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	697a      	ldr	r2, [r7, #20]
 8004b3e:	621a      	str	r2, [r3, #32]
}
 8004b40:	bf00      	nop
 8004b42:	371c      	adds	r7, #28
 8004b44:	46bd      	mov	sp, r7
 8004b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4a:	4770      	bx	lr
 8004b4c:	40010000 	.word	0x40010000

08004b50 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b087      	sub	sp, #28
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	685b      	ldr	r3, [r3, #4]
 8004b70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	69db      	ldr	r3, [r3, #28]
 8004b76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004b7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	021b      	lsls	r3, r3, #8
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	031b      	lsls	r3, r3, #12
 8004ba2:	693a      	ldr	r2, [r7, #16]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a10      	ldr	r2, [pc, #64]	; (8004bec <TIM_OC4_SetConfig+0x9c>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d109      	bne.n	8004bc4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004bb6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	695b      	ldr	r3, [r3, #20]
 8004bbc:	019b      	lsls	r3, r3, #6
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68fa      	ldr	r2, [r7, #12]
 8004bce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	621a      	str	r2, [r3, #32]
}
 8004bde:	bf00      	nop
 8004be0:	371c      	adds	r7, #28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	40010000 	.word	0x40010000

08004bf0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b087      	sub	sp, #28
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6a1b      	ldr	r3, [r3, #32]
 8004c00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	6a1b      	ldr	r3, [r3, #32]
 8004c06:	f023 0201 	bic.w	r2, r3, #1
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	011b      	lsls	r3, r3, #4
 8004c20:	693a      	ldr	r2, [r7, #16]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	f023 030a 	bic.w	r3, r3, #10
 8004c2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c2e:	697a      	ldr	r2, [r7, #20]
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	4313      	orrs	r3, r2
 8004c34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	697a      	ldr	r2, [r7, #20]
 8004c40:	621a      	str	r2, [r3, #32]
}
 8004c42:	bf00      	nop
 8004c44:	371c      	adds	r7, #28
 8004c46:	46bd      	mov	sp, r7
 8004c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c4c:	4770      	bx	lr

08004c4e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b087      	sub	sp, #28
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	60f8      	str	r0, [r7, #12]
 8004c56:	60b9      	str	r1, [r7, #8]
 8004c58:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	f023 0210 	bic.w	r2, r3, #16
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	699b      	ldr	r3, [r3, #24]
 8004c6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6a1b      	ldr	r3, [r3, #32]
 8004c70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	031b      	lsls	r3, r3, #12
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c8a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	011b      	lsls	r3, r3, #4
 8004c90:	693a      	ldr	r2, [r7, #16]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	693a      	ldr	r2, [r7, #16]
 8004ca0:	621a      	str	r2, [r3, #32]
}
 8004ca2:	bf00      	nop
 8004ca4:	371c      	adds	r7, #28
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr

08004cae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004cae:	b480      	push	{r7}
 8004cb0:	b085      	sub	sp, #20
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
 8004cb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004cc6:	683a      	ldr	r2, [r7, #0]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	f043 0307 	orr.w	r3, r3, #7
 8004cd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	68fa      	ldr	r2, [r7, #12]
 8004cd6:	609a      	str	r2, [r3, #8]
}
 8004cd8:	bf00      	nop
 8004cda:	3714      	adds	r7, #20
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b087      	sub	sp, #28
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
 8004cf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	021a      	lsls	r2, r3, #8
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	431a      	orrs	r2, r3
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	697a      	ldr	r2, [r7, #20]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	697a      	ldr	r2, [r7, #20]
 8004d16:	609a      	str	r2, [r3, #8]
}
 8004d18:	bf00      	nop
 8004d1a:	371c      	adds	r7, #28
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b087      	sub	sp, #28
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	f003 031f 	and.w	r3, r3, #31
 8004d36:	2201      	movs	r2, #1
 8004d38:	fa02 f303 	lsl.w	r3, r2, r3
 8004d3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a1a      	ldr	r2, [r3, #32]
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	43db      	mvns	r3, r3
 8004d46:	401a      	ands	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6a1a      	ldr	r2, [r3, #32]
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f003 031f 	and.w	r3, r3, #31
 8004d56:	6879      	ldr	r1, [r7, #4]
 8004d58:	fa01 f303 	lsl.w	r3, r1, r3
 8004d5c:	431a      	orrs	r2, r3
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	621a      	str	r2, [r3, #32]
}
 8004d62:	bf00      	nop
 8004d64:	371c      	adds	r7, #28
 8004d66:	46bd      	mov	sp, r7
 8004d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6c:	4770      	bx	lr
	...

08004d70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004d70:	b480      	push	{r7}
 8004d72:	b085      	sub	sp, #20
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
 8004d78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d101      	bne.n	8004d88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004d84:	2302      	movs	r3, #2
 8004d86:	e050      	b.n	8004e2a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2202      	movs	r2, #2
 8004d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	68fa      	ldr	r2, [r7, #12]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a1c      	ldr	r2, [pc, #112]	; (8004e38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004dc8:	4293      	cmp	r3, r2
 8004dca:	d018      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004dd4:	d013      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	4a18      	ldr	r2, [pc, #96]	; (8004e3c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d00e      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	4a16      	ldr	r2, [pc, #88]	; (8004e40 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d009      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a15      	ldr	r2, [pc, #84]	; (8004e44 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d004      	beq.n	8004dfe <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a13      	ldr	r2, [pc, #76]	; (8004e48 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d10c      	bne.n	8004e18 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e04:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68ba      	ldr	r2, [r7, #8]
 8004e16:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2200      	movs	r2, #0
 8004e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004e28:	2300      	movs	r3, #0
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	3714      	adds	r7, #20
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr
 8004e36:	bf00      	nop
 8004e38:	40010000 	.word	0x40010000
 8004e3c:	40000400 	.word	0x40000400
 8004e40:	40000800 	.word	0x40000800
 8004e44:	40000c00 	.word	0x40000c00
 8004e48:	40014000 	.word	0x40014000

08004e4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b083      	sub	sp, #12
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004e54:	bf00      	nop
 8004e56:	370c      	adds	r7, #12
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004e68:	bf00      	nop
 8004e6a:	370c      	adds	r7, #12
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e72:	4770      	bx	lr

08004e74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b082      	sub	sp, #8
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d101      	bne.n	8004e86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e03f      	b.n	8004f06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d106      	bne.n	8004ea0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004e9a:	6878      	ldr	r0, [r7, #4]
 8004e9c:	f7fd f9b0 	bl	8002200 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2224      	movs	r2, #36	; 0x24
 8004ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	68da      	ldr	r2, [r3, #12]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004eb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f000 fe17 	bl	8005aec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	691a      	ldr	r2, [r3, #16]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004ecc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	695a      	ldr	r2, [r3, #20]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004edc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	68da      	ldr	r2, [r3, #12]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004eec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2220      	movs	r2, #32
 8004ef8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2220      	movs	r2, #32
 8004f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004f04:	2300      	movs	r3, #0
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3708      	adds	r7, #8
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b082      	sub	sp, #8
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d101      	bne.n	8004f20 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e021      	b.n	8004f64 <HAL_UART_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2224      	movs	r2, #36	; 0x24
 8004f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68da      	ldr	r2, [r3, #12]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f36:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f7fd f9b1 	bl	80022a0 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_RESET;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_RESET;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3708      	adds	r7, #8
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b08a      	sub	sp, #40	; 0x28
 8004f70:	af02      	add	r7, sp, #8
 8004f72:	60f8      	str	r0, [r7, #12]
 8004f74:	60b9      	str	r1, [r7, #8]
 8004f76:	603b      	str	r3, [r7, #0]
 8004f78:	4613      	mov	r3, r2
 8004f7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b20      	cmp	r3, #32
 8004f8a:	d17c      	bne.n	8005086 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d002      	beq.n	8004f98 <HAL_UART_Transmit+0x2c>
 8004f92:	88fb      	ldrh	r3, [r7, #6]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e075      	b.n	8005088 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fa2:	2b01      	cmp	r3, #1
 8004fa4:	d101      	bne.n	8004faa <HAL_UART_Transmit+0x3e>
 8004fa6:	2302      	movs	r3, #2
 8004fa8:	e06e      	b.n	8005088 <HAL_UART_Transmit+0x11c>
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2221      	movs	r2, #33	; 0x21
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004fc0:	f7fd fa1e 	bl	8002400 <HAL_GetTick>
 8004fc4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	88fa      	ldrh	r2, [r7, #6]
 8004fca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	88fa      	ldrh	r2, [r7, #6]
 8004fd0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fda:	d108      	bne.n	8004fee <HAL_UART_Transmit+0x82>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	691b      	ldr	r3, [r3, #16]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d104      	bne.n	8004fee <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004fe8:	68bb      	ldr	r3, [r7, #8]
 8004fea:	61bb      	str	r3, [r7, #24]
 8004fec:	e003      	b.n	8004ff6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004ffe:	e02a      	b.n	8005056 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	9300      	str	r3, [sp, #0]
 8005004:	697b      	ldr	r3, [r7, #20]
 8005006:	2200      	movs	r2, #0
 8005008:	2180      	movs	r1, #128	; 0x80
 800500a:	68f8      	ldr	r0, [r7, #12]
 800500c:	f000 fb28 	bl	8005660 <UART_WaitOnFlagUntilTimeout>
 8005010:	4603      	mov	r3, r0
 8005012:	2b00      	cmp	r3, #0
 8005014:	d001      	beq.n	800501a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005016:	2303      	movs	r3, #3
 8005018:	e036      	b.n	8005088 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d10b      	bne.n	8005038 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005020:	69bb      	ldr	r3, [r7, #24]
 8005022:	881b      	ldrh	r3, [r3, #0]
 8005024:	461a      	mov	r2, r3
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800502e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005030:	69bb      	ldr	r3, [r7, #24]
 8005032:	3302      	adds	r3, #2
 8005034:	61bb      	str	r3, [r7, #24]
 8005036:	e007      	b.n	8005048 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	781a      	ldrb	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	3301      	adds	r3, #1
 8005046:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800504c:	b29b      	uxth	r3, r3
 800504e:	3b01      	subs	r3, #1
 8005050:	b29a      	uxth	r2, r3
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800505a:	b29b      	uxth	r3, r3
 800505c:	2b00      	cmp	r3, #0
 800505e:	d1cf      	bne.n	8005000 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	9300      	str	r3, [sp, #0]
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	2200      	movs	r2, #0
 8005068:	2140      	movs	r1, #64	; 0x40
 800506a:	68f8      	ldr	r0, [r7, #12]
 800506c:	f000 faf8 	bl	8005660 <UART_WaitOnFlagUntilTimeout>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e006      	b.n	8005088 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2220      	movs	r2, #32
 800507e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005082:	2300      	movs	r3, #0
 8005084:	e000      	b.n	8005088 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005086:	2302      	movs	r3, #2
  }
}
 8005088:	4618      	mov	r0, r3
 800508a:	3720      	adds	r7, #32
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	4613      	mov	r3, r2
 800509c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	2b20      	cmp	r3, #32
 80050a8:	d11d      	bne.n	80050e6 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d002      	beq.n	80050b6 <HAL_UART_Receive_IT+0x26>
 80050b0:	88fb      	ldrh	r3, [r7, #6]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e016      	b.n	80050e8 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050c0:	2b01      	cmp	r3, #1
 80050c2:	d101      	bne.n	80050c8 <HAL_UART_Receive_IT+0x38>
 80050c4:	2302      	movs	r3, #2
 80050c6:	e00f      	b.n	80050e8 <HAL_UART_Receive_IT+0x58>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2201      	movs	r2, #1
 80050cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	2200      	movs	r2, #0
 80050d4:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80050d6:	88fb      	ldrh	r3, [r7, #6]
 80050d8:	461a      	mov	r2, r3
 80050da:	68b9      	ldr	r1, [r7, #8]
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	f000 fb2d 	bl	800573c <UART_Start_Receive_IT>
 80050e2:	4603      	mov	r3, r0
 80050e4:	e000      	b.n	80050e8 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80050e6:	2302      	movs	r3, #2
  }
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3710      	adds	r7, #16
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b0ba      	sub	sp, #232	; 0xe8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	68db      	ldr	r3, [r3, #12]
 8005108:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005116:	2300      	movs	r3, #0
 8005118:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800511c:	2300      	movs	r3, #0
 800511e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800512e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005132:	2b00      	cmp	r3, #0
 8005134:	d10f      	bne.n	8005156 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800513a:	f003 0320 	and.w	r3, r3, #32
 800513e:	2b00      	cmp	r3, #0
 8005140:	d009      	beq.n	8005156 <HAL_UART_IRQHandler+0x66>
 8005142:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005146:	f003 0320 	and.w	r3, r3, #32
 800514a:	2b00      	cmp	r3, #0
 800514c:	d003      	beq.n	8005156 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f000 fc11 	bl	8005976 <UART_Receive_IT>
      return;
 8005154:	e256      	b.n	8005604 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005156:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800515a:	2b00      	cmp	r3, #0
 800515c:	f000 80de 	beq.w	800531c <HAL_UART_IRQHandler+0x22c>
 8005160:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b00      	cmp	r3, #0
 800516a:	d106      	bne.n	800517a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800516c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005170:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005174:	2b00      	cmp	r3, #0
 8005176:	f000 80d1 	beq.w	800531c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800517a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00b      	beq.n	800519e <HAL_UART_IRQHandler+0xae>
 8005186:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800518a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800518e:	2b00      	cmp	r3, #0
 8005190:	d005      	beq.n	800519e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005196:	f043 0201 	orr.w	r2, r3, #1
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800519e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051a2:	f003 0304 	and.w	r3, r3, #4
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d00b      	beq.n	80051c2 <HAL_UART_IRQHandler+0xd2>
 80051aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051ae:	f003 0301 	and.w	r3, r3, #1
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d005      	beq.n	80051c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ba:	f043 0202 	orr.w	r2, r3, #2
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80051c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051c6:	f003 0302 	and.w	r3, r3, #2
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d00b      	beq.n	80051e6 <HAL_UART_IRQHandler+0xf6>
 80051ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d005      	beq.n	80051e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051de:	f043 0204 	orr.w	r2, r3, #4
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80051e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051ea:	f003 0308 	and.w	r3, r3, #8
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d011      	beq.n	8005216 <HAL_UART_IRQHandler+0x126>
 80051f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051f6:	f003 0320 	and.w	r3, r3, #32
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d105      	bne.n	800520a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80051fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005202:	f003 0301 	and.w	r3, r3, #1
 8005206:	2b00      	cmp	r3, #0
 8005208:	d005      	beq.n	8005216 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520e:	f043 0208 	orr.w	r2, r3, #8
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521a:	2b00      	cmp	r3, #0
 800521c:	f000 81ed 	beq.w	80055fa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005220:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005224:	f003 0320 	and.w	r3, r3, #32
 8005228:	2b00      	cmp	r3, #0
 800522a:	d008      	beq.n	800523e <HAL_UART_IRQHandler+0x14e>
 800522c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005230:	f003 0320 	and.w	r3, r3, #32
 8005234:	2b00      	cmp	r3, #0
 8005236:	d002      	beq.n	800523e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 fb9c 	bl	8005976 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	695b      	ldr	r3, [r3, #20]
 8005244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005248:	2b40      	cmp	r3, #64	; 0x40
 800524a:	bf0c      	ite	eq
 800524c:	2301      	moveq	r3, #1
 800524e:	2300      	movne	r3, #0
 8005250:	b2db      	uxtb	r3, r3
 8005252:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525a:	f003 0308 	and.w	r3, r3, #8
 800525e:	2b00      	cmp	r3, #0
 8005260:	d103      	bne.n	800526a <HAL_UART_IRQHandler+0x17a>
 8005262:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005266:	2b00      	cmp	r3, #0
 8005268:	d04f      	beq.n	800530a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 faa4 	bl	80057b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	695b      	ldr	r3, [r3, #20]
 8005276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800527a:	2b40      	cmp	r3, #64	; 0x40
 800527c:	d141      	bne.n	8005302 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	3314      	adds	r3, #20
 8005284:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005288:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800528c:	e853 3f00 	ldrex	r3, [r3]
 8005290:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005294:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005298:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800529c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	3314      	adds	r3, #20
 80052a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80052aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80052ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80052b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80052ba:	e841 2300 	strex	r3, r2, [r1]
 80052be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80052c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d1d9      	bne.n	800527e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d013      	beq.n	80052fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052d6:	4a7d      	ldr	r2, [pc, #500]	; (80054cc <HAL_UART_IRQHandler+0x3dc>)
 80052d8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052de:	4618      	mov	r0, r3
 80052e0:	f7fd fa71 	bl	80027c6 <HAL_DMA_Abort_IT>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d016      	beq.n	8005318 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80052f4:	4610      	mov	r0, r2
 80052f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052f8:	e00e      	b.n	8005318 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 f99a 	bl	8005634 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005300:	e00a      	b.n	8005318 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f996 	bl	8005634 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005308:	e006      	b.n	8005318 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f992 	bl	8005634 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005316:	e170      	b.n	80055fa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005318:	bf00      	nop
    return;
 800531a:	e16e      	b.n	80055fa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005320:	2b01      	cmp	r3, #1
 8005322:	f040 814a 	bne.w	80055ba <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005326:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800532a:	f003 0310 	and.w	r3, r3, #16
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 8143 	beq.w	80055ba <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005334:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005338:	f003 0310 	and.w	r3, r3, #16
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 813c 	beq.w	80055ba <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005342:	2300      	movs	r3, #0
 8005344:	60bb      	str	r3, [r7, #8]
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	60bb      	str	r3, [r7, #8]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	60bb      	str	r3, [r7, #8]
 8005356:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005362:	2b40      	cmp	r3, #64	; 0x40
 8005364:	f040 80b4 	bne.w	80054d0 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005374:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005378:	2b00      	cmp	r3, #0
 800537a:	f000 8140 	beq.w	80055fe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005382:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005386:	429a      	cmp	r2, r3
 8005388:	f080 8139 	bcs.w	80055fe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005392:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800539e:	f000 8088 	beq.w	80054b2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	330c      	adds	r3, #12
 80053a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053b0:	e853 3f00 	ldrex	r3, [r3]
 80053b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80053b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80053c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	330c      	adds	r3, #12
 80053ca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80053ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80053d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80053da:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80053de:	e841 2300 	strex	r3, r2, [r1]
 80053e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80053e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1d9      	bne.n	80053a2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	3314      	adds	r3, #20
 80053f4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80053f8:	e853 3f00 	ldrex	r3, [r3]
 80053fc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80053fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005400:	f023 0301 	bic.w	r3, r3, #1
 8005404:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	3314      	adds	r3, #20
 800540e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005412:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005416:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005418:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800541a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800541e:	e841 2300 	strex	r3, r2, [r1]
 8005422:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005424:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1e1      	bne.n	80053ee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	3314      	adds	r3, #20
 8005430:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005432:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005434:	e853 3f00 	ldrex	r3, [r3]
 8005438:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800543a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800543c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005440:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	3314      	adds	r3, #20
 800544a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800544e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005450:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005452:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005454:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005456:	e841 2300 	strex	r3, r2, [r1]
 800545a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800545c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1e3      	bne.n	800542a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2220      	movs	r2, #32
 8005466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	330c      	adds	r3, #12
 8005476:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005478:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800547a:	e853 3f00 	ldrex	r3, [r3]
 800547e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005480:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005482:	f023 0310 	bic.w	r3, r3, #16
 8005486:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	330c      	adds	r3, #12
 8005490:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005494:	65ba      	str	r2, [r7, #88]	; 0x58
 8005496:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005498:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800549a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800549c:	e841 2300 	strex	r3, r2, [r1]
 80054a0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80054a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d1e3      	bne.n	8005470 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ac:	4618      	mov	r0, r3
 80054ae:	f7fd f91a 	bl	80026e6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054ba:	b29b      	uxth	r3, r3
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	b29b      	uxth	r3, r3
 80054c0:	4619      	mov	r1, r3
 80054c2:	6878      	ldr	r0, [r7, #4]
 80054c4:	f000 f8c0 	bl	8005648 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80054c8:	e099      	b.n	80055fe <HAL_UART_IRQHandler+0x50e>
 80054ca:	bf00      	nop
 80054cc:	0800587f 	.word	0x0800587f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054d8:	b29b      	uxth	r3, r3
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80054e4:	b29b      	uxth	r3, r3
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 808b 	beq.w	8005602 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80054ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	f000 8086 	beq.w	8005602 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	330c      	adds	r3, #12
 80054fc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005500:	e853 3f00 	ldrex	r3, [r3]
 8005504:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005506:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005508:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800550c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	330c      	adds	r3, #12
 8005516:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800551a:	647a      	str	r2, [r7, #68]	; 0x44
 800551c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005520:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005522:	e841 2300 	strex	r3, r2, [r1]
 8005526:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1e3      	bne.n	80054f6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	3314      	adds	r3, #20
 8005534:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005538:	e853 3f00 	ldrex	r3, [r3]
 800553c:	623b      	str	r3, [r7, #32]
   return(result);
 800553e:	6a3b      	ldr	r3, [r7, #32]
 8005540:	f023 0301 	bic.w	r3, r3, #1
 8005544:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3314      	adds	r3, #20
 800554e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005552:	633a      	str	r2, [r7, #48]	; 0x30
 8005554:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005556:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005558:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800555a:	e841 2300 	strex	r3, r2, [r1]
 800555e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005560:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005562:	2b00      	cmp	r3, #0
 8005564:	d1e3      	bne.n	800552e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2220      	movs	r2, #32
 800556a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	330c      	adds	r3, #12
 800557a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	e853 3f00 	ldrex	r3, [r3]
 8005582:	60fb      	str	r3, [r7, #12]
   return(result);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	f023 0310 	bic.w	r3, r3, #16
 800558a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	330c      	adds	r3, #12
 8005594:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005598:	61fa      	str	r2, [r7, #28]
 800559a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800559c:	69b9      	ldr	r1, [r7, #24]
 800559e:	69fa      	ldr	r2, [r7, #28]
 80055a0:	e841 2300 	strex	r3, r2, [r1]
 80055a4:	617b      	str	r3, [r7, #20]
   return(result);
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d1e3      	bne.n	8005574 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80055ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055b0:	4619      	mov	r1, r3
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f848 	bl	8005648 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80055b8:	e023      	b.n	8005602 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80055ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d009      	beq.n	80055da <HAL_UART_IRQHandler+0x4ea>
 80055c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d003      	beq.n	80055da <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f000 f967 	bl	80058a6 <UART_Transmit_IT>
    return;
 80055d8:	e014      	b.n	8005604 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80055da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00e      	beq.n	8005604 <HAL_UART_IRQHandler+0x514>
 80055e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d008      	beq.n	8005604 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80055f2:	6878      	ldr	r0, [r7, #4]
 80055f4:	f000 f9a7 	bl	8005946 <UART_EndTransmit_IT>
    return;
 80055f8:	e004      	b.n	8005604 <HAL_UART_IRQHandler+0x514>
    return;
 80055fa:	bf00      	nop
 80055fc:	e002      	b.n	8005604 <HAL_UART_IRQHandler+0x514>
      return;
 80055fe:	bf00      	nop
 8005600:	e000      	b.n	8005604 <HAL_UART_IRQHandler+0x514>
      return;
 8005602:	bf00      	nop
  }
}
 8005604:	37e8      	adds	r7, #232	; 0xe8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop

0800560c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005614:	bf00      	nop
 8005616:	370c      	adds	r7, #12
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr

08005620 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005620:	b480      	push	{r7}
 8005622:	b083      	sub	sp, #12
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005628:	bf00      	nop
 800562a:	370c      	adds	r7, #12
 800562c:	46bd      	mov	sp, r7
 800562e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005632:	4770      	bx	lr

08005634 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800563c:	bf00      	nop
 800563e:	370c      	adds	r7, #12
 8005640:	46bd      	mov	sp, r7
 8005642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005646:	4770      	bx	lr

08005648 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005648:	b480      	push	{r7}
 800564a:	b083      	sub	sp, #12
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
 8005650:	460b      	mov	r3, r1
 8005652:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005654:	bf00      	nop
 8005656:	370c      	adds	r7, #12
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr

08005660 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b090      	sub	sp, #64	; 0x40
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	603b      	str	r3, [r7, #0]
 800566c:	4613      	mov	r3, r2
 800566e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005670:	e050      	b.n	8005714 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005672:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005678:	d04c      	beq.n	8005714 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800567a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800567c:	2b00      	cmp	r3, #0
 800567e:	d007      	beq.n	8005690 <UART_WaitOnFlagUntilTimeout+0x30>
 8005680:	f7fc febe 	bl	8002400 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800568c:	429a      	cmp	r2, r3
 800568e:	d241      	bcs.n	8005714 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	330c      	adds	r3, #12
 8005696:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800569a:	e853 3f00 	ldrex	r3, [r3]
 800569e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80056a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	330c      	adds	r3, #12
 80056ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80056b0:	637a      	str	r2, [r7, #52]	; 0x34
 80056b2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80056b6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80056b8:	e841 2300 	strex	r3, r2, [r1]
 80056bc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80056be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1e5      	bne.n	8005690 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3314      	adds	r3, #20
 80056ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	e853 3f00 	ldrex	r3, [r3]
 80056d2:	613b      	str	r3, [r7, #16]
   return(result);
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	f023 0301 	bic.w	r3, r3, #1
 80056da:	63bb      	str	r3, [r7, #56]	; 0x38
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	3314      	adds	r3, #20
 80056e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80056e4:	623a      	str	r2, [r7, #32]
 80056e6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e8:	69f9      	ldr	r1, [r7, #28]
 80056ea:	6a3a      	ldr	r2, [r7, #32]
 80056ec:	e841 2300 	strex	r3, r2, [r1]
 80056f0:	61bb      	str	r3, [r7, #24]
   return(result);
 80056f2:	69bb      	ldr	r3, [r7, #24]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d1e5      	bne.n	80056c4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2220      	movs	r2, #32
 80056fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2220      	movs	r2, #32
 8005704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005710:	2303      	movs	r3, #3
 8005712:	e00f      	b.n	8005734 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	4013      	ands	r3, r2
 800571e:	68ba      	ldr	r2, [r7, #8]
 8005720:	429a      	cmp	r2, r3
 8005722:	bf0c      	ite	eq
 8005724:	2301      	moveq	r3, #1
 8005726:	2300      	movne	r3, #0
 8005728:	b2db      	uxtb	r3, r3
 800572a:	461a      	mov	r2, r3
 800572c:	79fb      	ldrb	r3, [r7, #7]
 800572e:	429a      	cmp	r2, r3
 8005730:	d09f      	beq.n	8005672 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005732:	2300      	movs	r3, #0
}
 8005734:	4618      	mov	r0, r3
 8005736:	3740      	adds	r7, #64	; 0x40
 8005738:	46bd      	mov	sp, r7
 800573a:	bd80      	pop	{r7, pc}

0800573c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800573c:	b480      	push	{r7}
 800573e:	b085      	sub	sp, #20
 8005740:	af00      	add	r7, sp, #0
 8005742:	60f8      	str	r0, [r7, #12]
 8005744:	60b9      	str	r1, [r7, #8]
 8005746:	4613      	mov	r3, r2
 8005748:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	88fa      	ldrh	r2, [r7, #6]
 8005754:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	88fa      	ldrh	r2, [r7, #6]
 800575a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2200      	movs	r2, #0
 8005760:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2222      	movs	r2, #34	; 0x22
 8005766:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	2200      	movs	r2, #0
 800576e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	691b      	ldr	r3, [r3, #16]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d007      	beq.n	800578a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68da      	ldr	r2, [r3, #12]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005788:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	695a      	ldr	r2, [r3, #20]
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f042 0201 	orr.w	r2, r2, #1
 8005798:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68da      	ldr	r2, [r3, #12]
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f042 0220 	orr.w	r2, r2, #32
 80057a8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80057aa:	2300      	movs	r3, #0
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3714      	adds	r7, #20
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b095      	sub	sp, #84	; 0x54
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	330c      	adds	r3, #12
 80057c6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ca:	e853 3f00 	ldrex	r3, [r3]
 80057ce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80057d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80057d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	330c      	adds	r3, #12
 80057de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80057e0:	643a      	str	r2, [r7, #64]	; 0x40
 80057e2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80057e6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80057e8:	e841 2300 	strex	r3, r2, [r1]
 80057ec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80057ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d1e5      	bne.n	80057c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	3314      	adds	r3, #20
 80057fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057fc:	6a3b      	ldr	r3, [r7, #32]
 80057fe:	e853 3f00 	ldrex	r3, [r3]
 8005802:	61fb      	str	r3, [r7, #28]
   return(result);
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	f023 0301 	bic.w	r3, r3, #1
 800580a:	64bb      	str	r3, [r7, #72]	; 0x48
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	3314      	adds	r3, #20
 8005812:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005814:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005816:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005818:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800581a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800581c:	e841 2300 	strex	r3, r2, [r1]
 8005820:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005824:	2b00      	cmp	r3, #0
 8005826:	d1e5      	bne.n	80057f4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800582c:	2b01      	cmp	r3, #1
 800582e:	d119      	bne.n	8005864 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	330c      	adds	r3, #12
 8005836:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	e853 3f00 	ldrex	r3, [r3]
 800583e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	f023 0310 	bic.w	r3, r3, #16
 8005846:	647b      	str	r3, [r7, #68]	; 0x44
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	330c      	adds	r3, #12
 800584e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005850:	61ba      	str	r2, [r7, #24]
 8005852:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005854:	6979      	ldr	r1, [r7, #20]
 8005856:	69ba      	ldr	r2, [r7, #24]
 8005858:	e841 2300 	strex	r3, r2, [r1]
 800585c:	613b      	str	r3, [r7, #16]
   return(result);
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d1e5      	bne.n	8005830 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2220      	movs	r2, #32
 8005868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005872:	bf00      	nop
 8005874:	3754      	adds	r7, #84	; 0x54
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr

0800587e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800587e:	b580      	push	{r7, lr}
 8005880:	b084      	sub	sp, #16
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2200      	movs	r2, #0
 8005896:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005898:	68f8      	ldr	r0, [r7, #12]
 800589a:	f7ff fecb 	bl	8005634 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800589e:	bf00      	nop
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b085      	sub	sp, #20
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058b4:	b2db      	uxtb	r3, r3
 80058b6:	2b21      	cmp	r3, #33	; 0x21
 80058b8:	d13e      	bne.n	8005938 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80058c2:	d114      	bne.n	80058ee <UART_Transmit_IT+0x48>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d110      	bne.n	80058ee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6a1b      	ldr	r3, [r3, #32]
 80058d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	881b      	ldrh	r3, [r3, #0]
 80058d6:	461a      	mov	r2, r3
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a1b      	ldr	r3, [r3, #32]
 80058e6:	1c9a      	adds	r2, r3, #2
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	621a      	str	r2, [r3, #32]
 80058ec:	e008      	b.n	8005900 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	1c59      	adds	r1, r3, #1
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6211      	str	r1, [r2, #32]
 80058f8:	781a      	ldrb	r2, [r3, #0]
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005904:	b29b      	uxth	r3, r3
 8005906:	3b01      	subs	r3, #1
 8005908:	b29b      	uxth	r3, r3
 800590a:	687a      	ldr	r2, [r7, #4]
 800590c:	4619      	mov	r1, r3
 800590e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005910:	2b00      	cmp	r3, #0
 8005912:	d10f      	bne.n	8005934 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	68da      	ldr	r2, [r3, #12]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005922:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	68da      	ldr	r2, [r3, #12]
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005932:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005934:	2300      	movs	r3, #0
 8005936:	e000      	b.n	800593a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005938:	2302      	movs	r3, #2
  }
}
 800593a:	4618      	mov	r0, r3
 800593c:	3714      	adds	r7, #20
 800593e:	46bd      	mov	sp, r7
 8005940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005944:	4770      	bx	lr

08005946 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005946:	b580      	push	{r7, lr}
 8005948:	b082      	sub	sp, #8
 800594a:	af00      	add	r7, sp, #0
 800594c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68da      	ldr	r2, [r3, #12]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800595c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2220      	movs	r2, #32
 8005962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7ff fe50 	bl	800560c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800596c:	2300      	movs	r3, #0
}
 800596e:	4618      	mov	r0, r3
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}

08005976 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005976:	b580      	push	{r7, lr}
 8005978:	b08c      	sub	sp, #48	; 0x30
 800597a:	af00      	add	r7, sp, #0
 800597c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b22      	cmp	r3, #34	; 0x22
 8005988:	f040 80ab 	bne.w	8005ae2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005994:	d117      	bne.n	80059c6 <UART_Receive_IT+0x50>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d113      	bne.n	80059c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800599e:	2300      	movs	r3, #0
 80059a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059a6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	685b      	ldr	r3, [r3, #4]
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059be:	1c9a      	adds	r2, r3, #2
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	629a      	str	r2, [r3, #40]	; 0x28
 80059c4:	e026      	b.n	8005a14 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80059cc:	2300      	movs	r3, #0
 80059ce:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059d8:	d007      	beq.n	80059ea <UART_Receive_IT+0x74>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d10a      	bne.n	80059f8 <UART_Receive_IT+0x82>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d106      	bne.n	80059f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	b2da      	uxtb	r2, r3
 80059f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059f4:	701a      	strb	r2, [r3, #0]
 80059f6:	e008      	b.n	8005a0a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a04:	b2da      	uxtb	r2, r3
 8005a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a08:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a0e:	1c5a      	adds	r2, r3, #1
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a18:	b29b      	uxth	r3, r3
 8005a1a:	3b01      	subs	r3, #1
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	4619      	mov	r1, r3
 8005a22:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d15a      	bne.n	8005ade <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	68da      	ldr	r2, [r3, #12]
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f022 0220 	bic.w	r2, r2, #32
 8005a36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68da      	ldr	r2, [r3, #12]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a46:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	695a      	ldr	r2, [r3, #20]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f022 0201 	bic.w	r2, r2, #1
 8005a56:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2220      	movs	r2, #32
 8005a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d135      	bne.n	8005ad4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	330c      	adds	r3, #12
 8005a74:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a76:	697b      	ldr	r3, [r7, #20]
 8005a78:	e853 3f00 	ldrex	r3, [r3]
 8005a7c:	613b      	str	r3, [r7, #16]
   return(result);
 8005a7e:	693b      	ldr	r3, [r7, #16]
 8005a80:	f023 0310 	bic.w	r3, r3, #16
 8005a84:	627b      	str	r3, [r7, #36]	; 0x24
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	330c      	adds	r3, #12
 8005a8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a8e:	623a      	str	r2, [r7, #32]
 8005a90:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a92:	69f9      	ldr	r1, [r7, #28]
 8005a94:	6a3a      	ldr	r2, [r7, #32]
 8005a96:	e841 2300 	strex	r3, r2, [r1]
 8005a9a:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d1e5      	bne.n	8005a6e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0310 	and.w	r3, r3, #16
 8005aac:	2b10      	cmp	r3, #16
 8005aae:	d10a      	bne.n	8005ac6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	60fb      	str	r3, [r7, #12]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	60fb      	str	r3, [r7, #12]
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	60fb      	str	r3, [r7, #12]
 8005ac4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005aca:	4619      	mov	r1, r3
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f7ff fdbb 	bl	8005648 <HAL_UARTEx_RxEventCallback>
 8005ad2:	e002      	b.n	8005ada <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f7ff fda3 	bl	8005620 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005ada:	2300      	movs	r3, #0
 8005adc:	e002      	b.n	8005ae4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	e000      	b.n	8005ae4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005ae2:	2302      	movs	r3, #2
  }
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3730      	adds	r7, #48	; 0x30
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005aec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005af0:	b0c0      	sub	sp, #256	; 0x100
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	691b      	ldr	r3, [r3, #16]
 8005b00:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b08:	68d9      	ldr	r1, [r3, #12]
 8005b0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	ea40 0301 	orr.w	r3, r0, r1
 8005b14:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b1a:	689a      	ldr	r2, [r3, #8]
 8005b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b20:	691b      	ldr	r3, [r3, #16]
 8005b22:	431a      	orrs	r2, r3
 8005b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b28:	695b      	ldr	r3, [r3, #20]
 8005b2a:	431a      	orrs	r2, r3
 8005b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005b44:	f021 010c 	bic.w	r1, r1, #12
 8005b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005b52:	430b      	orrs	r3, r1
 8005b54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b66:	6999      	ldr	r1, [r3, #24]
 8005b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b6c:	681a      	ldr	r2, [r3, #0]
 8005b6e:	ea40 0301 	orr.w	r3, r0, r1
 8005b72:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b78:	681a      	ldr	r2, [r3, #0]
 8005b7a:	4b8f      	ldr	r3, [pc, #572]	; (8005db8 <UART_SetConfig+0x2cc>)
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d005      	beq.n	8005b8c <UART_SetConfig+0xa0>
 8005b80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	4b8d      	ldr	r3, [pc, #564]	; (8005dbc <UART_SetConfig+0x2d0>)
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d104      	bne.n	8005b96 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b8c:	f7fe f990 	bl	8003eb0 <HAL_RCC_GetPCLK2Freq>
 8005b90:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005b94:	e003      	b.n	8005b9e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b96:	f7fe f977 	bl	8003e88 <HAL_RCC_GetPCLK1Freq>
 8005b9a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ba2:	69db      	ldr	r3, [r3, #28]
 8005ba4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ba8:	f040 810c 	bne.w	8005dc4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005bac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005bb6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005bba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005bbe:	4622      	mov	r2, r4
 8005bc0:	462b      	mov	r3, r5
 8005bc2:	1891      	adds	r1, r2, r2
 8005bc4:	65b9      	str	r1, [r7, #88]	; 0x58
 8005bc6:	415b      	adcs	r3, r3
 8005bc8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005bca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005bce:	4621      	mov	r1, r4
 8005bd0:	eb12 0801 	adds.w	r8, r2, r1
 8005bd4:	4629      	mov	r1, r5
 8005bd6:	eb43 0901 	adc.w	r9, r3, r1
 8005bda:	f04f 0200 	mov.w	r2, #0
 8005bde:	f04f 0300 	mov.w	r3, #0
 8005be2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005be6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005bea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005bee:	4690      	mov	r8, r2
 8005bf0:	4699      	mov	r9, r3
 8005bf2:	4623      	mov	r3, r4
 8005bf4:	eb18 0303 	adds.w	r3, r8, r3
 8005bf8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005bfc:	462b      	mov	r3, r5
 8005bfe:	eb49 0303 	adc.w	r3, r9, r3
 8005c02:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005c12:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005c16:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005c1a:	460b      	mov	r3, r1
 8005c1c:	18db      	adds	r3, r3, r3
 8005c1e:	653b      	str	r3, [r7, #80]	; 0x50
 8005c20:	4613      	mov	r3, r2
 8005c22:	eb42 0303 	adc.w	r3, r2, r3
 8005c26:	657b      	str	r3, [r7, #84]	; 0x54
 8005c28:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005c2c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005c30:	f7fb f812 	bl	8000c58 <__aeabi_uldivmod>
 8005c34:	4602      	mov	r2, r0
 8005c36:	460b      	mov	r3, r1
 8005c38:	4b61      	ldr	r3, [pc, #388]	; (8005dc0 <UART_SetConfig+0x2d4>)
 8005c3a:	fba3 2302 	umull	r2, r3, r3, r2
 8005c3e:	095b      	lsrs	r3, r3, #5
 8005c40:	011c      	lsls	r4, r3, #4
 8005c42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c46:	2200      	movs	r2, #0
 8005c48:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005c4c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005c50:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005c54:	4642      	mov	r2, r8
 8005c56:	464b      	mov	r3, r9
 8005c58:	1891      	adds	r1, r2, r2
 8005c5a:	64b9      	str	r1, [r7, #72]	; 0x48
 8005c5c:	415b      	adcs	r3, r3
 8005c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005c60:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005c64:	4641      	mov	r1, r8
 8005c66:	eb12 0a01 	adds.w	sl, r2, r1
 8005c6a:	4649      	mov	r1, r9
 8005c6c:	eb43 0b01 	adc.w	fp, r3, r1
 8005c70:	f04f 0200 	mov.w	r2, #0
 8005c74:	f04f 0300 	mov.w	r3, #0
 8005c78:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c7c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c84:	4692      	mov	sl, r2
 8005c86:	469b      	mov	fp, r3
 8005c88:	4643      	mov	r3, r8
 8005c8a:	eb1a 0303 	adds.w	r3, sl, r3
 8005c8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005c92:	464b      	mov	r3, r9
 8005c94:	eb4b 0303 	adc.w	r3, fp, r3
 8005c98:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005c9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005ca8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005cac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	18db      	adds	r3, r3, r3
 8005cb4:	643b      	str	r3, [r7, #64]	; 0x40
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	eb42 0303 	adc.w	r3, r2, r3
 8005cbc:	647b      	str	r3, [r7, #68]	; 0x44
 8005cbe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005cc2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005cc6:	f7fa ffc7 	bl	8000c58 <__aeabi_uldivmod>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	460b      	mov	r3, r1
 8005cce:	4611      	mov	r1, r2
 8005cd0:	4b3b      	ldr	r3, [pc, #236]	; (8005dc0 <UART_SetConfig+0x2d4>)
 8005cd2:	fba3 2301 	umull	r2, r3, r3, r1
 8005cd6:	095b      	lsrs	r3, r3, #5
 8005cd8:	2264      	movs	r2, #100	; 0x64
 8005cda:	fb02 f303 	mul.w	r3, r2, r3
 8005cde:	1acb      	subs	r3, r1, r3
 8005ce0:	00db      	lsls	r3, r3, #3
 8005ce2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005ce6:	4b36      	ldr	r3, [pc, #216]	; (8005dc0 <UART_SetConfig+0x2d4>)
 8005ce8:	fba3 2302 	umull	r2, r3, r3, r2
 8005cec:	095b      	lsrs	r3, r3, #5
 8005cee:	005b      	lsls	r3, r3, #1
 8005cf0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005cf4:	441c      	add	r4, r3
 8005cf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d00:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005d04:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005d08:	4642      	mov	r2, r8
 8005d0a:	464b      	mov	r3, r9
 8005d0c:	1891      	adds	r1, r2, r2
 8005d0e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d10:	415b      	adcs	r3, r3
 8005d12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d14:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d18:	4641      	mov	r1, r8
 8005d1a:	1851      	adds	r1, r2, r1
 8005d1c:	6339      	str	r1, [r7, #48]	; 0x30
 8005d1e:	4649      	mov	r1, r9
 8005d20:	414b      	adcs	r3, r1
 8005d22:	637b      	str	r3, [r7, #52]	; 0x34
 8005d24:	f04f 0200 	mov.w	r2, #0
 8005d28:	f04f 0300 	mov.w	r3, #0
 8005d2c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005d30:	4659      	mov	r1, fp
 8005d32:	00cb      	lsls	r3, r1, #3
 8005d34:	4651      	mov	r1, sl
 8005d36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d3a:	4651      	mov	r1, sl
 8005d3c:	00ca      	lsls	r2, r1, #3
 8005d3e:	4610      	mov	r0, r2
 8005d40:	4619      	mov	r1, r3
 8005d42:	4603      	mov	r3, r0
 8005d44:	4642      	mov	r2, r8
 8005d46:	189b      	adds	r3, r3, r2
 8005d48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005d4c:	464b      	mov	r3, r9
 8005d4e:	460a      	mov	r2, r1
 8005d50:	eb42 0303 	adc.w	r3, r2, r3
 8005d54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005d64:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005d68:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	18db      	adds	r3, r3, r3
 8005d70:	62bb      	str	r3, [r7, #40]	; 0x28
 8005d72:	4613      	mov	r3, r2
 8005d74:	eb42 0303 	adc.w	r3, r2, r3
 8005d78:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d7a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d7e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005d82:	f7fa ff69 	bl	8000c58 <__aeabi_uldivmod>
 8005d86:	4602      	mov	r2, r0
 8005d88:	460b      	mov	r3, r1
 8005d8a:	4b0d      	ldr	r3, [pc, #52]	; (8005dc0 <UART_SetConfig+0x2d4>)
 8005d8c:	fba3 1302 	umull	r1, r3, r3, r2
 8005d90:	095b      	lsrs	r3, r3, #5
 8005d92:	2164      	movs	r1, #100	; 0x64
 8005d94:	fb01 f303 	mul.w	r3, r1, r3
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	00db      	lsls	r3, r3, #3
 8005d9c:	3332      	adds	r3, #50	; 0x32
 8005d9e:	4a08      	ldr	r2, [pc, #32]	; (8005dc0 <UART_SetConfig+0x2d4>)
 8005da0:	fba2 2303 	umull	r2, r3, r2, r3
 8005da4:	095b      	lsrs	r3, r3, #5
 8005da6:	f003 0207 	and.w	r2, r3, #7
 8005daa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4422      	add	r2, r4
 8005db2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005db4:	e105      	b.n	8005fc2 <UART_SetConfig+0x4d6>
 8005db6:	bf00      	nop
 8005db8:	40011000 	.word	0x40011000
 8005dbc:	40011400 	.word	0x40011400
 8005dc0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005dce:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005dd2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005dd6:	4642      	mov	r2, r8
 8005dd8:	464b      	mov	r3, r9
 8005dda:	1891      	adds	r1, r2, r2
 8005ddc:	6239      	str	r1, [r7, #32]
 8005dde:	415b      	adcs	r3, r3
 8005de0:	627b      	str	r3, [r7, #36]	; 0x24
 8005de2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005de6:	4641      	mov	r1, r8
 8005de8:	1854      	adds	r4, r2, r1
 8005dea:	4649      	mov	r1, r9
 8005dec:	eb43 0501 	adc.w	r5, r3, r1
 8005df0:	f04f 0200 	mov.w	r2, #0
 8005df4:	f04f 0300 	mov.w	r3, #0
 8005df8:	00eb      	lsls	r3, r5, #3
 8005dfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005dfe:	00e2      	lsls	r2, r4, #3
 8005e00:	4614      	mov	r4, r2
 8005e02:	461d      	mov	r5, r3
 8005e04:	4643      	mov	r3, r8
 8005e06:	18e3      	adds	r3, r4, r3
 8005e08:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005e0c:	464b      	mov	r3, r9
 8005e0e:	eb45 0303 	adc.w	r3, r5, r3
 8005e12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005e22:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005e26:	f04f 0200 	mov.w	r2, #0
 8005e2a:	f04f 0300 	mov.w	r3, #0
 8005e2e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005e32:	4629      	mov	r1, r5
 8005e34:	008b      	lsls	r3, r1, #2
 8005e36:	4621      	mov	r1, r4
 8005e38:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e3c:	4621      	mov	r1, r4
 8005e3e:	008a      	lsls	r2, r1, #2
 8005e40:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005e44:	f7fa ff08 	bl	8000c58 <__aeabi_uldivmod>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	4b60      	ldr	r3, [pc, #384]	; (8005fd0 <UART_SetConfig+0x4e4>)
 8005e4e:	fba3 2302 	umull	r2, r3, r3, r2
 8005e52:	095b      	lsrs	r3, r3, #5
 8005e54:	011c      	lsls	r4, r3, #4
 8005e56:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005e60:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005e64:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005e68:	4642      	mov	r2, r8
 8005e6a:	464b      	mov	r3, r9
 8005e6c:	1891      	adds	r1, r2, r2
 8005e6e:	61b9      	str	r1, [r7, #24]
 8005e70:	415b      	adcs	r3, r3
 8005e72:	61fb      	str	r3, [r7, #28]
 8005e74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e78:	4641      	mov	r1, r8
 8005e7a:	1851      	adds	r1, r2, r1
 8005e7c:	6139      	str	r1, [r7, #16]
 8005e7e:	4649      	mov	r1, r9
 8005e80:	414b      	adcs	r3, r1
 8005e82:	617b      	str	r3, [r7, #20]
 8005e84:	f04f 0200 	mov.w	r2, #0
 8005e88:	f04f 0300 	mov.w	r3, #0
 8005e8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e90:	4659      	mov	r1, fp
 8005e92:	00cb      	lsls	r3, r1, #3
 8005e94:	4651      	mov	r1, sl
 8005e96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e9a:	4651      	mov	r1, sl
 8005e9c:	00ca      	lsls	r2, r1, #3
 8005e9e:	4610      	mov	r0, r2
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	4642      	mov	r2, r8
 8005ea6:	189b      	adds	r3, r3, r2
 8005ea8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005eac:	464b      	mov	r3, r9
 8005eae:	460a      	mov	r2, r1
 8005eb0:	eb42 0303 	adc.w	r3, r2, r3
 8005eb4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ebc:	685b      	ldr	r3, [r3, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	67bb      	str	r3, [r7, #120]	; 0x78
 8005ec2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005ec4:	f04f 0200 	mov.w	r2, #0
 8005ec8:	f04f 0300 	mov.w	r3, #0
 8005ecc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005ed0:	4649      	mov	r1, r9
 8005ed2:	008b      	lsls	r3, r1, #2
 8005ed4:	4641      	mov	r1, r8
 8005ed6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005eda:	4641      	mov	r1, r8
 8005edc:	008a      	lsls	r2, r1, #2
 8005ede:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005ee2:	f7fa feb9 	bl	8000c58 <__aeabi_uldivmod>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	460b      	mov	r3, r1
 8005eea:	4b39      	ldr	r3, [pc, #228]	; (8005fd0 <UART_SetConfig+0x4e4>)
 8005eec:	fba3 1302 	umull	r1, r3, r3, r2
 8005ef0:	095b      	lsrs	r3, r3, #5
 8005ef2:	2164      	movs	r1, #100	; 0x64
 8005ef4:	fb01 f303 	mul.w	r3, r1, r3
 8005ef8:	1ad3      	subs	r3, r2, r3
 8005efa:	011b      	lsls	r3, r3, #4
 8005efc:	3332      	adds	r3, #50	; 0x32
 8005efe:	4a34      	ldr	r2, [pc, #208]	; (8005fd0 <UART_SetConfig+0x4e4>)
 8005f00:	fba2 2303 	umull	r2, r3, r2, r3
 8005f04:	095b      	lsrs	r3, r3, #5
 8005f06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f0a:	441c      	add	r4, r3
 8005f0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f10:	2200      	movs	r2, #0
 8005f12:	673b      	str	r3, [r7, #112]	; 0x70
 8005f14:	677a      	str	r2, [r7, #116]	; 0x74
 8005f16:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005f1a:	4642      	mov	r2, r8
 8005f1c:	464b      	mov	r3, r9
 8005f1e:	1891      	adds	r1, r2, r2
 8005f20:	60b9      	str	r1, [r7, #8]
 8005f22:	415b      	adcs	r3, r3
 8005f24:	60fb      	str	r3, [r7, #12]
 8005f26:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f2a:	4641      	mov	r1, r8
 8005f2c:	1851      	adds	r1, r2, r1
 8005f2e:	6039      	str	r1, [r7, #0]
 8005f30:	4649      	mov	r1, r9
 8005f32:	414b      	adcs	r3, r1
 8005f34:	607b      	str	r3, [r7, #4]
 8005f36:	f04f 0200 	mov.w	r2, #0
 8005f3a:	f04f 0300 	mov.w	r3, #0
 8005f3e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005f42:	4659      	mov	r1, fp
 8005f44:	00cb      	lsls	r3, r1, #3
 8005f46:	4651      	mov	r1, sl
 8005f48:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f4c:	4651      	mov	r1, sl
 8005f4e:	00ca      	lsls	r2, r1, #3
 8005f50:	4610      	mov	r0, r2
 8005f52:	4619      	mov	r1, r3
 8005f54:	4603      	mov	r3, r0
 8005f56:	4642      	mov	r2, r8
 8005f58:	189b      	adds	r3, r3, r2
 8005f5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8005f5c:	464b      	mov	r3, r9
 8005f5e:	460a      	mov	r2, r1
 8005f60:	eb42 0303 	adc.w	r3, r2, r3
 8005f64:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005f66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	663b      	str	r3, [r7, #96]	; 0x60
 8005f70:	667a      	str	r2, [r7, #100]	; 0x64
 8005f72:	f04f 0200 	mov.w	r2, #0
 8005f76:	f04f 0300 	mov.w	r3, #0
 8005f7a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005f7e:	4649      	mov	r1, r9
 8005f80:	008b      	lsls	r3, r1, #2
 8005f82:	4641      	mov	r1, r8
 8005f84:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f88:	4641      	mov	r1, r8
 8005f8a:	008a      	lsls	r2, r1, #2
 8005f8c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005f90:	f7fa fe62 	bl	8000c58 <__aeabi_uldivmod>
 8005f94:	4602      	mov	r2, r0
 8005f96:	460b      	mov	r3, r1
 8005f98:	4b0d      	ldr	r3, [pc, #52]	; (8005fd0 <UART_SetConfig+0x4e4>)
 8005f9a:	fba3 1302 	umull	r1, r3, r3, r2
 8005f9e:	095b      	lsrs	r3, r3, #5
 8005fa0:	2164      	movs	r1, #100	; 0x64
 8005fa2:	fb01 f303 	mul.w	r3, r1, r3
 8005fa6:	1ad3      	subs	r3, r2, r3
 8005fa8:	011b      	lsls	r3, r3, #4
 8005faa:	3332      	adds	r3, #50	; 0x32
 8005fac:	4a08      	ldr	r2, [pc, #32]	; (8005fd0 <UART_SetConfig+0x4e4>)
 8005fae:	fba2 2303 	umull	r2, r3, r2, r3
 8005fb2:	095b      	lsrs	r3, r3, #5
 8005fb4:	f003 020f 	and.w	r2, r3, #15
 8005fb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4422      	add	r2, r4
 8005fc0:	609a      	str	r2, [r3, #8]
}
 8005fc2:	bf00      	nop
 8005fc4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005fce:	bf00      	nop
 8005fd0:	51eb851f 	.word	0x51eb851f

08005fd4 <lwow_ds18x20_start_raw>:
 * \param[in]       rom_id: 1-Wire device address to start measurement for.
 *                      Set to `NULL` to start measurement on all devices at the same time
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwow_ds18x20_start_raw(lwow_t* const ow, const lwow_rom_t* const rom_id) {
 8005fd4:	b580      	push	{r7, lr}
 8005fd6:	b084      	sub	sp, #16
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
    uint8_t ret = 0;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	73fb      	strb	r3, [r7, #15]

    LWOW_ASSERT0("ow != NULL", ow != NULL);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d101      	bne.n	8005fec <lwow_ds18x20_start_raw+0x18>
 8005fe8:	2300      	movs	r3, #0
 8005fea:	e018      	b.n	800601e <lwow_ds18x20_start_raw+0x4a>

    if (lwow_reset_raw(ow) == lwowOK) {
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 fb34 	bl	800665a <lwow_reset_raw>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d111      	bne.n	800601c <lwow_ds18x20_start_raw+0x48>
        if (rom_id == NULL) {      /* Check for ROM id */
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d103      	bne.n	8006006 <lwow_ds18x20_start_raw+0x32>
            lwow_skip_rom_raw(ow); /* Skip ROM, send to all devices */
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 fcee 	bl	80069e0 <lwow_skip_rom_raw>
 8006004:	e003      	b.n	800600e <lwow_ds18x20_start_raw+0x3a>
        } else {
            lwow_match_rom_raw(ow, rom_id); /* Select exact device by ROM address */
 8006006:	6839      	ldr	r1, [r7, #0]
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 fcb5 	bl	8006978 <lwow_match_rom_raw>
        }
        lwow_write_byte_ex_raw(ow, 0x44, NULL); /* Start temperature conversion */
 800600e:	2200      	movs	r2, #0
 8006010:	2144      	movs	r1, #68	; 0x44
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 fb65 	bl	80066e2 <lwow_write_byte_ex_raw>
        ret = 1;
 8006018:	2301      	movs	r3, #1
 800601a:	73fb      	strb	r3, [r7, #15]
    }
    return ret;
 800601c:	7bfb      	ldrb	r3, [r7, #15]
}
 800601e:	4618      	mov	r0, r3
 8006020:	3710      	adds	r7, #16
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}

08006026 <lwow_ds18x20_start>:
/**
 * \copydoc         lwow_ds18x20_start_raw
 * \note            This function is thread-safe
 */
uint8_t
lwow_ds18x20_start(lwow_t* const ow, const lwow_rom_t* const rom_id) {
 8006026:	b580      	push	{r7, lr}
 8006028:	b084      	sub	sp, #16
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
 800602e:	6039      	str	r1, [r7, #0]
    uint8_t res;

    LWOW_ASSERT0("ow != NULL", ow != NULL);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d101      	bne.n	800603a <lwow_ds18x20_start+0x14>
 8006036:	2300      	movs	r3, #0
 8006038:	e00e      	b.n	8006058 <lwow_ds18x20_start+0x32>

    lwow_protect(ow, 1);
 800603a:	2101      	movs	r1, #1
 800603c:	6878      	ldr	r0, [r7, #4]
 800603e:	f000 fae8 	bl	8006612 <lwow_protect>
    res = lwow_ds18x20_start_raw(ow, rom_id);
 8006042:	6839      	ldr	r1, [r7, #0]
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f7ff ffc5 	bl	8005fd4 <lwow_ds18x20_start_raw>
 800604a:	4603      	mov	r3, r0
 800604c:	73fb      	strb	r3, [r7, #15]
    lwow_unprotect(ow, 1);
 800604e:	2101      	movs	r1, #1
 8006050:	6878      	ldr	r0, [r7, #4]
 8006052:	f000 faf0 	bl	8006636 <lwow_unprotect>
    return res;
 8006056:	7bfb      	ldrb	r3, [r7, #15]
}
 8006058:	4618      	mov	r0, r3
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}

08006060 <lwow_ds18x20_read_raw>:
 * \param[in]       rom_id: 1-Wire device address to read data from
 * \param[out]      t: Pointer to output float variable to save temperature
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwow_ds18x20_read_raw(lwow_t* const ow, const lwow_rom_t* const rom_id, float* const t) {
 8006060:	b580      	push	{r7, lr}
 8006062:	b08c      	sub	sp, #48	; 0x30
 8006064:	af00      	add	r7, sp, #0
 8006066:	60f8      	str	r0, [r7, #12]
 8006068:	60b9      	str	r1, [r7, #8]
 800606a:	607a      	str	r2, [r7, #4]
    float dec;
    uint16_t temp;
    uint8_t ret = 0, data[9], crc, resolution, m = 0, bit_val;
 800606c:	2300      	movs	r3, #0
 800606e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 8006072:	2300      	movs	r3, #0
 8006074:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    int8_t digit;

    LWOW_ASSERT0("ow != NULL", ow != NULL);
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <lwow_ds18x20_read_raw+0x22>
 800607e:	2300      	movs	r3, #0
 8006080:	e0fb      	b.n	800627a <lwow_ds18x20_read_raw+0x21a>
    LWOW_ASSERT0("t != NULL", t != NULL);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d101      	bne.n	800608c <lwow_ds18x20_read_raw+0x2c>
 8006088:	2300      	movs	r3, #0
 800608a:	e0f6      	b.n	800627a <lwow_ds18x20_read_raw+0x21a>
    if (rom_id != NULL) {
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d00f      	beq.n	80060b2 <lwow_ds18x20_read_raw+0x52>
        LWOW_ASSERT0("lwow_ds18x20_is_b(ow, rom_id) || lwow_ds18x20_is_s(ow, rom_id)",
 8006092:	68b9      	ldr	r1, [r7, #8]
 8006094:	68f8      	ldr	r0, [r7, #12]
 8006096:	f000 fa0f 	bl	80064b8 <lwow_ds18x20_is_b>
 800609a:	4603      	mov	r3, r0
 800609c:	2b00      	cmp	r3, #0
 800609e:	d108      	bne.n	80060b2 <lwow_ds18x20_read_raw+0x52>
 80060a0:	68b9      	ldr	r1, [r7, #8]
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 fa24 	bl	80064f0 <lwow_ds18x20_is_s>
 80060a8:	4603      	mov	r3, r0
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d101      	bne.n	80060b2 <lwow_ds18x20_read_raw+0x52>
 80060ae:	2300      	movs	r3, #0
 80060b0:	e0e3      	b.n	800627a <lwow_ds18x20_read_raw+0x21a>

    /*
     * First read bit and check if all devices completed with conversion.
     * If everything ready, try to reset the network and continue
     */
    if (lwow_read_bit_ex_raw(ow, &bit_val) == lwowOK && bit_val != 0 && lwow_reset_raw(ow) == lwowOK) {
 80060b2:	f107 0317 	add.w	r3, r7, #23
 80060b6:	4619      	mov	r1, r3
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f000 fb90 	bl	80067de <lwow_read_bit_ex_raw>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	f040 80d8 	bne.w	8006276 <lwow_ds18x20_read_raw+0x216>
 80060c6:	7dfb      	ldrb	r3, [r7, #23]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f000 80d4 	beq.w	8006276 <lwow_ds18x20_read_raw+0x216>
 80060ce:	68f8      	ldr	r0, [r7, #12]
 80060d0:	f000 fac3 	bl	800665a <lwow_reset_raw>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	f040 80cd 	bne.w	8006276 <lwow_ds18x20_read_raw+0x216>
        if (rom_id == NULL) {
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d103      	bne.n	80060ea <lwow_ds18x20_read_raw+0x8a>
            lwow_skip_rom_raw(ow);
 80060e2:	68f8      	ldr	r0, [r7, #12]
 80060e4:	f000 fc7c 	bl	80069e0 <lwow_skip_rom_raw>
 80060e8:	e003      	b.n	80060f2 <lwow_ds18x20_read_raw+0x92>
        } else {
            lwow_match_rom_raw(ow, rom_id);
 80060ea:	68b9      	ldr	r1, [r7, #8]
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 fc43 	bl	8006978 <lwow_match_rom_raw>
        }
        lwow_write_byte_ex_raw(ow, LWOW_CMD_RSCRATCHPAD, NULL);
 80060f2:	2200      	movs	r2, #0
 80060f4:	21be      	movs	r1, #190	; 0xbe
 80060f6:	68f8      	ldr	r0, [r7, #12]
 80060f8:	f000 faf3 	bl	80066e2 <lwow_write_byte_ex_raw>

        /* Read plain data from device */
        for (uint8_t i = 0; i < LWOW_ARRAYSIZE(data); ++i) {
 80060fc:	2300      	movs	r3, #0
 80060fe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006102:	e00d      	b.n	8006120 <lwow_ds18x20_read_raw+0xc0>
            lwow_read_byte_ex_raw(ow, &data[i]);
 8006104:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006108:	f107 0218 	add.w	r2, r7, #24
 800610c:	4413      	add	r3, r2
 800610e:	4619      	mov	r1, r3
 8006110:	68f8      	ldr	r0, [r7, #12]
 8006112:	f000 fb4b 	bl	80067ac <lwow_read_byte_ex_raw>
        for (uint8_t i = 0; i < LWOW_ARRAYSIZE(data); ++i) {
 8006116:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800611a:	3301      	adds	r3, #1
 800611c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8006120:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006124:	2b08      	cmp	r3, #8
 8006126:	d9ed      	bls.n	8006104 <lwow_ds18x20_read_raw+0xa4>
        }
        crc = lwow_crc(data, LWOW_ARRAYSIZE(data));         /* Calculate CRC */
 8006128:	f107 0318 	add.w	r3, r7, #24
 800612c:	2109      	movs	r1, #9
 800612e:	4618      	mov	r0, r3
 8006130:	f000 fc69 	bl	8006a06 <lwow_crc>
 8006134:	4603      	mov	r3, r0
 8006136:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (crc == 0) {                                     /* Result must be 0 to match the CRC */
 800613a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800613e:	2b00      	cmp	r3, #0
 8006140:	f040 8099 	bne.w	8006276 <lwow_ds18x20_read_raw+0x216>
            temp = (data[1] << 0x08) | data[0];             /* Format data in integer format */
 8006144:	7e7b      	ldrb	r3, [r7, #25]
 8006146:	021b      	lsls	r3, r3, #8
 8006148:	b21a      	sxth	r2, r3
 800614a:	7e3b      	ldrb	r3, [r7, #24]
 800614c:	b21b      	sxth	r3, r3
 800614e:	4313      	orrs	r3, r2
 8006150:	b21b      	sxth	r3, r3
 8006152:	857b      	strh	r3, [r7, #42]	; 0x2a
            resolution = ((data[4] & 0x60) >> 0x05) + 0x09; /* Set resolution in units of bits */
 8006154:	7f3b      	ldrb	r3, [r7, #28]
 8006156:	115b      	asrs	r3, r3, #5
 8006158:	b2db      	uxtb	r3, r3
 800615a:	f003 0303 	and.w	r3, r3, #3
 800615e:	b2db      	uxtb	r3, r3
 8006160:	3309      	adds	r3, #9
 8006162:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            if (temp & 0x8000) {                            /* Check for negative temperature */
 8006166:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 800616a:	2b00      	cmp	r3, #0
 800616c:	da05      	bge.n	800617a <lwow_ds18x20_read_raw+0x11a>
                temp = ~temp + 1;                           /* Perform two's complement */
 800616e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006170:	425b      	negs	r3, r3
 8006172:	857b      	strh	r3, [r7, #42]	; 0x2a
                m = 1;
 8006174:	2301      	movs	r3, #1
 8006176:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
            }
            digit = (temp >> 0x04) | (((temp >> 0x08) & 0x07) << 0x04);
 800617a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800617c:	091b      	lsrs	r3, r3, #4
 800617e:	b29b      	uxth	r3, r3
 8006180:	b25a      	sxtb	r2, r3
 8006182:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8006184:	0a1b      	lsrs	r3, r3, #8
 8006186:	b29b      	uxth	r3, r3
 8006188:	011b      	lsls	r3, r3, #4
 800618a:	b25b      	sxtb	r3, r3
 800618c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006190:	b25b      	sxtb	r3, r3
 8006192:	4313      	orrs	r3, r2
 8006194:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            switch (resolution) { /* Check for resolution settings */
 8006198:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800619c:	3b09      	subs	r3, #9
 800619e:	2b03      	cmp	r3, #3
 80061a0:	d848      	bhi.n	8006234 <lwow_ds18x20_read_raw+0x1d4>
 80061a2:	a201      	add	r2, pc, #4	; (adr r2, 80061a8 <lwow_ds18x20_read_raw+0x148>)
 80061a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061a8:	080061b9 	.word	0x080061b9
 80061ac:	080061d9 	.word	0x080061d9
 80061b0:	080061f9 	.word	0x080061f9
 80061b4:	08006219 	.word	0x08006219
                case 9:
                    dec = ((temp >> 0x03) & 0x01) * 0.5f;
 80061b8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80061ba:	08db      	lsrs	r3, r3, #3
 80061bc:	b29b      	uxth	r3, r3
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	ee07 3a90 	vmov	s15, r3
 80061c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061ca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80061ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80061d2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                    break;
 80061d6:	e032      	b.n	800623e <lwow_ds18x20_read_raw+0x1de>
                case 10:
                    dec = ((temp >> 0x02) & 0x03) * 0.25f;
 80061d8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80061da:	089b      	lsrs	r3, r3, #2
 80061dc:	b29b      	uxth	r3, r3
 80061de:	f003 0303 	and.w	r3, r3, #3
 80061e2:	ee07 3a90 	vmov	s15, r3
 80061e6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80061ea:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 80061ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80061f2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                    break;
 80061f6:	e022      	b.n	800623e <lwow_ds18x20_read_raw+0x1de>
                case 11:
                    dec = ((temp >> 0x01) & 0x07) * 0.125f;
 80061f8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80061fa:	085b      	lsrs	r3, r3, #1
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	f003 0307 	and.w	r3, r3, #7
 8006202:	ee07 3a90 	vmov	s15, r3
 8006206:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800620a:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 800620e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006212:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                    break;
 8006216:	e012      	b.n	800623e <lwow_ds18x20_read_raw+0x1de>
                case 12:
                    dec = (temp & 0x0F) * 0.0625f;
 8006218:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800621a:	f003 030f 	and.w	r3, r3, #15
 800621e:	ee07 3a90 	vmov	s15, r3
 8006222:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006226:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8006284 <lwow_ds18x20_read_raw+0x224>
 800622a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800622e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
                    break;
 8006232:	e004      	b.n	800623e <lwow_ds18x20_read_raw+0x1de>
                default:
                    dec = 0xFF, digit = 0;
 8006234:	4b14      	ldr	r3, [pc, #80]	; (8006288 <lwow_ds18x20_read_raw+0x228>)
 8006236:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006238:	2300      	movs	r3, #0
 800623a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            dec += digit;
 800623e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8006242:	ee07 3a90 	vmov	s15, r3
 8006246:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800624a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800624e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006252:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            if (m) {
 8006256:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800625a:	2b00      	cmp	r3, #0
 800625c:	d005      	beq.n	800626a <lwow_ds18x20_read_raw+0x20a>
                dec = -dec;
 800625e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8006262:	eef1 7a67 	vneg.f32	s15, s15
 8006266:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
            }
            *t = dec;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800626e:	601a      	str	r2, [r3, #0]
            ret = 1;
 8006270:	2301      	movs	r3, #1
 8006272:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
        }
    }

    return ret;
 8006276:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
}
 800627a:	4618      	mov	r0, r3
 800627c:	3730      	adds	r7, #48	; 0x30
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	3d800000 	.word	0x3d800000
 8006288:	437f0000 	.word	0x437f0000

0800628c <lwow_ds18x20_read>:
/**
 * \copydoc         lwow_ds18x20_read_raw
 * \note            This function is thread-safe
 */
uint8_t
lwow_ds18x20_read(lwow_t* const ow, const lwow_rom_t* const rom_id, float* const t) {
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
 8006292:	60f8      	str	r0, [r7, #12]
 8006294:	60b9      	str	r1, [r7, #8]
 8006296:	607a      	str	r2, [r7, #4]
    uint8_t res;

    LWOW_ASSERT0("ow != NULL", ow != NULL);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d101      	bne.n	80062a2 <lwow_ds18x20_read+0x16>
 800629e:	2300      	movs	r3, #0
 80062a0:	e027      	b.n	80062f2 <lwow_ds18x20_read+0x66>
    LWOW_ASSERT0("t != NULL", t != NULL);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d101      	bne.n	80062ac <lwow_ds18x20_read+0x20>
 80062a8:	2300      	movs	r3, #0
 80062aa:	e022      	b.n	80062f2 <lwow_ds18x20_read+0x66>
    if (rom_id != NULL) {
 80062ac:	68bb      	ldr	r3, [r7, #8]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d00f      	beq.n	80062d2 <lwow_ds18x20_read+0x46>
        LWOW_ASSERT0("lwow_ds18x20_is_b(ow, rom_id) || lwow_ds18x20_is_s(ow, rom_id)",
 80062b2:	68b9      	ldr	r1, [r7, #8]
 80062b4:	68f8      	ldr	r0, [r7, #12]
 80062b6:	f000 f8ff 	bl	80064b8 <lwow_ds18x20_is_b>
 80062ba:	4603      	mov	r3, r0
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d108      	bne.n	80062d2 <lwow_ds18x20_read+0x46>
 80062c0:	68b9      	ldr	r1, [r7, #8]
 80062c2:	68f8      	ldr	r0, [r7, #12]
 80062c4:	f000 f914 	bl	80064f0 <lwow_ds18x20_is_s>
 80062c8:	4603      	mov	r3, r0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d101      	bne.n	80062d2 <lwow_ds18x20_read+0x46>
 80062ce:	2300      	movs	r3, #0
 80062d0:	e00f      	b.n	80062f2 <lwow_ds18x20_read+0x66>
                     lwow_ds18x20_is_b(ow, rom_id) || lwow_ds18x20_is_s(ow, rom_id));
    }

    lwow_protect(ow, 1);
 80062d2:	2101      	movs	r1, #1
 80062d4:	68f8      	ldr	r0, [r7, #12]
 80062d6:	f000 f99c 	bl	8006612 <lwow_protect>
    res = lwow_ds18x20_read_raw(ow, rom_id, t);
 80062da:	687a      	ldr	r2, [r7, #4]
 80062dc:	68b9      	ldr	r1, [r7, #8]
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f7ff febe 	bl	8006060 <lwow_ds18x20_read_raw>
 80062e4:	4603      	mov	r3, r0
 80062e6:	75fb      	strb	r3, [r7, #23]
    lwow_unprotect(ow, 1);
 80062e8:	2101      	movs	r1, #1
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 f9a3 	bl	8006636 <lwow_unprotect>
    return res;
 80062f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3718      	adds	r7, #24
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}

080062fa <lwow_ds18x20_set_resolution_raw>:
 * \param[in]       rom_id: 1-Wire device address to set resolution
 * \param[in]       bits: Number of resolution bits. Possible values are `9 - 12`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwow_ds18x20_set_resolution_raw(lwow_t* const ow, const lwow_rom_t* const rom_id, const uint8_t bits) {
 80062fa:	b580      	push	{r7, lr}
 80062fc:	b086      	sub	sp, #24
 80062fe:	af00      	add	r7, sp, #0
 8006300:	60f8      	str	r0, [r7, #12]
 8006302:	60b9      	str	r1, [r7, #8]
 8006304:	4613      	mov	r3, r2
 8006306:	71fb      	strb	r3, [r7, #7]
    uint8_t th, tl, conf, res = 0;
 8006308:	2300      	movs	r3, #0
 800630a:	75fb      	strb	r3, [r7, #23]

    LWOW_ASSERT0("ow != NULL", ow != NULL);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	2b00      	cmp	r3, #0
 8006310:	d101      	bne.n	8006316 <lwow_ds18x20_set_resolution_raw+0x1c>
 8006312:	2300      	movs	r3, #0
 8006314:	e09a      	b.n	800644c <lwow_ds18x20_set_resolution_raw+0x152>
    LWOW_ASSERT0("bits >= 9 && bits <= 12", bits >= 9 && bits <= 12);
 8006316:	79fb      	ldrb	r3, [r7, #7]
 8006318:	2b08      	cmp	r3, #8
 800631a:	d902      	bls.n	8006322 <lwow_ds18x20_set_resolution_raw+0x28>
 800631c:	79fb      	ldrb	r3, [r7, #7]
 800631e:	2b0c      	cmp	r3, #12
 8006320:	d901      	bls.n	8006326 <lwow_ds18x20_set_resolution_raw+0x2c>
 8006322:	2300      	movs	r3, #0
 8006324:	e092      	b.n	800644c <lwow_ds18x20_set_resolution_raw+0x152>
    LWOW_ASSERT0("lwow_ds18x20_is_b(ow, rom_id)", lwow_ds18x20_is_b(ow, rom_id));
 8006326:	68b9      	ldr	r1, [r7, #8]
 8006328:	68f8      	ldr	r0, [r7, #12]
 800632a:	f000 f8c5 	bl	80064b8 <lwow_ds18x20_is_b>
 800632e:	4603      	mov	r3, r0
 8006330:	2b00      	cmp	r3, #0
 8006332:	d101      	bne.n	8006338 <lwow_ds18x20_set_resolution_raw+0x3e>
 8006334:	2300      	movs	r3, #0
 8006336:	e089      	b.n	800644c <lwow_ds18x20_set_resolution_raw+0x152>

    if (lwow_reset_raw(ow) == lwowOK) {
 8006338:	68f8      	ldr	r0, [r7, #12]
 800633a:	f000 f98e 	bl	800665a <lwow_reset_raw>
 800633e:	4603      	mov	r3, r0
 8006340:	2b00      	cmp	r3, #0
 8006342:	f040 8082 	bne.w	800644a <lwow_ds18x20_set_resolution_raw+0x150>
        if (rom_id == NULL) {
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d104      	bne.n	8006356 <lwow_ds18x20_set_resolution_raw+0x5c>
            lwow_match_rom_raw(ow, rom_id);
 800634c:	68b9      	ldr	r1, [r7, #8]
 800634e:	68f8      	ldr	r0, [r7, #12]
 8006350:	f000 fb12 	bl	8006978 <lwow_match_rom_raw>
 8006354:	e002      	b.n	800635c <lwow_ds18x20_set_resolution_raw+0x62>
        } else {
            lwow_skip_rom_raw(ow);
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f000 fb42 	bl	80069e0 <lwow_skip_rom_raw>
        }
        lwow_write_byte_ex_raw(ow, LWOW_CMD_RSCRATCHPAD, NULL);
 800635c:	2200      	movs	r2, #0
 800635e:	21be      	movs	r1, #190	; 0xbe
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	f000 f9be 	bl	80066e2 <lwow_write_byte_ex_raw>

        /* Read and ignore bytes */
        lwow_read_byte_ex_raw(ow, &th);
 8006366:	f107 0316 	add.w	r3, r7, #22
 800636a:	4619      	mov	r1, r3
 800636c:	68f8      	ldr	r0, [r7, #12]
 800636e:	f000 fa1d 	bl	80067ac <lwow_read_byte_ex_raw>
        lwow_read_byte_ex_raw(ow, &th);
 8006372:	f107 0316 	add.w	r3, r7, #22
 8006376:	4619      	mov	r1, r3
 8006378:	68f8      	ldr	r0, [r7, #12]
 800637a:	f000 fa17 	bl	80067ac <lwow_read_byte_ex_raw>

        /* Read important data */
        lwow_read_byte_ex_raw(ow, &th);
 800637e:	f107 0316 	add.w	r3, r7, #22
 8006382:	4619      	mov	r1, r3
 8006384:	68f8      	ldr	r0, [r7, #12]
 8006386:	f000 fa11 	bl	80067ac <lwow_read_byte_ex_raw>
        lwow_read_byte_ex_raw(ow, &tl);
 800638a:	f107 0315 	add.w	r3, r7, #21
 800638e:	4619      	mov	r1, r3
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 fa0b 	bl	80067ac <lwow_read_byte_ex_raw>
        lwow_read_byte_ex_raw(ow, &conf);
 8006396:	f107 0314 	add.w	r3, r7, #20
 800639a:	4619      	mov	r1, r3
 800639c:	68f8      	ldr	r0, [r7, #12]
 800639e:	f000 fa05 	bl	80067ac <lwow_read_byte_ex_raw>

        conf &= ~0x60; /* Remove configuration bits for temperature resolution */
 80063a2:	7d3b      	ldrb	r3, [r7, #20]
 80063a4:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	753b      	strb	r3, [r7, #20]
        switch (bits) {
 80063ac:	79fb      	ldrb	r3, [r7, #7]
 80063ae:	2b0c      	cmp	r3, #12
 80063b0:	d006      	beq.n	80063c0 <lwow_ds18x20_set_resolution_raw+0xc6>
 80063b2:	2b0c      	cmp	r3, #12
 80063b4:	dc16      	bgt.n	80063e4 <lwow_ds18x20_set_resolution_raw+0xea>
 80063b6:	2b0a      	cmp	r3, #10
 80063b8:	d00e      	beq.n	80063d8 <lwow_ds18x20_set_resolution_raw+0xde>
 80063ba:	2b0b      	cmp	r3, #11
 80063bc:	d006      	beq.n	80063cc <lwow_ds18x20_set_resolution_raw+0xd2>
            case 10:
                conf |= 0x20;
                break;
            case 9:
            default:
                break;
 80063be:	e011      	b.n	80063e4 <lwow_ds18x20_set_resolution_raw+0xea>
                conf |= 0x60;
 80063c0:	7d3b      	ldrb	r3, [r7, #20]
 80063c2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	753b      	strb	r3, [r7, #20]
                break;
 80063ca:	e00c      	b.n	80063e6 <lwow_ds18x20_set_resolution_raw+0xec>
                conf |= 0x40;
 80063cc:	7d3b      	ldrb	r3, [r7, #20]
 80063ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	753b      	strb	r3, [r7, #20]
                break;
 80063d6:	e006      	b.n	80063e6 <lwow_ds18x20_set_resolution_raw+0xec>
                conf |= 0x20;
 80063d8:	7d3b      	ldrb	r3, [r7, #20]
 80063da:	f043 0320 	orr.w	r3, r3, #32
 80063de:	b2db      	uxtb	r3, r3
 80063e0:	753b      	strb	r3, [r7, #20]
                break;
 80063e2:	e000      	b.n	80063e6 <lwow_ds18x20_set_resolution_raw+0xec>
                break;
 80063e4:	bf00      	nop
        }

        /* Write data back to device */
        if (lwow_reset_raw(ow) == lwowOK) {
 80063e6:	68f8      	ldr	r0, [r7, #12]
 80063e8:	f000 f937 	bl	800665a <lwow_reset_raw>
 80063ec:	4603      	mov	r3, r0
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d12b      	bne.n	800644a <lwow_ds18x20_set_resolution_raw+0x150>
            lwow_match_rom_raw(ow, rom_id);
 80063f2:	68b9      	ldr	r1, [r7, #8]
 80063f4:	68f8      	ldr	r0, [r7, #12]
 80063f6:	f000 fabf 	bl	8006978 <lwow_match_rom_raw>
            lwow_write_byte_ex_raw(ow, LWOW_CMD_WSCRATCHPAD, NULL);
 80063fa:	2200      	movs	r2, #0
 80063fc:	214e      	movs	r1, #78	; 0x4e
 80063fe:	68f8      	ldr	r0, [r7, #12]
 8006400:	f000 f96f 	bl	80066e2 <lwow_write_byte_ex_raw>

            lwow_write_byte_ex_raw(ow, th, NULL);
 8006404:	7dbb      	ldrb	r3, [r7, #22]
 8006406:	2200      	movs	r2, #0
 8006408:	4619      	mov	r1, r3
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f000 f969 	bl	80066e2 <lwow_write_byte_ex_raw>
            lwow_write_byte_ex_raw(ow, tl, NULL);
 8006410:	7d7b      	ldrb	r3, [r7, #21]
 8006412:	2200      	movs	r2, #0
 8006414:	4619      	mov	r1, r3
 8006416:	68f8      	ldr	r0, [r7, #12]
 8006418:	f000 f963 	bl	80066e2 <lwow_write_byte_ex_raw>
            lwow_write_byte_ex_raw(ow, conf, NULL);
 800641c:	7d3b      	ldrb	r3, [r7, #20]
 800641e:	2200      	movs	r2, #0
 8006420:	4619      	mov	r1, r3
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f000 f95d 	bl	80066e2 <lwow_write_byte_ex_raw>

            /* Copy scratchpad to non-volatile memory */
            if (lwow_reset_raw(ow) == lwowOK) {
 8006428:	68f8      	ldr	r0, [r7, #12]
 800642a:	f000 f916 	bl	800665a <lwow_reset_raw>
 800642e:	4603      	mov	r3, r0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d10a      	bne.n	800644a <lwow_ds18x20_set_resolution_raw+0x150>
                lwow_match_rom_raw(ow, rom_id);
 8006434:	68b9      	ldr	r1, [r7, #8]
 8006436:	68f8      	ldr	r0, [r7, #12]
 8006438:	f000 fa9e 	bl	8006978 <lwow_match_rom_raw>
                lwow_write_byte_ex_raw(ow, LWOW_CMD_CPYSCRATCHPAD, NULL);
 800643c:	2200      	movs	r2, #0
 800643e:	2148      	movs	r1, #72	; 0x48
 8006440:	68f8      	ldr	r0, [r7, #12]
 8006442:	f000 f94e 	bl	80066e2 <lwow_write_byte_ex_raw>
                res = 1;
 8006446:	2301      	movs	r3, #1
 8006448:	75fb      	strb	r3, [r7, #23]
            }
        }
    }
    return res;
 800644a:	7dfb      	ldrb	r3, [r7, #23]
}
 800644c:	4618      	mov	r0, r3
 800644e:	3718      	adds	r7, #24
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}

08006454 <lwow_ds18x20_set_resolution>:
/**
 * \copydoc         lwow_ds18x20_set_resolution_raw
 * \note            This function is thread-safe
 */
uint8_t
lwow_ds18x20_set_resolution(lwow_t* const ow, const lwow_rom_t* const rom_id, const uint8_t bits) {
 8006454:	b580      	push	{r7, lr}
 8006456:	b086      	sub	sp, #24
 8006458:	af00      	add	r7, sp, #0
 800645a:	60f8      	str	r0, [r7, #12]
 800645c:	60b9      	str	r1, [r7, #8]
 800645e:	4613      	mov	r3, r2
 8006460:	71fb      	strb	r3, [r7, #7]
    uint8_t res;

    LWOW_ASSERT0("ow != NULL", ow != NULL);
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <lwow_ds18x20_set_resolution+0x18>
 8006468:	2300      	movs	r3, #0
 800646a:	e021      	b.n	80064b0 <lwow_ds18x20_set_resolution+0x5c>
    LWOW_ASSERT0("bits >= 9 && bits <= 12", bits >= 9 && bits <= 12);
 800646c:	79fb      	ldrb	r3, [r7, #7]
 800646e:	2b08      	cmp	r3, #8
 8006470:	d902      	bls.n	8006478 <lwow_ds18x20_set_resolution+0x24>
 8006472:	79fb      	ldrb	r3, [r7, #7]
 8006474:	2b0c      	cmp	r3, #12
 8006476:	d901      	bls.n	800647c <lwow_ds18x20_set_resolution+0x28>
 8006478:	2300      	movs	r3, #0
 800647a:	e019      	b.n	80064b0 <lwow_ds18x20_set_resolution+0x5c>
    LWOW_ASSERT0("lwow_ds18x20_is_b(ow, rom_id)", lwow_ds18x20_is_b(ow, rom_id));
 800647c:	68b9      	ldr	r1, [r7, #8]
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f000 f81a 	bl	80064b8 <lwow_ds18x20_is_b>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d101      	bne.n	800648e <lwow_ds18x20_set_resolution+0x3a>
 800648a:	2300      	movs	r3, #0
 800648c:	e010      	b.n	80064b0 <lwow_ds18x20_set_resolution+0x5c>

    lwow_protect(ow, 1);
 800648e:	2101      	movs	r1, #1
 8006490:	68f8      	ldr	r0, [r7, #12]
 8006492:	f000 f8be 	bl	8006612 <lwow_protect>
    res = lwow_ds18x20_set_resolution_raw(ow, rom_id, bits);
 8006496:	79fb      	ldrb	r3, [r7, #7]
 8006498:	461a      	mov	r2, r3
 800649a:	68b9      	ldr	r1, [r7, #8]
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f7ff ff2c 	bl	80062fa <lwow_ds18x20_set_resolution_raw>
 80064a2:	4603      	mov	r3, r0
 80064a4:	75fb      	strb	r3, [r7, #23]
    lwow_unprotect(ow, 1);
 80064a6:	2101      	movs	r1, #1
 80064a8:	68f8      	ldr	r0, [r7, #12]
 80064aa:	f000 f8c4 	bl	8006636 <lwow_unprotect>
    return res;
 80064ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80064b0:	4618      	mov	r0, r3
 80064b2:	3718      	adds	r7, #24
 80064b4:	46bd      	mov	sp, r7
 80064b6:	bd80      	pop	{r7, pc}

080064b8 <lwow_ds18x20_is_b>:
 * \param[in]       rom_id: 1-Wire device address to test against `DS18B20`
 * \return          `1` on success, `0` otherwise
 * \note            This function is reentrant
 */
uint8_t
lwow_ds18x20_is_b(lwow_t* const ow, const lwow_rom_t* const rom_id) {
 80064b8:	b480      	push	{r7}
 80064ba:	b083      	sub	sp, #12
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
    LWOW_ASSERT0("ow != NULL", ow != NULL);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <lwow_ds18x20_is_b+0x14>
 80064c8:	2300      	movs	r3, #0
 80064ca:	e00b      	b.n	80064e4 <lwow_ds18x20_is_b+0x2c>
    LWOW_ASSERT0("rom_id != NULL", rom_id != NULL);
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d101      	bne.n	80064d6 <lwow_ds18x20_is_b+0x1e>
 80064d2:	2300      	movs	r3, #0
 80064d4:	e006      	b.n	80064e4 <lwow_ds18x20_is_b+0x2c>

    LWOW_UNUSED(ow);
    return rom_id->rom[0] == 0x28;
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	2b28      	cmp	r3, #40	; 0x28
 80064dc:	bf0c      	ite	eq
 80064de:	2301      	moveq	r3, #1
 80064e0:	2300      	movne	r3, #0
 80064e2:	b2db      	uxtb	r3, r3
}
 80064e4:	4618      	mov	r0, r3
 80064e6:	370c      	adds	r7, #12
 80064e8:	46bd      	mov	sp, r7
 80064ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ee:	4770      	bx	lr

080064f0 <lwow_ds18x20_is_s>:
 * \param[in]       rom_id: 1-Wire device address to test against `DS18S20`
 * \return          `1` on success, `0` otherwise
 * \note            This function is reentrant
 */
uint8_t
lwow_ds18x20_is_s(lwow_t* const ow, const lwow_rom_t* const rom_id) {
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
    LWOW_ASSERT0("ow != NULL", ow != NULL);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d101      	bne.n	8006504 <lwow_ds18x20_is_s+0x14>
 8006500:	2300      	movs	r3, #0
 8006502:	e00b      	b.n	800651c <lwow_ds18x20_is_s+0x2c>
    LWOW_ASSERT0("rom_id != NULL", rom_id != NULL);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <lwow_ds18x20_is_s+0x1e>
 800650a:	2300      	movs	r3, #0
 800650c:	e006      	b.n	800651c <lwow_ds18x20_is_s+0x2c>

    LWOW_UNUSED(ow);
    return rom_id->rom[0] == 0x10;
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	781b      	ldrb	r3, [r3, #0]
 8006512:	2b10      	cmp	r3, #16
 8006514:	bf0c      	ite	eq
 8006516:	2301      	moveq	r3, #1
 8006518:	2300      	movne	r3, #0
 800651a:	b2db      	uxtb	r3, r3
}
 800651c:	4618      	mov	r0, r3
 800651e:	370c      	adds	r7, #12
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <prv_send_bit>:
 * \param[in]       btw: Bit to send, either `1` or `0`
 * \param[out]      btr: Pointer to output variable to write read bit
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
static lwowr_t
prv_send_bit(lwow_t* const ow, uint8_t btw, uint8_t* btr) {
 8006528:	b590      	push	{r4, r7, lr}
 800652a:	b087      	sub	sp, #28
 800652c:	af00      	add	r7, sp, #0
 800652e:	60f8      	str	r0, [r7, #12]
 8006530:	460b      	mov	r3, r1
 8006532:	607a      	str	r2, [r7, #4]
 8006534:	72fb      	strb	r3, [r7, #11]
    uint8_t b;

    SET_NOT_NULL(btr, 0);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d002      	beq.n	8006542 <prv_send_bit+0x1a>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2200      	movs	r2, #0
 8006540:	701a      	strb	r2, [r3, #0]

    /*
     * To send logical 1 over 1-wire, send 0xFF over UART
     * To send logical 0 over 1-wire, send 0x00 over UART
     */
    btw = btw > 0 ? 0xFF : 0x00; /* Convert to 0 or 1 */
 8006542:	7afb      	ldrb	r3, [r7, #11]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d001      	beq.n	800654c <prv_send_bit+0x24>
 8006548:	23ff      	movs	r3, #255	; 0xff
 800654a:	e000      	b.n	800654e <prv_send_bit+0x26>
 800654c:	2300      	movs	r3, #0
 800654e:	72fb      	strb	r3, [r7, #11]
    if (!ow->ll_drv->tx_rx(&btw, &b, 1, ow->arg)) {
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	68dc      	ldr	r4, [r3, #12]
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	68db      	ldr	r3, [r3, #12]
 800655a:	f107 0117 	add.w	r1, r7, #23
 800655e:	f107 000b 	add.w	r0, r7, #11
 8006562:	2201      	movs	r2, #1
 8006564:	47a0      	blx	r4
 8006566:	4603      	mov	r3, r0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d101      	bne.n	8006570 <prv_send_bit+0x48>
        return lwowERRTXRX; /* Transmit error */
 800656c:	2303      	movs	r3, #3
 800656e:	e00d      	b.n	800658c <prv_send_bit+0x64>
    }
    b = b == 0xFF ? 1 : 0; /* Go to bit values */
 8006570:	7dfb      	ldrb	r3, [r7, #23]
 8006572:	2bff      	cmp	r3, #255	; 0xff
 8006574:	bf0c      	ite	eq
 8006576:	2301      	moveq	r3, #1
 8006578:	2300      	movne	r3, #0
 800657a:	b2db      	uxtb	r3, r3
 800657c:	75fb      	strb	r3, [r7, #23]
    SET_NOT_NULL(btr, b);  /* Set new byte */
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d002      	beq.n	800658a <prv_send_bit+0x62>
 8006584:	7dfa      	ldrb	r2, [r7, #23]
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	701a      	strb	r2, [r3, #0]
    return lwowOK;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	371c      	adds	r7, #28
 8006590:	46bd      	mov	sp, r7
 8006592:	bd90      	pop	{r4, r7, pc}

08006594 <lwow_init>:
 * \param[in]       ll_drv: Low-level driver
 * \param[in]       arg: Custom argument
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_init(lwow_t* const ow, const lwow_ll_drv_t* const ll_drv, void* arg) {
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	60b9      	str	r1, [r7, #8]
 800659e:	607a      	str	r2, [r7, #4]
    LWOW_ASSERT("ow != NULL", ow != NULL);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d101      	bne.n	80065aa <lwow_init+0x16>
 80065a6:	2305      	movs	r3, #5
 80065a8:	e02f      	b.n	800660a <lwow_init+0x76>
    LWOW_ASSERT("ll_drv != NULL", ll_drv != NULL);
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d101      	bne.n	80065b4 <lwow_init+0x20>
 80065b0:	2305      	movs	r3, #5
 80065b2:	e02a      	b.n	800660a <lwow_init+0x76>
    LWOW_ASSERT("ll_drv->init != NULL", ll_drv->init != NULL);
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d101      	bne.n	80065c0 <lwow_init+0x2c>
 80065bc:	2305      	movs	r3, #5
 80065be:	e024      	b.n	800660a <lwow_init+0x76>
    LWOW_ASSERT("ll_drv->deinit != NULL", ll_drv->deinit != NULL);
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	685b      	ldr	r3, [r3, #4]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d101      	bne.n	80065cc <lwow_init+0x38>
 80065c8:	2305      	movs	r3, #5
 80065ca:	e01e      	b.n	800660a <lwow_init+0x76>
    LWOW_ASSERT("ll_drv->set_baudrate != NULL", ll_drv->set_baudrate != NULL);
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d101      	bne.n	80065d8 <lwow_init+0x44>
 80065d4:	2305      	movs	r3, #5
 80065d6:	e018      	b.n	800660a <lwow_init+0x76>
    LWOW_ASSERT("ll_drv->tx_rx != NULL", ll_drv->tx_rx != NULL);
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d101      	bne.n	80065e4 <lwow_init+0x50>
 80065e0:	2305      	movs	r3, #5
 80065e2:	e012      	b.n	800660a <lwow_init+0x76>

    ow->arg = arg;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	687a      	ldr	r2, [r7, #4]
 80065e8:	60da      	str	r2, [r3, #12]
    ow->ll_drv = ll_drv;              /* Assign low-level driver */
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	68ba      	ldr	r2, [r7, #8]
 80065ee:	611a      	str	r2, [r3, #16]
    if (!ow->ll_drv->init(ow->arg)) { /* Init low-level directly */
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	691b      	ldr	r3, [r3, #16]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68fa      	ldr	r2, [r7, #12]
 80065f8:	68d2      	ldr	r2, [r2, #12]
 80065fa:	4610      	mov	r0, r2
 80065fc:	4798      	blx	r3
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d101      	bne.n	8006608 <lwow_init+0x74>
        return lwowERR;
 8006604:	2306      	movs	r3, #6
 8006606:	e000      	b.n	800660a <lwow_init+0x76>
    if (!lwow_sys_mutex_create(&ow->mutex, arg)) {
        ow->ll_drv->deinit(ow->arg); /* Deinit low-level */
        return lwowERR;
    }
#endif /* LWOW_CFG_OS */
    return lwowOK;
 8006608:	2300      	movs	r3, #0
}
 800660a:	4618      	mov	r0, r3
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}

08006612 <lwow_protect>:
 * \param[in,out]   ow: 1-Wire handle
 * \param[in]       protect: Set to `1` to protect core, `0` otherwise
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_protect(lwow_t* const ow, const uint8_t protect) {
 8006612:	b480      	push	{r7}
 8006614:	b083      	sub	sp, #12
 8006616:	af00      	add	r7, sp, #0
 8006618:	6078      	str	r0, [r7, #4]
 800661a:	460b      	mov	r3, r1
 800661c:	70fb      	strb	r3, [r7, #3]
    LWOW_ASSERT("ow != NULL", ow != NULL);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d101      	bne.n	8006628 <lwow_protect+0x16>
 8006624:	2305      	movs	r3, #5
 8006626:	e000      	b.n	800662a <lwow_protect+0x18>
    }
#else
    (void)ow;
    (void)protect;
#endif /* LWOW_CFG_OS */
    return lwowOK;
 8006628:	2300      	movs	r3, #0
}
 800662a:	4618      	mov	r0, r3
 800662c:	370c      	adds	r7, #12
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr

08006636 <lwow_unprotect>:
 * \param[in,out]   ow: 1-Wire handle
 * \param[in]       protect: Set to `1` to protect core, `0` otherwise
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_unprotect(lwow_t* const ow, const uint8_t protect) {
 8006636:	b480      	push	{r7}
 8006638:	b083      	sub	sp, #12
 800663a:	af00      	add	r7, sp, #0
 800663c:	6078      	str	r0, [r7, #4]
 800663e:	460b      	mov	r3, r1
 8006640:	70fb      	strb	r3, [r7, #3]
    LWOW_ASSERT("ow != NULL", ow != NULL);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d101      	bne.n	800664c <lwow_unprotect+0x16>
 8006648:	2305      	movs	r3, #5
 800664a:	e000      	b.n	800664e <lwow_unprotect+0x18>
    }
#else
    (void)ow;
    (void)protect;
#endif /* LWOW_CFG_OS */
    return lwowOK;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr

0800665a <lwow_reset_raw>:
 * \brief           Reset 1-Wire bus and set connected devices to idle state
 * \param[in,out]   ow: 1-Wire handle
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_reset_raw(lwow_t* const ow) {
 800665a:	b590      	push	{r4, r7, lr}
 800665c:	b085      	sub	sp, #20
 800665e:	af00      	add	r7, sp, #0
 8006660:	6078      	str	r0, [r7, #4]
    uint8_t b;

    LWOW_ASSERT("ow != NULL", ow != NULL);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d101      	bne.n	800666c <lwow_reset_raw+0x12>
 8006668:	2305      	movs	r3, #5
 800666a:	e036      	b.n	80066da <lwow_reset_raw+0x80>

    /* First send reset pulse */
    b = OW_RESET_BYTE; /* Set reset sequence byte = 0xF0 */
 800666c:	23f0      	movs	r3, #240	; 0xf0
 800666e:	73fb      	strb	r3, [r7, #15]
    if (!ow->ll_drv->set_baudrate(9600, ow->arg)) {
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	691b      	ldr	r3, [r3, #16]
 8006674:	689b      	ldr	r3, [r3, #8]
 8006676:	687a      	ldr	r2, [r7, #4]
 8006678:	68d2      	ldr	r2, [r2, #12]
 800667a:	4611      	mov	r1, r2
 800667c:	f44f 5016 	mov.w	r0, #9600	; 0x2580
 8006680:	4798      	blx	r3
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d101      	bne.n	800668c <lwow_reset_raw+0x32>
        return lwowERRBAUD; /* Error setting baudrate */
 8006688:	2304      	movs	r3, #4
 800668a:	e026      	b.n	80066da <lwow_reset_raw+0x80>
    }
    if (!ow->ll_drv->tx_rx(&b, &b, 1, ow->arg)) {
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	691b      	ldr	r3, [r3, #16]
 8006690:	68dc      	ldr	r4, [r3, #12]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f107 010f 	add.w	r1, r7, #15
 800669a:	f107 000f 	add.w	r0, r7, #15
 800669e:	2201      	movs	r2, #1
 80066a0:	47a0      	blx	r4
 80066a2:	4603      	mov	r3, r0
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d101      	bne.n	80066ac <lwow_reset_raw+0x52>
        return lwowERRTXRX; /* Error with data exchange */
 80066a8:	2303      	movs	r3, #3
 80066aa:	e016      	b.n	80066da <lwow_reset_raw+0x80>
    }
    if (!ow->ll_drv->set_baudrate(115200, ow->arg)) {
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	691b      	ldr	r3, [r3, #16]
 80066b0:	689b      	ldr	r3, [r3, #8]
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	68d2      	ldr	r2, [r2, #12]
 80066b6:	4611      	mov	r1, r2
 80066b8:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 80066bc:	4798      	blx	r3
 80066be:	4603      	mov	r3, r0
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d101      	bne.n	80066c8 <lwow_reset_raw+0x6e>
        return lwowERRBAUD; /* Error setting baudrate */
 80066c4:	2304      	movs	r3, #4
 80066c6:	e008      	b.n	80066da <lwow_reset_raw+0x80>
    }

    /* Check if there is reply from any device */
    if (b == 0 || b == OW_RESET_BYTE) {
 80066c8:	7bfb      	ldrb	r3, [r7, #15]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d002      	beq.n	80066d4 <lwow_reset_raw+0x7a>
 80066ce:	7bfb      	ldrb	r3, [r7, #15]
 80066d0:	2bf0      	cmp	r3, #240	; 0xf0
 80066d2:	d101      	bne.n	80066d8 <lwow_reset_raw+0x7e>
        return lwowERRPRESENCE;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e000      	b.n	80066da <lwow_reset_raw+0x80>
    }
    return lwowOK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3714      	adds	r7, #20
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd90      	pop	{r4, r7, pc}

080066e2 <lwow_write_byte_ex_raw>:
 * \param[in]       btw: Byte to write
 * \param[out]      br: Pointer to read value. Set to `NULL` if not used
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_write_byte_ex_raw(lwow_t* const ow, const uint8_t btw, uint8_t* const br) {
 80066e2:	b590      	push	{r4, r7, lr}
 80066e4:	b089      	sub	sp, #36	; 0x24
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	60f8      	str	r0, [r7, #12]
 80066ea:	460b      	mov	r3, r1
 80066ec:	607a      	str	r2, [r7, #4]
 80066ee:	72fb      	strb	r3, [r7, #11]
    uint8_t tr[8];

    LWOW_ASSERT("ow != NULL", ow != NULL);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <lwow_write_byte_ex_raw+0x18>
 80066f6:	2305      	movs	r3, #5
 80066f8:	e054      	b.n	80067a4 <lwow_write_byte_ex_raw+0xc2>
    SET_NOT_NULL(br, 0);
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d002      	beq.n	8006706 <lwow_write_byte_ex_raw+0x24>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	701a      	strb	r2, [r3, #0]

    /* Prepare output data */
    for (uint8_t i = 0; i < 8; ++i) {
 8006706:	2300      	movs	r3, #0
 8006708:	77fb      	strb	r3, [r7, #31]
 800670a:	e012      	b.n	8006732 <lwow_write_byte_ex_raw+0x50>
        /*
         * If we have to send high bit, set byte as 0xFF,
         * otherwise set it as low bit, 0x00
         */
        tr[i] = (btw & (1 << i)) ? 0xFF : 0x00;
 800670c:	7afa      	ldrb	r2, [r7, #11]
 800670e:	7ffb      	ldrb	r3, [r7, #31]
 8006710:	fa42 f303 	asr.w	r3, r2, r3
 8006714:	f003 0301 	and.w	r3, r3, #1
 8006718:	2b00      	cmp	r3, #0
 800671a:	d001      	beq.n	8006720 <lwow_write_byte_ex_raw+0x3e>
 800671c:	22ff      	movs	r2, #255	; 0xff
 800671e:	e000      	b.n	8006722 <lwow_write_byte_ex_raw+0x40>
 8006720:	2200      	movs	r2, #0
 8006722:	7ffb      	ldrb	r3, [r7, #31]
 8006724:	3320      	adds	r3, #32
 8006726:	443b      	add	r3, r7
 8006728:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (uint8_t i = 0; i < 8; ++i) {
 800672c:	7ffb      	ldrb	r3, [r7, #31]
 800672e:	3301      	adds	r3, #1
 8006730:	77fb      	strb	r3, [r7, #31]
 8006732:	7ffb      	ldrb	r3, [r7, #31]
 8006734:	2b07      	cmp	r3, #7
 8006736:	d9e9      	bls.n	800670c <lwow_write_byte_ex_raw+0x2a>

    /*
     * Exchange data on UART level,
     * send single byte for each bit = 8 bytes
     */
    if (!ow->ll_drv->tx_rx(tr, tr, 8, ow->arg)) {
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	68dc      	ldr	r4, [r3, #12]
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	f107 0114 	add.w	r1, r7, #20
 8006746:	f107 0014 	add.w	r0, r7, #20
 800674a:	2208      	movs	r2, #8
 800674c:	47a0      	blx	r4
 800674e:	4603      	mov	r3, r0
 8006750:	2b00      	cmp	r3, #0
 8006752:	d101      	bne.n	8006758 <lwow_write_byte_ex_raw+0x76>
        return lwowERRTXRX;
 8006754:	2303      	movs	r3, #3
 8006756:	e025      	b.n	80067a4 <lwow_write_byte_ex_raw+0xc2>
    }

    /* Update output value */
    if (br != NULL) {
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d021      	beq.n	80067a2 <lwow_write_byte_ex_raw+0xc0>
        uint8_t r = 0;
 800675e:	2300      	movs	r3, #0
 8006760:	77bb      	strb	r3, [r7, #30]
        /*
         * Check received data. If we read 0xFF,
         * our logical write 1 was successful, otherwise it was 0.
         */
        for (uint8_t i = 0; i < 8; ++i) {
 8006762:	2300      	movs	r3, #0
 8006764:	777b      	strb	r3, [r7, #29]
 8006766:	e013      	b.n	8006790 <lwow_write_byte_ex_raw+0xae>
            if (tr[i] == 0xFF) {
 8006768:	7f7b      	ldrb	r3, [r7, #29]
 800676a:	3320      	adds	r3, #32
 800676c:	443b      	add	r3, r7
 800676e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8006772:	2bff      	cmp	r3, #255	; 0xff
 8006774:	d109      	bne.n	800678a <lwow_write_byte_ex_raw+0xa8>
                r |= 0x01 << i;
 8006776:	7f7b      	ldrb	r3, [r7, #29]
 8006778:	2201      	movs	r2, #1
 800677a:	fa02 f303 	lsl.w	r3, r2, r3
 800677e:	b25a      	sxtb	r2, r3
 8006780:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8006784:	4313      	orrs	r3, r2
 8006786:	b25b      	sxtb	r3, r3
 8006788:	77bb      	strb	r3, [r7, #30]
        for (uint8_t i = 0; i < 8; ++i) {
 800678a:	7f7b      	ldrb	r3, [r7, #29]
 800678c:	3301      	adds	r3, #1
 800678e:	777b      	strb	r3, [r7, #29]
 8006790:	7f7b      	ldrb	r3, [r7, #29]
 8006792:	2b07      	cmp	r3, #7
 8006794:	d9e8      	bls.n	8006768 <lwow_write_byte_ex_raw+0x86>
            }
        }
        SET_NOT_NULL(br, r);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d002      	beq.n	80067a2 <lwow_write_byte_ex_raw+0xc0>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	7fba      	ldrb	r2, [r7, #30]
 80067a0:	701a      	strb	r2, [r3, #0]
    }
    return lwowOK;
 80067a2:	2300      	movs	r3, #0
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	3724      	adds	r7, #36	; 0x24
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd90      	pop	{r4, r7, pc}

080067ac <lwow_read_byte_ex_raw>:
 * \param[in,out]   ow: 1-Wire handle
 * \param[out]      br: Pointer to save read value
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_read_byte_ex_raw(lwow_t* const ow, uint8_t* const br) {
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b082      	sub	sp, #8
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
 80067b4:	6039      	str	r1, [r7, #0]
    LWOW_ASSERT("ow != NULL", ow != NULL);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d101      	bne.n	80067c0 <lwow_read_byte_ex_raw+0x14>
 80067bc:	2305      	movs	r3, #5
 80067be:	e00a      	b.n	80067d6 <lwow_read_byte_ex_raw+0x2a>
    LWOW_ASSERT("br != NULL", br != NULL);
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d101      	bne.n	80067ca <lwow_read_byte_ex_raw+0x1e>
 80067c6:	2305      	movs	r3, #5
 80067c8:	e005      	b.n	80067d6 <lwow_read_byte_ex_raw+0x2a>
     * When we want to read byte over 1-Wire,
     * we have to send all bits as 1 and check if slave pulls line down.
     *
     * According to slave reactions, we can later construct received bytes
     */
    return lwow_write_byte_ex_raw(ow, 0xFF, br);
 80067ca:	683a      	ldr	r2, [r7, #0]
 80067cc:	21ff      	movs	r1, #255	; 0xff
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f7ff ff87 	bl	80066e2 <lwow_write_byte_ex_raw>
 80067d4:	4603      	mov	r3, r0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3708      	adds	r7, #8
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <lwow_read_bit_ex_raw>:
 * \param[in,out]   ow: 1-Wire handle
 * \param[out]      br: Pointer to save read value, either `1` or `0`
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_read_bit_ex_raw(lwow_t* const ow, uint8_t* const br) {
 80067de:	b580      	push	{r7, lr}
 80067e0:	b082      	sub	sp, #8
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	6078      	str	r0, [r7, #4]
 80067e6:	6039      	str	r1, [r7, #0]
    LWOW_ASSERT("ow != NULL", ow != NULL);
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d101      	bne.n	80067f2 <lwow_read_bit_ex_raw+0x14>
 80067ee:	2305      	movs	r3, #5
 80067f0:	e00a      	b.n	8006808 <lwow_read_bit_ex_raw+0x2a>
    LWOW_ASSERT("br != NULL", br != NULL);
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d101      	bne.n	80067fc <lwow_read_bit_ex_raw+0x1e>
 80067f8:	2305      	movs	r3, #5
 80067fa:	e005      	b.n	8006808 <lwow_read_bit_ex_raw+0x2a>

    return prv_send_bit(ow, 1, br); /* Send bit as `1` and read the response */
 80067fc:	683a      	ldr	r2, [r7, #0]
 80067fe:	2101      	movs	r1, #1
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f7ff fe91 	bl	8006528 <prv_send_bit>
 8006806:	4603      	mov	r3, r0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3708      	adds	r7, #8
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}

08006810 <lwow_search_reset_raw>:
 * \brief           Reset search
 * \param[in,out]   ow: 1-Wire handle
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_search_reset_raw(lwow_t* const ow) {
 8006810:	b480      	push	{r7}
 8006812:	b083      	sub	sp, #12
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
    LWOW_ASSERT("ow != NULL", ow != NULL);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d101      	bne.n	8006822 <lwow_search_reset_raw+0x12>
 800681e:	2305      	movs	r3, #5
 8006820:	e003      	b.n	800682a <lwow_search_reset_raw+0x1a>

    ow->disrepancy = OW_FIRST_DEV; /* Reset disrepancy to default value */
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	22ff      	movs	r2, #255	; 0xff
 8006826:	721a      	strb	r2, [r3, #8]
    return lwowOK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	370c      	adds	r7, #12
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr

08006836 <lwow_search_with_command_raw>:
 * \param[in]       cmd: command to use for search operation
 * \param[out]      rom_id: Pointer to ROM structure to store address
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_search_with_command_raw(lwow_t* const ow, const uint8_t cmd, lwow_rom_t* const rom_id) {
 8006836:	b580      	push	{r7, lr}
 8006838:	b088      	sub	sp, #32
 800683a:	af00      	add	r7, sp, #0
 800683c:	60f8      	str	r0, [r7, #12]
 800683e:	460b      	mov	r3, r1
 8006840:	607a      	str	r2, [r7, #4]
 8006842:	72fb      	strb	r3, [r7, #11]
    lwowr_t res;
    uint8_t id_bit_number, next_disrepancy, *id;

    LWOW_ASSERT("ow != NULL", ow != NULL);
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <lwow_search_with_command_raw+0x18>
 800684a:	2305      	movs	r3, #5
 800684c:	e090      	b.n	8006970 <lwow_search_with_command_raw+0x13a>
    LWOW_ASSERT("rom_id != NULL", rom_id != NULL);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d101      	bne.n	8006858 <lwow_search_with_command_raw+0x22>
 8006854:	2305      	movs	r3, #5
 8006856:	e08b      	b.n	8006970 <lwow_search_with_command_raw+0x13a>

    id = ow->rom.rom;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	61bb      	str	r3, [r7, #24]

    /* Check for last device */
    if (ow->disrepancy == 0) {
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	7a1b      	ldrb	r3, [r3, #8]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d104      	bne.n	800686e <lwow_search_with_command_raw+0x38>
        lwow_search_reset_raw(ow); /* Reset search for next search */
 8006864:	68f8      	ldr	r0, [r7, #12]
 8006866:	f7ff ffd3 	bl	8006810 <lwow_search_reset_raw>
        return lwowERRNODEV;       /* No devices anymore */
 800686a:	2302      	movs	r3, #2
 800686c:	e080      	b.n	8006970 <lwow_search_with_command_raw+0x13a>
    }

    /* Step 1: Reset all devices on 1-Wire line to be able to listen for new command */
    if ((res = lwow_reset_raw(ow)) != lwowOK) {
 800686e:	68f8      	ldr	r0, [r7, #12]
 8006870:	f7ff fef3 	bl	800665a <lwow_reset_raw>
 8006874:	4603      	mov	r3, r0
 8006876:	75bb      	strb	r3, [r7, #22]
 8006878:	7dbb      	ldrb	r3, [r7, #22]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d001      	beq.n	8006882 <lwow_search_with_command_raw+0x4c>
        return res;
 800687e:	7dbb      	ldrb	r3, [r7, #22]
 8006880:	e076      	b.n	8006970 <lwow_search_with_command_raw+0x13a>
    }

    /* Step 2: Send search rom command for all devices on 1-Wire */
    lwow_write_byte_ex_raw(ow, cmd, NULL); /* Start with search ROM command */
 8006882:	7afb      	ldrb	r3, [r7, #11]
 8006884:	2200      	movs	r2, #0
 8006886:	4619      	mov	r1, r3
 8006888:	68f8      	ldr	r0, [r7, #12]
 800688a:	f7ff ff2a 	bl	80066e2 <lwow_write_byte_ex_raw>
    next_disrepancy = OW_LAST_DEV;         /* This is currently last device */
 800688e:	2300      	movs	r3, #0
 8006890:	77bb      	strb	r3, [r7, #30]

    for (id_bit_number = 64; id_bit_number > 0;) {
 8006892:	2340      	movs	r3, #64	; 0x40
 8006894:	77fb      	strb	r3, [r7, #31]
 8006896:	e057      	b.n	8006948 <lwow_search_with_command_raw+0x112>
        uint8_t b, b_cpl;
        for (uint8_t j = 8; j > 0; --j, --id_bit_number) {
 8006898:	2308      	movs	r3, #8
 800689a:	75fb      	strb	r3, [r7, #23]
 800689c:	e04e      	b.n	800693c <lwow_search_with_command_raw+0x106>
            /* Read first bit and its complimentary one */
            if (prv_send_bit(ow, 1, &b) != lwowOK || prv_send_bit(ow, 1, &b_cpl) != lwowOK) {
 800689e:	f107 0315 	add.w	r3, r7, #21
 80068a2:	461a      	mov	r2, r3
 80068a4:	2101      	movs	r1, #1
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f7ff fe3e 	bl	8006528 <prv_send_bit>
 80068ac:	4603      	mov	r3, r0
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d109      	bne.n	80068c6 <lwow_search_with_command_raw+0x90>
 80068b2:	f107 0314 	add.w	r3, r7, #20
 80068b6:	461a      	mov	r2, r3
 80068b8:	2101      	movs	r1, #1
 80068ba:	68f8      	ldr	r0, [r7, #12]
 80068bc:	f7ff fe34 	bl	8006528 <prv_send_bit>
 80068c0:	4603      	mov	r3, r0
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d001      	beq.n	80068ca <lwow_search_with_command_raw+0x94>
                return lwowERRTXRX;
 80068c6:	2303      	movs	r3, #3
 80068c8:	e052      	b.n	8006970 <lwow_search_with_command_raw+0x13a>
             *
             *  - Single device connected on 1-Wire or
             *  - All devices on 1-Wire have the same bit value at current position
             *      - In this case, we move to direction of b value
             */
            if (b && b_cpl) {
 80068ca:	7d7b      	ldrb	r3, [r7, #21]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d002      	beq.n	80068d6 <lwow_search_with_command_raw+0xa0>
 80068d0:	7d3b      	ldrb	r3, [r7, #20]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d13c      	bne.n	8006950 <lwow_search_with_command_raw+0x11a>
                goto out; /* We do not have device connected */
            } else if (!b && !b_cpl) {
 80068d6:	7d7b      	ldrb	r3, [r7, #21]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d116      	bne.n	800690a <lwow_search_with_command_raw+0xd4>
 80068dc:	7d3b      	ldrb	r3, [r7, #20]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d113      	bne.n	800690a <lwow_search_with_command_raw+0xd4>
                 *  - Previous ROM address bit 0 was 1 and known diff is different than reading
                 *
                 * Because we shift *id variable down by 1 bit every iteration,
                 * *id & 0x01 always returns 1 if bit on previous ROM is the same as current bit
                 */
                if (id_bit_number < ow->disrepancy || ((*id & 0x01) && ow->disrepancy != id_bit_number)) {
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	7a1b      	ldrb	r3, [r3, #8]
 80068e6:	7ffa      	ldrb	r2, [r7, #31]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d30a      	bcc.n	8006902 <lwow_search_with_command_raw+0xcc>
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	781b      	ldrb	r3, [r3, #0]
 80068f0:	f003 0301 	and.w	r3, r3, #1
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d008      	beq.n	800690a <lwow_search_with_command_raw+0xd4>
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	7a1b      	ldrb	r3, [r3, #8]
 80068fc:	7ffa      	ldrb	r2, [r7, #31]
 80068fe:	429a      	cmp	r2, r3
 8006900:	d003      	beq.n	800690a <lwow_search_with_command_raw+0xd4>
                    b = 1;
 8006902:	2301      	movs	r3, #1
 8006904:	757b      	strb	r3, [r7, #21]
                    next_disrepancy = id_bit_number;
 8006906:	7ffb      	ldrb	r3, [r7, #31]
 8006908:	77bb      	strb	r3, [r7, #30]
             * will go to blocked state and will wait for next reset sequence
             *
             * In case of "collision", we decide here which devices we will
             * continue to scan (binary tree)
             */
            prv_send_bit(ow, b, NULL);
 800690a:	7d7b      	ldrb	r3, [r7, #21]
 800690c:	2200      	movs	r2, #0
 800690e:	4619      	mov	r1, r3
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f7ff fe09 	bl	8006528 <prv_send_bit>

            /*
             * Because we shift down *id each iteration, we have to position bit value to the MSB position
             * and it will be automatically positioned correct way.
             */
            *id = (*id >> 0x01) | (b << 0x07); /* Shift ROM byte down and add next, protocol is LSB first */
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	085b      	lsrs	r3, r3, #1
 800691c:	b2db      	uxtb	r3, r3
 800691e:	b25a      	sxtb	r2, r3
 8006920:	7d7b      	ldrb	r3, [r7, #21]
 8006922:	01db      	lsls	r3, r3, #7
 8006924:	b25b      	sxtb	r3, r3
 8006926:	4313      	orrs	r3, r2
 8006928:	b25b      	sxtb	r3, r3
 800692a:	b2da      	uxtb	r2, r3
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	701a      	strb	r2, [r3, #0]
        for (uint8_t j = 8; j > 0; --j, --id_bit_number) {
 8006930:	7dfb      	ldrb	r3, [r7, #23]
 8006932:	3b01      	subs	r3, #1
 8006934:	75fb      	strb	r3, [r7, #23]
 8006936:	7ffb      	ldrb	r3, [r7, #31]
 8006938:	3b01      	subs	r3, #1
 800693a:	77fb      	strb	r3, [r7, #31]
 800693c:	7dfb      	ldrb	r3, [r7, #23]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1ad      	bne.n	800689e <lwow_search_with_command_raw+0x68>
        }
        ++id; /* Go to next byte */
 8006942:	69bb      	ldr	r3, [r7, #24]
 8006944:	3301      	adds	r3, #1
 8006946:	61bb      	str	r3, [r7, #24]
    for (id_bit_number = 64; id_bit_number > 0;) {
 8006948:	7ffb      	ldrb	r3, [r7, #31]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1a4      	bne.n	8006898 <lwow_search_with_command_raw+0x62>
    }
out:
 800694e:	e000      	b.n	8006952 <lwow_search_with_command_raw+0x11c>
                goto out; /* We do not have device connected */
 8006950:	bf00      	nop
    ow->disrepancy = next_disrepancy;                      /* Save disrepancy value */
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	7fba      	ldrb	r2, [r7, #30]
 8006956:	721a      	strb	r2, [r3, #8]
    memcpy(rom_id->rom, ow->rom.rom, sizeof(ow->rom.rom)); /* Copy ROM to user memory */
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	68f9      	ldr	r1, [r7, #12]
 800695c:	2208      	movs	r2, #8
 800695e:	4618      	mov	r0, r3
 8006960:	f000 fc8e 	bl	8007280 <memcpy>
    return id_bit_number == 0 ? lwowOK : lwowERRNODEV;     /* Return search result status */
 8006964:	7ffb      	ldrb	r3, [r7, #31]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d101      	bne.n	800696e <lwow_search_with_command_raw+0x138>
 800696a:	2300      	movs	r3, #0
 800696c:	e000      	b.n	8006970 <lwow_search_with_command_raw+0x13a>
 800696e:	2302      	movs	r3, #2
}
 8006970:	4618      	mov	r0, r3
 8006972:	3720      	adds	r7, #32
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <lwow_match_rom_raw>:
 * \param[in]       ow: 1-Wire handle
 * \param[in]       rom_id: 1-Wire device address to match device
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_match_rom_raw(lwow_t* const ow, const lwow_rom_t* const rom_id) {
 8006978:	b580      	push	{r7, lr}
 800697a:	b084      	sub	sp, #16
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
    LWOW_ASSERT("ow != NULL", ow != NULL);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d101      	bne.n	800698c <lwow_match_rom_raw+0x14>
 8006988:	2305      	movs	r3, #5
 800698a:	e025      	b.n	80069d8 <lwow_match_rom_raw+0x60>
    LWOW_ASSERT("rom_id != NULL", rom_id != NULL);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d101      	bne.n	8006996 <lwow_match_rom_raw+0x1e>
 8006992:	2305      	movs	r3, #5
 8006994:	e020      	b.n	80069d8 <lwow_match_rom_raw+0x60>

    /* Write byte to match rom exactly */
    if (lwow_write_byte_ex_raw(ow, LWOW_CMD_MATCHROM, NULL) != lwowOK) {
 8006996:	2200      	movs	r2, #0
 8006998:	2155      	movs	r1, #85	; 0x55
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f7ff fea1 	bl	80066e2 <lwow_write_byte_ex_raw>
 80069a0:	4603      	mov	r3, r0
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d001      	beq.n	80069aa <lwow_match_rom_raw+0x32>
        return lwowERR;
 80069a6:	2306      	movs	r3, #6
 80069a8:	e016      	b.n	80069d8 <lwow_match_rom_raw+0x60>
    }
    for (uint8_t i = 0; i < 8; ++i) {                                     /* Send 8 bytes representing ROM address */
 80069aa:	2300      	movs	r3, #0
 80069ac:	73fb      	strb	r3, [r7, #15]
 80069ae:	e00f      	b.n	80069d0 <lwow_match_rom_raw+0x58>
        if (lwow_write_byte_ex_raw(ow, rom_id->rom[i], NULL) != lwowOK) { /* Send ROM bytes */
 80069b0:	7bfb      	ldrb	r3, [r7, #15]
 80069b2:	683a      	ldr	r2, [r7, #0]
 80069b4:	5cd3      	ldrb	r3, [r2, r3]
 80069b6:	2200      	movs	r2, #0
 80069b8:	4619      	mov	r1, r3
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f7ff fe91 	bl	80066e2 <lwow_write_byte_ex_raw>
 80069c0:	4603      	mov	r3, r0
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d001      	beq.n	80069ca <lwow_match_rom_raw+0x52>
            return lwowERR;
 80069c6:	2306      	movs	r3, #6
 80069c8:	e006      	b.n	80069d8 <lwow_match_rom_raw+0x60>
    for (uint8_t i = 0; i < 8; ++i) {                                     /* Send 8 bytes representing ROM address */
 80069ca:	7bfb      	ldrb	r3, [r7, #15]
 80069cc:	3301      	adds	r3, #1
 80069ce:	73fb      	strb	r3, [r7, #15]
 80069d0:	7bfb      	ldrb	r3, [r7, #15]
 80069d2:	2b07      	cmp	r3, #7
 80069d4:	d9ec      	bls.n	80069b0 <lwow_match_rom_raw+0x38>
        }
    }

    return lwowOK;
 80069d6:	2300      	movs	r3, #0
}
 80069d8:	4618      	mov	r0, r3
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <lwow_skip_rom_raw>:
 * \brief           Skip ROM address and select all devices on the network
 * \param[in]       ow: 1-Wire handle
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_skip_rom_raw(lwow_t* const ow) {
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b082      	sub	sp, #8
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
    LWOW_ASSERT("ow != NULL", ow != NULL);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d101      	bne.n	80069f2 <lwow_skip_rom_raw+0x12>
 80069ee:	2305      	movs	r3, #5
 80069f0:	e005      	b.n	80069fe <lwow_skip_rom_raw+0x1e>

    return lwow_write_byte_ex_raw(ow, LWOW_CMD_SKIPROM, NULL);
 80069f2:	2200      	movs	r2, #0
 80069f4:	21cc      	movs	r1, #204	; 0xcc
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f7ff fe73 	bl	80066e2 <lwow_write_byte_ex_raw>
 80069fc:	4603      	mov	r3, r0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3708      	adds	r7, #8
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <lwow_crc>:
 * \param[in]       len: Number of bytes
 * \return          Calculated CRC
 * \note            This function is reentrant
 */
uint8_t
lwow_crc(const void* in, const size_t len) {
 8006a06:	b480      	push	{r7}
 8006a08:	b087      	sub	sp, #28
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
 8006a0e:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0;
 8006a10:	2300      	movs	r3, #0
 8006a12:	75fb      	strb	r3, [r7, #23]
    const uint8_t* d = in;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	613b      	str	r3, [r7, #16]

    if (in == NULL || len == 0) {
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d002      	beq.n	8006a24 <lwow_crc+0x1e>
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d101      	bne.n	8006a28 <lwow_crc+0x22>
        return 0;
 8006a24:	2300      	movs	r3, #0
 8006a26:	e02e      	b.n	8006a86 <lwow_crc+0x80>
    }

    for (size_t i = 0; i < len; ++i, ++d) {
 8006a28:	2300      	movs	r3, #0
 8006a2a:	60fb      	str	r3, [r7, #12]
 8006a2c:	e026      	b.n	8006a7c <lwow_crc+0x76>
        uint8_t inbyte = *d;
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	781b      	ldrb	r3, [r3, #0]
 8006a32:	72fb      	strb	r3, [r7, #11]
        for (uint8_t j = 8; j > 0; --j) {
 8006a34:	2308      	movs	r3, #8
 8006a36:	72bb      	strb	r3, [r7, #10]
 8006a38:	e017      	b.n	8006a6a <lwow_crc+0x64>
            uint8_t mix = (crc ^ inbyte) & 0x01;
 8006a3a:	7dfa      	ldrb	r2, [r7, #23]
 8006a3c:	7afb      	ldrb	r3, [r7, #11]
 8006a3e:	4053      	eors	r3, r2
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	f003 0301 	and.w	r3, r3, #1
 8006a46:	727b      	strb	r3, [r7, #9]
            crc >>= 1;
 8006a48:	7dfb      	ldrb	r3, [r7, #23]
 8006a4a:	085b      	lsrs	r3, r3, #1
 8006a4c:	75fb      	strb	r3, [r7, #23]
            if (mix > 0) {
 8006a4e:	7a7b      	ldrb	r3, [r7, #9]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d004      	beq.n	8006a5e <lwow_crc+0x58>
                crc ^= 0x8C;
 8006a54:	7dfb      	ldrb	r3, [r7, #23]
 8006a56:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8006a5a:	43db      	mvns	r3, r3
 8006a5c:	75fb      	strb	r3, [r7, #23]
            }
            inbyte >>= 0x01;
 8006a5e:	7afb      	ldrb	r3, [r7, #11]
 8006a60:	085b      	lsrs	r3, r3, #1
 8006a62:	72fb      	strb	r3, [r7, #11]
        for (uint8_t j = 8; j > 0; --j) {
 8006a64:	7abb      	ldrb	r3, [r7, #10]
 8006a66:	3b01      	subs	r3, #1
 8006a68:	72bb      	strb	r3, [r7, #10]
 8006a6a:	7abb      	ldrb	r3, [r7, #10]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1e4      	bne.n	8006a3a <lwow_crc+0x34>
    for (size_t i = 0; i < len; ++i, ++d) {
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	3301      	adds	r3, #1
 8006a74:	60fb      	str	r3, [r7, #12]
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	3301      	adds	r3, #1
 8006a7a:	613b      	str	r3, [r7, #16]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	d3d4      	bcc.n	8006a2e <lwow_crc+0x28>
        }
    }
    return crc;
 8006a84:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	371c      	adds	r7, #28
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr

08006a92 <lwow_search_devices_with_command_raw>:
 * \param[out]      roms_found: Output variable to save number of found devices. Set to `NULL` if not used
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_search_devices_with_command_raw(lwow_t* const ow, const uint8_t cmd, lwow_rom_t* const rom_id_arr,
                                     const size_t rom_len, size_t* const roms_found) {
 8006a92:	b580      	push	{r7, lr}
 8006a94:	b086      	sub	sp, #24
 8006a96:	af00      	add	r7, sp, #0
 8006a98:	60f8      	str	r0, [r7, #12]
 8006a9a:	607a      	str	r2, [r7, #4]
 8006a9c:	603b      	str	r3, [r7, #0]
 8006a9e:	460b      	mov	r3, r1
 8006aa0:	72fb      	strb	r3, [r7, #11]
    lwowr_t res;
    size_t cnt = 0;
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	613b      	str	r3, [r7, #16]

    LWOW_ASSERT("ow != NULL", ow != NULL);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d101      	bne.n	8006ab0 <lwow_search_devices_with_command_raw+0x1e>
 8006aac:	2305      	movs	r3, #5
 8006aae:	e037      	b.n	8006b20 <lwow_search_devices_with_command_raw+0x8e>
    LWOW_ASSERT("rom_id_arr != NULL", rom_id_arr != NULL);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d101      	bne.n	8006aba <lwow_search_devices_with_command_raw+0x28>
 8006ab6:	2305      	movs	r3, #5
 8006ab8:	e032      	b.n	8006b20 <lwow_search_devices_with_command_raw+0x8e>
    LWOW_ASSERT("rom_len > 0", rom_len > 0);
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <lwow_search_devices_with_command_raw+0x32>
 8006ac0:	2305      	movs	r3, #5
 8006ac2:	e02d      	b.n	8006b20 <lwow_search_devices_with_command_raw+0x8e>

    for (cnt = 0, res = lwow_search_reset_raw(ow); cnt < rom_len; ++cnt) {
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	613b      	str	r3, [r7, #16]
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f7ff fea1 	bl	8006810 <lwow_search_reset_raw>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	75fb      	strb	r3, [r7, #23]
 8006ad2:	e010      	b.n	8006af6 <lwow_search_devices_with_command_raw+0x64>
        if ((res = lwow_search_with_command_raw(ow, cmd, &rom_id_arr[cnt])) != lwowOK) {
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	00db      	lsls	r3, r3, #3
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	441a      	add	r2, r3
 8006adc:	7afb      	ldrb	r3, [r7, #11]
 8006ade:	4619      	mov	r1, r3
 8006ae0:	68f8      	ldr	r0, [r7, #12]
 8006ae2:	f7ff fea8 	bl	8006836 <lwow_search_with_command_raw>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	75fb      	strb	r3, [r7, #23]
 8006aea:	7dfb      	ldrb	r3, [r7, #23]
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d107      	bne.n	8006b00 <lwow_search_devices_with_command_raw+0x6e>
    for (cnt = 0, res = lwow_search_reset_raw(ow); cnt < rom_len; ++cnt) {
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	3301      	adds	r3, #1
 8006af4:	613b      	str	r3, [r7, #16]
 8006af6:	693a      	ldr	r2, [r7, #16]
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d3ea      	bcc.n	8006ad4 <lwow_search_devices_with_command_raw+0x42>
 8006afe:	e000      	b.n	8006b02 <lwow_search_devices_with_command_raw+0x70>
            break;
 8006b00:	bf00      	nop
        }
    }
    SET_NOT_NULL(roms_found, cnt); /* Set number of roms found */
 8006b02:	6a3b      	ldr	r3, [r7, #32]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d002      	beq.n	8006b0e <lwow_search_devices_with_command_raw+0x7c>
 8006b08:	6a3b      	ldr	r3, [r7, #32]
 8006b0a:	693a      	ldr	r2, [r7, #16]
 8006b0c:	601a      	str	r2, [r3, #0]
    if (res == lwowERRNODEV && cnt > 0) {
 8006b0e:	7dfb      	ldrb	r3, [r7, #23]
 8006b10:	2b02      	cmp	r3, #2
 8006b12:	d104      	bne.n	8006b1e <lwow_search_devices_with_command_raw+0x8c>
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d001      	beq.n	8006b1e <lwow_search_devices_with_command_raw+0x8c>
        res = lwowOK;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	75fb      	strb	r3, [r7, #23]
    }
    return res;
 8006b1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3718      	adds	r7, #24
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <lwow_search_devices_raw>:
 * \param[out]      roms_found: Output variable to save number of found devices. Set to `NULL` if not used
 * \return          \ref lwowOK on success, member of \ref lwowr_t otherwise
 */
lwowr_t
lwow_search_devices_raw(lwow_t* const ow, lwow_rom_t* const rom_id_arr, const size_t rom_len,
                        size_t* const roms_found) {
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b086      	sub	sp, #24
 8006b2c:	af02      	add	r7, sp, #8
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	60b9      	str	r1, [r7, #8]
 8006b32:	607a      	str	r2, [r7, #4]
 8006b34:	603b      	str	r3, [r7, #0]
    LWOW_ASSERT("ow != NULL", ow != NULL);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <lwow_search_devices_raw+0x18>
 8006b3c:	2305      	movs	r3, #5
 8006b3e:	e012      	b.n	8006b66 <lwow_search_devices_raw+0x3e>
    LWOW_ASSERT("rom_id_arr != NULL", rom_id_arr != NULL);
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d101      	bne.n	8006b4a <lwow_search_devices_raw+0x22>
 8006b46:	2305      	movs	r3, #5
 8006b48:	e00d      	b.n	8006b66 <lwow_search_devices_raw+0x3e>
    LWOW_ASSERT("rom_len > 0", rom_len > 0);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d101      	bne.n	8006b54 <lwow_search_devices_raw+0x2c>
 8006b50:	2305      	movs	r3, #5
 8006b52:	e008      	b.n	8006b66 <lwow_search_devices_raw+0x3e>

    return lwow_search_devices_with_command_raw(ow, LWOW_CMD_SEARCHROM, rom_id_arr, rom_len, roms_found);
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	9300      	str	r3, [sp, #0]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	68ba      	ldr	r2, [r7, #8]
 8006b5c:	21f0      	movs	r1, #240	; 0xf0
 8006b5e:	68f8      	ldr	r0, [r7, #12]
 8006b60:	f7ff ff97 	bl	8006a92 <lwow_search_devices_with_command_raw>
 8006b64:	4603      	mov	r3, r0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3710      	adds	r7, #16
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}

08006b6e <lwow_search_devices>:
/**
 * \copydoc         lwow_search_devices_raw
 * \note            This function is thread-safe
 */
lwowr_t
lwow_search_devices(lwow_t* const ow, lwow_rom_t* const rom_id_arr, const size_t rom_len, size_t* const roms_found) {
 8006b6e:	b580      	push	{r7, lr}
 8006b70:	b086      	sub	sp, #24
 8006b72:	af00      	add	r7, sp, #0
 8006b74:	60f8      	str	r0, [r7, #12]
 8006b76:	60b9      	str	r1, [r7, #8]
 8006b78:	607a      	str	r2, [r7, #4]
 8006b7a:	603b      	str	r3, [r7, #0]
    lwowr_t res;

    LWOW_ASSERT("ow != NULL", ow != NULL);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d101      	bne.n	8006b86 <lwow_search_devices+0x18>
 8006b82:	2305      	movs	r3, #5
 8006b84:	e01a      	b.n	8006bbc <lwow_search_devices+0x4e>
    LWOW_ASSERT("rom_id_arr != NULL", rom_id_arr != NULL);
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d101      	bne.n	8006b90 <lwow_search_devices+0x22>
 8006b8c:	2305      	movs	r3, #5
 8006b8e:	e015      	b.n	8006bbc <lwow_search_devices+0x4e>
    LWOW_ASSERT("rom_len > 0", rom_len > 0);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d101      	bne.n	8006b9a <lwow_search_devices+0x2c>
 8006b96:	2305      	movs	r3, #5
 8006b98:	e010      	b.n	8006bbc <lwow_search_devices+0x4e>

    lwow_protect(ow, 1);
 8006b9a:	2101      	movs	r1, #1
 8006b9c:	68f8      	ldr	r0, [r7, #12]
 8006b9e:	f7ff fd38 	bl	8006612 <lwow_protect>
    res = lwow_search_devices_raw(ow, rom_id_arr, rom_len, roms_found);
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	68b9      	ldr	r1, [r7, #8]
 8006ba8:	68f8      	ldr	r0, [r7, #12]
 8006baa:	f7ff ffbd 	bl	8006b28 <lwow_search_devices_raw>
 8006bae:	4603      	mov	r3, r0
 8006bb0:	75fb      	strb	r3, [r7, #23]
    lwow_unprotect(ow, 1);
 8006bb2:	2101      	movs	r1, #1
 8006bb4:	68f8      	ldr	r0, [r7, #12]
 8006bb6:	f7ff fd3e 	bl	8006636 <lwow_unprotect>
    return res;
 8006bba:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3718      	adds	r7, #24
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8006bc4:	b480      	push	{r7}
 8006bc6:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8006bc8:	bf00      	nop
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr
	...

08006bd4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b086      	sub	sp, #24
 8006bd8:	af04      	add	r7, sp, #16
 8006bda:	4603      	mov	r3, r0
 8006bdc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8006bde:	f04f 33ff 	mov.w	r3, #4294967295
 8006be2:	9302      	str	r3, [sp, #8]
 8006be4:	2301      	movs	r3, #1
 8006be6:	9301      	str	r3, [sp, #4]
 8006be8:	1dfb      	adds	r3, r7, #7
 8006bea:	9300      	str	r3, [sp, #0]
 8006bec:	2301      	movs	r3, #1
 8006bee:	2200      	movs	r2, #0
 8006bf0:	2178      	movs	r1, #120	; 0x78
 8006bf2:	4803      	ldr	r0, [pc, #12]	; (8006c00 <ssd1306_WriteCommand+0x2c>)
 8006bf4:	f7fc fa00 	bl	8002ff8 <HAL_I2C_Mem_Write>
}
 8006bf8:	bf00      	nop
 8006bfa:	3708      	adds	r7, #8
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bd80      	pop	{r7, pc}
 8006c00:	2000063c 	.word	0x2000063c

08006c04 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b086      	sub	sp, #24
 8006c08:	af04      	add	r7, sp, #16
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	f04f 32ff 	mov.w	r2, #4294967295
 8006c16:	9202      	str	r2, [sp, #8]
 8006c18:	9301      	str	r3, [sp, #4]
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	9300      	str	r3, [sp, #0]
 8006c1e:	2301      	movs	r3, #1
 8006c20:	2240      	movs	r2, #64	; 0x40
 8006c22:	2178      	movs	r1, #120	; 0x78
 8006c24:	4803      	ldr	r0, [pc, #12]	; (8006c34 <ssd1306_WriteData+0x30>)
 8006c26:	f7fc f9e7 	bl	8002ff8 <HAL_I2C_Mem_Write>
}
 8006c2a:	bf00      	nop
 8006c2c:	3708      	adds	r7, #8
 8006c2e:	46bd      	mov	sp, r7
 8006c30:	bd80      	pop	{r7, pc}
 8006c32:	bf00      	nop
 8006c34:	2000063c 	.word	0x2000063c

08006c38 <ssd1306_FillBuffer>:
static uint8_t SSD1306_CurrentlyDisplayingBuffer[SSD1306_BUFFER_SIZE];
// Screen object
static SSD1306_t SSD1306;

/* Fills the Screenbuffer with values from a given buffer of a fixed length */
SSD1306_Error_t ssd1306_FillBuffer(uint8_t* buf, uint32_t len) {
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b084      	sub	sp, #16
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
    SSD1306_Error_t ret = SSD1306_ERR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	73fb      	strb	r3, [r7, #15]
    if (len <= SSD1306_BUFFER_SIZE) {
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c4c:	d806      	bhi.n	8006c5c <ssd1306_FillBuffer+0x24>
        memcpy(SSD1306_Buffer,buf,len);
 8006c4e:	683a      	ldr	r2, [r7, #0]
 8006c50:	6879      	ldr	r1, [r7, #4]
 8006c52:	4805      	ldr	r0, [pc, #20]	; (8006c68 <ssd1306_FillBuffer+0x30>)
 8006c54:	f000 fb14 	bl	8007280 <memcpy>
        ret = SSD1306_OK;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	73fb      	strb	r3, [r7, #15]
    }
    return ret;
 8006c5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c5e:	4618      	mov	r0, r3
 8006c60:	3710      	adds	r7, #16
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	bf00      	nop
 8006c68:	2000079c 	.word	0x2000079c

08006c6c <ssd1306_Init>:

// Initialize the oled screen
void ssd1306_Init(void) {
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8006c72:	f7ff ffa7 	bl	8006bc4 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8006c76:	2064      	movs	r0, #100	; 0x64
 8006c78:	f7fb fbce 	bl	8002418 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8006c7c:	2000      	movs	r0, #0
 8006c7e:	f000 fab7 	bl	80071f0 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8006c82:	2020      	movs	r0, #32
 8006c84:	f7ff ffa6 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8006c88:	2000      	movs	r0, #0
 8006c8a:	f7ff ffa3 	bl	8006bd4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8006c8e:	20b0      	movs	r0, #176	; 0xb0
 8006c90:	f7ff ffa0 	bl	8006bd4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8006c94:	20c8      	movs	r0, #200	; 0xc8
 8006c96:	f7ff ff9d 	bl	8006bd4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	f7ff ff9a 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8006ca0:	2010      	movs	r0, #16
 8006ca2:	f7ff ff97 	bl	8006bd4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8006ca6:	2040      	movs	r0, #64	; 0x40
 8006ca8:	f7ff ff94 	bl	8006bd4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8006cac:	20ff      	movs	r0, #255	; 0xff
 8006cae:	f000 fa8c 	bl	80071ca <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8006cb2:	20a1      	movs	r0, #161	; 0xa1
 8006cb4:	f7ff ff8e 	bl	8006bd4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8006cb8:	20a6      	movs	r0, #166	; 0xa6
 8006cba:	f7ff ff8b 	bl	8006bd4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8006cbe:	20a8      	movs	r0, #168	; 0xa8
 8006cc0:	f7ff ff88 	bl	8006bd4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8006cc4:	203f      	movs	r0, #63	; 0x3f
 8006cc6:	f7ff ff85 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8006cca:	20a4      	movs	r0, #164	; 0xa4
 8006ccc:	f7ff ff82 	bl	8006bd4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8006cd0:	20d3      	movs	r0, #211	; 0xd3
 8006cd2:	f7ff ff7f 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8006cd6:	2000      	movs	r0, #0
 8006cd8:	f7ff ff7c 	bl	8006bd4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8006cdc:	20d5      	movs	r0, #213	; 0xd5
 8006cde:	f7ff ff79 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8006ce2:	20f0      	movs	r0, #240	; 0xf0
 8006ce4:	f7ff ff76 	bl	8006bd4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8006ce8:	20d9      	movs	r0, #217	; 0xd9
 8006cea:	f7ff ff73 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8006cee:	2022      	movs	r0, #34	; 0x22
 8006cf0:	f7ff ff70 	bl	8006bd4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8006cf4:	20da      	movs	r0, #218	; 0xda
 8006cf6:	f7ff ff6d 	bl	8006bd4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8006cfa:	2012      	movs	r0, #18
 8006cfc:	f7ff ff6a 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8006d00:	20db      	movs	r0, #219	; 0xdb
 8006d02:	f7ff ff67 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8006d06:	2020      	movs	r0, #32
 8006d08:	f7ff ff64 	bl	8006bd4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8006d0c:	208d      	movs	r0, #141	; 0x8d
 8006d0e:	f7ff ff61 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8006d12:	2014      	movs	r0, #20
 8006d14:	f7ff ff5e 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8006d18:	2001      	movs	r0, #1
 8006d1a:	f000 fa69 	bl	80071f0 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8006d1e:	2000      	movs	r0, #0
 8006d20:	f000 f822 	bl	8006d68 <ssd1306_Fill>

    for(int i = 0; i < SSD1306_BUFFER_SIZE; i++){
 8006d24:	2300      	movs	r3, #0
 8006d26:	607b      	str	r3, [r7, #4]
 8006d28:	e007      	b.n	8006d3a <ssd1306_Init+0xce>
    	SSD1306_CurrentlyDisplayingBuffer[i] = 0;
 8006d2a:	4a0d      	ldr	r2, [pc, #52]	; (8006d60 <ssd1306_Init+0xf4>)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	4413      	add	r3, r2
 8006d30:	2200      	movs	r2, #0
 8006d32:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < SSD1306_BUFFER_SIZE; i++){
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	3301      	adds	r3, #1
 8006d38:	607b      	str	r3, [r7, #4]
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d40:	dbf3      	blt.n	8006d2a <ssd1306_Init+0xbe>
    }

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8006d42:	f000 f835 	bl	8006db0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8006d46:	4b07      	ldr	r3, [pc, #28]	; (8006d64 <ssd1306_Init+0xf8>)
 8006d48:	2200      	movs	r2, #0
 8006d4a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8006d4c:	4b05      	ldr	r3, [pc, #20]	; (8006d64 <ssd1306_Init+0xf8>)
 8006d4e:	2200      	movs	r2, #0
 8006d50:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8006d52:	4b04      	ldr	r3, [pc, #16]	; (8006d64 <ssd1306_Init+0xf8>)
 8006d54:	2201      	movs	r2, #1
 8006d56:	711a      	strb	r2, [r3, #4]
}
 8006d58:	bf00      	nop
 8006d5a:	3708      	adds	r7, #8
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	20000b9c 	.word	0x20000b9c
 8006d64:	20000f9c 	.word	0x20000f9c

08006d68 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8006d68:	b480      	push	{r7}
 8006d6a:	b085      	sub	sp, #20
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	4603      	mov	r3, r0
 8006d70:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8006d72:	2300      	movs	r3, #0
 8006d74:	60fb      	str	r3, [r7, #12]
 8006d76:	e00d      	b.n	8006d94 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8006d78:	79fb      	ldrb	r3, [r7, #7]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <ssd1306_Fill+0x1a>
 8006d7e:	2100      	movs	r1, #0
 8006d80:	e000      	b.n	8006d84 <ssd1306_Fill+0x1c>
 8006d82:	21ff      	movs	r1, #255	; 0xff
 8006d84:	4a09      	ldr	r2, [pc, #36]	; (8006dac <ssd1306_Fill+0x44>)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	4413      	add	r3, r2
 8006d8a:	460a      	mov	r2, r1
 8006d8c:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	3301      	adds	r3, #1
 8006d92:	60fb      	str	r3, [r7, #12]
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d9a:	d3ed      	bcc.n	8006d78 <ssd1306_Fill+0x10>
    }
}
 8006d9c:	bf00      	nop
 8006d9e:	bf00      	nop
 8006da0:	3714      	adds	r7, #20
 8006da2:	46bd      	mov	sp, r7
 8006da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da8:	4770      	bx	lr
 8006daa:	bf00      	nop
 8006dac:	2000079c 	.word	0x2000079c

08006db0 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
	uint8_t performWrite = 0;
 8006db6:	2300      	movs	r3, #0
 8006db8:	71fb      	strb	r3, [r7, #7]
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8006dba:	2300      	movs	r3, #0
 8006dbc:	71bb      	strb	r3, [r7, #6]
 8006dbe:	e03a      	b.n	8006e36 <ssd1306_UpdateScreen+0x86>

    	for(int e = 0; e < SSD1306_WIDTH; e++){
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	603b      	str	r3, [r7, #0]
 8006dc4:	e01e      	b.n	8006e04 <ssd1306_UpdateScreen+0x54>
    		if(SSD1306_CurrentlyDisplayingBuffer[SSD1306_WIDTH*i+e] != SSD1306_Buffer[SSD1306_WIDTH*i+e]){
 8006dc6:	79bb      	ldrb	r3, [r7, #6]
 8006dc8:	01da      	lsls	r2, r3, #7
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	4413      	add	r3, r2
 8006dce:	4a1e      	ldr	r2, [pc, #120]	; (8006e48 <ssd1306_UpdateScreen+0x98>)
 8006dd0:	5cd2      	ldrb	r2, [r2, r3]
 8006dd2:	79bb      	ldrb	r3, [r7, #6]
 8006dd4:	01d9      	lsls	r1, r3, #7
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	440b      	add	r3, r1
 8006dda:	491c      	ldr	r1, [pc, #112]	; (8006e4c <ssd1306_UpdateScreen+0x9c>)
 8006ddc:	5ccb      	ldrb	r3, [r1, r3]
 8006dde:	429a      	cmp	r2, r3
 8006de0:	d00d      	beq.n	8006dfe <ssd1306_UpdateScreen+0x4e>
    			performWrite = 1;
 8006de2:	2301      	movs	r3, #1
 8006de4:	71fb      	strb	r3, [r7, #7]
    			SSD1306_CurrentlyDisplayingBuffer[SSD1306_WIDTH*i+e] = SSD1306_Buffer[SSD1306_WIDTH*i+e];
 8006de6:	79bb      	ldrb	r3, [r7, #6]
 8006de8:	01da      	lsls	r2, r3, #7
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	441a      	add	r2, r3
 8006dee:	79bb      	ldrb	r3, [r7, #6]
 8006df0:	01d9      	lsls	r1, r3, #7
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	440b      	add	r3, r1
 8006df6:	4915      	ldr	r1, [pc, #84]	; (8006e4c <ssd1306_UpdateScreen+0x9c>)
 8006df8:	5c89      	ldrb	r1, [r1, r2]
 8006dfa:	4a13      	ldr	r2, [pc, #76]	; (8006e48 <ssd1306_UpdateScreen+0x98>)
 8006dfc:	54d1      	strb	r1, [r2, r3]
    	for(int e = 0; e < SSD1306_WIDTH; e++){
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	3301      	adds	r3, #1
 8006e02:	603b      	str	r3, [r7, #0]
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	2b7f      	cmp	r3, #127	; 0x7f
 8006e08:	dddd      	ble.n	8006dc6 <ssd1306_UpdateScreen+0x16>
    		}
    	}
    	if(performWrite){
 8006e0a:	79fb      	ldrb	r3, [r7, #7]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d00d      	beq.n	8006e2c <ssd1306_UpdateScreen+0x7c>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8006e10:	79bb      	ldrb	r3, [r7, #6]
 8006e12:	3b50      	subs	r3, #80	; 0x50
 8006e14:	b2db      	uxtb	r3, r3
 8006e16:	4618      	mov	r0, r3
 8006e18:	f7ff fedc 	bl	8006bd4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8006e1c:	79bb      	ldrb	r3, [r7, #6]
 8006e1e:	01db      	lsls	r3, r3, #7
 8006e20:	4a0a      	ldr	r2, [pc, #40]	; (8006e4c <ssd1306_UpdateScreen+0x9c>)
 8006e22:	4413      	add	r3, r2
 8006e24:	2180      	movs	r1, #128	; 0x80
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7ff feec 	bl	8006c04 <ssd1306_WriteData>
    	}
        performWrite = 0;
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	71fb      	strb	r3, [r7, #7]
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8006e30:	79bb      	ldrb	r3, [r7, #6]
 8006e32:	3301      	adds	r3, #1
 8006e34:	71bb      	strb	r3, [r7, #6]
 8006e36:	79bb      	ldrb	r3, [r7, #6]
 8006e38:	2b07      	cmp	r3, #7
 8006e3a:	d9c1      	bls.n	8006dc0 <ssd1306_UpdateScreen+0x10>
    }
}
 8006e3c:	bf00      	nop
 8006e3e:	bf00      	nop
 8006e40:	3708      	adds	r7, #8
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	20000b9c 	.word	0x20000b9c
 8006e4c:	2000079c 	.word	0x2000079c

08006e50 <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	4603      	mov	r3, r0
 8006e58:	71fb      	strb	r3, [r7, #7]
 8006e5a:	460b      	mov	r3, r1
 8006e5c:	71bb      	strb	r3, [r7, #6]
 8006e5e:	4613      	mov	r3, r2
 8006e60:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8006e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	db3d      	blt.n	8006ee6 <ssd1306_DrawPixel+0x96>
 8006e6a:	79bb      	ldrb	r3, [r7, #6]
 8006e6c:	2b3f      	cmp	r3, #63	; 0x3f
 8006e6e:	d83a      	bhi.n	8006ee6 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8006e70:	797b      	ldrb	r3, [r7, #5]
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d11a      	bne.n	8006eac <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006e76:	79fa      	ldrb	r2, [r7, #7]
 8006e78:	79bb      	ldrb	r3, [r7, #6]
 8006e7a:	08db      	lsrs	r3, r3, #3
 8006e7c:	b2d8      	uxtb	r0, r3
 8006e7e:	4603      	mov	r3, r0
 8006e80:	01db      	lsls	r3, r3, #7
 8006e82:	4413      	add	r3, r2
 8006e84:	4a1b      	ldr	r2, [pc, #108]	; (8006ef4 <ssd1306_DrawPixel+0xa4>)
 8006e86:	5cd3      	ldrb	r3, [r2, r3]
 8006e88:	b25a      	sxtb	r2, r3
 8006e8a:	79bb      	ldrb	r3, [r7, #6]
 8006e8c:	f003 0307 	and.w	r3, r3, #7
 8006e90:	2101      	movs	r1, #1
 8006e92:	fa01 f303 	lsl.w	r3, r1, r3
 8006e96:	b25b      	sxtb	r3, r3
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	b259      	sxtb	r1, r3
 8006e9c:	79fa      	ldrb	r2, [r7, #7]
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	01db      	lsls	r3, r3, #7
 8006ea2:	4413      	add	r3, r2
 8006ea4:	b2c9      	uxtb	r1, r1
 8006ea6:	4a13      	ldr	r2, [pc, #76]	; (8006ef4 <ssd1306_DrawPixel+0xa4>)
 8006ea8:	54d1      	strb	r1, [r2, r3]
 8006eaa:	e01d      	b.n	8006ee8 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8006eac:	79fa      	ldrb	r2, [r7, #7]
 8006eae:	79bb      	ldrb	r3, [r7, #6]
 8006eb0:	08db      	lsrs	r3, r3, #3
 8006eb2:	b2d8      	uxtb	r0, r3
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	01db      	lsls	r3, r3, #7
 8006eb8:	4413      	add	r3, r2
 8006eba:	4a0e      	ldr	r2, [pc, #56]	; (8006ef4 <ssd1306_DrawPixel+0xa4>)
 8006ebc:	5cd3      	ldrb	r3, [r2, r3]
 8006ebe:	b25a      	sxtb	r2, r3
 8006ec0:	79bb      	ldrb	r3, [r7, #6]
 8006ec2:	f003 0307 	and.w	r3, r3, #7
 8006ec6:	2101      	movs	r1, #1
 8006ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8006ecc:	b25b      	sxtb	r3, r3
 8006ece:	43db      	mvns	r3, r3
 8006ed0:	b25b      	sxtb	r3, r3
 8006ed2:	4013      	ands	r3, r2
 8006ed4:	b259      	sxtb	r1, r3
 8006ed6:	79fa      	ldrb	r2, [r7, #7]
 8006ed8:	4603      	mov	r3, r0
 8006eda:	01db      	lsls	r3, r3, #7
 8006edc:	4413      	add	r3, r2
 8006ede:	b2c9      	uxtb	r1, r1
 8006ee0:	4a04      	ldr	r2, [pc, #16]	; (8006ef4 <ssd1306_DrawPixel+0xa4>)
 8006ee2:	54d1      	strb	r1, [r2, r3]
 8006ee4:	e000      	b.n	8006ee8 <ssd1306_DrawPixel+0x98>
        return;
 8006ee6:	bf00      	nop
    }
}
 8006ee8:	370c      	adds	r7, #12
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr
 8006ef2:	bf00      	nop
 8006ef4:	2000079c 	.word	0x2000079c

08006ef8 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8006ef8:	b590      	push	{r4, r7, lr}
 8006efa:	b089      	sub	sp, #36	; 0x24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	4604      	mov	r4, r0
 8006f00:	1d38      	adds	r0, r7, #4
 8006f02:	e880 0006 	stmia.w	r0, {r1, r2}
 8006f06:	461a      	mov	r2, r3
 8006f08:	4623      	mov	r3, r4
 8006f0a:	73fb      	strb	r3, [r7, #15]
 8006f0c:	4613      	mov	r3, r2
 8006f0e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8006f10:	7bfb      	ldrb	r3, [r7, #15]
 8006f12:	2b1f      	cmp	r3, #31
 8006f14:	d902      	bls.n	8006f1c <ssd1306_WriteChar+0x24>
 8006f16:	7bfb      	ldrb	r3, [r7, #15]
 8006f18:	2b7e      	cmp	r3, #126	; 0x7e
 8006f1a:	d901      	bls.n	8006f20 <ssd1306_WriteChar+0x28>
        return 0;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	e06d      	b.n	8006ffc <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8006f20:	4b38      	ldr	r3, [pc, #224]	; (8007004 <ssd1306_WriteChar+0x10c>)
 8006f22:	881b      	ldrh	r3, [r3, #0]
 8006f24:	461a      	mov	r2, r3
 8006f26:	793b      	ldrb	r3, [r7, #4]
 8006f28:	4413      	add	r3, r2
 8006f2a:	2b80      	cmp	r3, #128	; 0x80
 8006f2c:	dc06      	bgt.n	8006f3c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8006f2e:	4b35      	ldr	r3, [pc, #212]	; (8007004 <ssd1306_WriteChar+0x10c>)
 8006f30:	885b      	ldrh	r3, [r3, #2]
 8006f32:	461a      	mov	r2, r3
 8006f34:	797b      	ldrb	r3, [r7, #5]
 8006f36:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8006f38:	2b40      	cmp	r3, #64	; 0x40
 8006f3a:	dd01      	ble.n	8006f40 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	e05d      	b.n	8006ffc <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8006f40:	2300      	movs	r3, #0
 8006f42:	61fb      	str	r3, [r7, #28]
 8006f44:	e04c      	b.n	8006fe0 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8006f46:	68ba      	ldr	r2, [r7, #8]
 8006f48:	7bfb      	ldrb	r3, [r7, #15]
 8006f4a:	3b20      	subs	r3, #32
 8006f4c:	7979      	ldrb	r1, [r7, #5]
 8006f4e:	fb01 f303 	mul.w	r3, r1, r3
 8006f52:	4619      	mov	r1, r3
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	440b      	add	r3, r1
 8006f58:	005b      	lsls	r3, r3, #1
 8006f5a:	4413      	add	r3, r2
 8006f5c:	881b      	ldrh	r3, [r3, #0]
 8006f5e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8006f60:	2300      	movs	r3, #0
 8006f62:	61bb      	str	r3, [r7, #24]
 8006f64:	e034      	b.n	8006fd0 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8006f66:	697a      	ldr	r2, [r7, #20]
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8006f6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d012      	beq.n	8006f9c <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8006f76:	4b23      	ldr	r3, [pc, #140]	; (8007004 <ssd1306_WriteChar+0x10c>)
 8006f78:	881b      	ldrh	r3, [r3, #0]
 8006f7a:	b2da      	uxtb	r2, r3
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	b2db      	uxtb	r3, r3
 8006f80:	4413      	add	r3, r2
 8006f82:	b2d8      	uxtb	r0, r3
 8006f84:	4b1f      	ldr	r3, [pc, #124]	; (8007004 <ssd1306_WriteChar+0x10c>)
 8006f86:	885b      	ldrh	r3, [r3, #2]
 8006f88:	b2da      	uxtb	r2, r3
 8006f8a:	69fb      	ldr	r3, [r7, #28]
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	4413      	add	r3, r2
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	7bba      	ldrb	r2, [r7, #14]
 8006f94:	4619      	mov	r1, r3
 8006f96:	f7ff ff5b 	bl	8006e50 <ssd1306_DrawPixel>
 8006f9a:	e016      	b.n	8006fca <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8006f9c:	4b19      	ldr	r3, [pc, #100]	; (8007004 <ssd1306_WriteChar+0x10c>)
 8006f9e:	881b      	ldrh	r3, [r3, #0]
 8006fa0:	b2da      	uxtb	r2, r3
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	4413      	add	r3, r2
 8006fa8:	b2d8      	uxtb	r0, r3
 8006faa:	4b16      	ldr	r3, [pc, #88]	; (8007004 <ssd1306_WriteChar+0x10c>)
 8006fac:	885b      	ldrh	r3, [r3, #2]
 8006fae:	b2da      	uxtb	r2, r3
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	4413      	add	r3, r2
 8006fb6:	b2d9      	uxtb	r1, r3
 8006fb8:	7bbb      	ldrb	r3, [r7, #14]
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	bf0c      	ite	eq
 8006fbe:	2301      	moveq	r3, #1
 8006fc0:	2300      	movne	r3, #0
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	f7ff ff43 	bl	8006e50 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	3301      	adds	r3, #1
 8006fce:	61bb      	str	r3, [r7, #24]
 8006fd0:	793b      	ldrb	r3, [r7, #4]
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	69bb      	ldr	r3, [r7, #24]
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d3c5      	bcc.n	8006f66 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8006fda:	69fb      	ldr	r3, [r7, #28]
 8006fdc:	3301      	adds	r3, #1
 8006fde:	61fb      	str	r3, [r7, #28]
 8006fe0:	797b      	ldrb	r3, [r7, #5]
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	69fb      	ldr	r3, [r7, #28]
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d3ad      	bcc.n	8006f46 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8006fea:	4b06      	ldr	r3, [pc, #24]	; (8007004 <ssd1306_WriteChar+0x10c>)
 8006fec:	881a      	ldrh	r2, [r3, #0]
 8006fee:	793b      	ldrb	r3, [r7, #4]
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	4413      	add	r3, r2
 8006ff4:	b29a      	uxth	r2, r3
 8006ff6:	4b03      	ldr	r3, [pc, #12]	; (8007004 <ssd1306_WriteChar+0x10c>)
 8006ff8:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8006ffa:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3724      	adds	r7, #36	; 0x24
 8007000:	46bd      	mov	sp, r7
 8007002:	bd90      	pop	{r4, r7, pc}
 8007004:	20000f9c 	.word	0x20000f9c

08007008 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	60f8      	str	r0, [r7, #12]
 8007010:	1d38      	adds	r0, r7, #4
 8007012:	e880 0006 	stmia.w	r0, {r1, r2}
 8007016:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8007018:	e012      	b.n	8007040 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	7818      	ldrb	r0, [r3, #0]
 800701e:	78fb      	ldrb	r3, [r7, #3]
 8007020:	1d3a      	adds	r2, r7, #4
 8007022:	ca06      	ldmia	r2, {r1, r2}
 8007024:	f7ff ff68 	bl	8006ef8 <ssd1306_WriteChar>
 8007028:	4603      	mov	r3, r0
 800702a:	461a      	mov	r2, r3
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	781b      	ldrb	r3, [r3, #0]
 8007030:	429a      	cmp	r2, r3
 8007032:	d002      	beq.n	800703a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	781b      	ldrb	r3, [r3, #0]
 8007038:	e008      	b.n	800704c <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	3301      	adds	r3, #1
 800703e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1e8      	bne.n	800701a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	781b      	ldrb	r3, [r3, #0]
}
 800704c:	4618      	mov	r0, r3
 800704e:	3710      	adds	r7, #16
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	4603      	mov	r3, r0
 800705c:	460a      	mov	r2, r1
 800705e:	71fb      	strb	r3, [r7, #7]
 8007060:	4613      	mov	r3, r2
 8007062:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8007064:	79fb      	ldrb	r3, [r7, #7]
 8007066:	b29a      	uxth	r2, r3
 8007068:	4b05      	ldr	r3, [pc, #20]	; (8007080 <ssd1306_SetCursor+0x2c>)
 800706a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800706c:	79bb      	ldrb	r3, [r7, #6]
 800706e:	b29a      	uxth	r2, r3
 8007070:	4b03      	ldr	r3, [pc, #12]	; (8007080 <ssd1306_SetCursor+0x2c>)
 8007072:	805a      	strh	r2, [r3, #2]
}
 8007074:	bf00      	nop
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr
 8007080:	20000f9c 	.word	0x20000f9c

08007084 <ssd1306_Line>:

// Draw line by Bresenhem's algorithm
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8007084:	b590      	push	{r4, r7, lr}
 8007086:	b089      	sub	sp, #36	; 0x24
 8007088:	af00      	add	r7, sp, #0
 800708a:	4604      	mov	r4, r0
 800708c:	4608      	mov	r0, r1
 800708e:	4611      	mov	r1, r2
 8007090:	461a      	mov	r2, r3
 8007092:	4623      	mov	r3, r4
 8007094:	71fb      	strb	r3, [r7, #7]
 8007096:	4603      	mov	r3, r0
 8007098:	71bb      	strb	r3, [r7, #6]
 800709a:	460b      	mov	r3, r1
 800709c:	717b      	strb	r3, [r7, #5]
 800709e:	4613      	mov	r3, r2
 80070a0:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 80070a2:	797a      	ldrb	r2, [r7, #5]
 80070a4:	79fb      	ldrb	r3, [r7, #7]
 80070a6:	1ad3      	subs	r3, r2, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	bfb8      	it	lt
 80070ac:	425b      	neglt	r3, r3
 80070ae:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 80070b0:	793a      	ldrb	r2, [r7, #4]
 80070b2:	79bb      	ldrb	r3, [r7, #6]
 80070b4:	1ad3      	subs	r3, r2, r3
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	bfb8      	it	lt
 80070ba:	425b      	neglt	r3, r3
 80070bc:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 80070be:	79fa      	ldrb	r2, [r7, #7]
 80070c0:	797b      	ldrb	r3, [r7, #5]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d201      	bcs.n	80070ca <ssd1306_Line+0x46>
 80070c6:	2301      	movs	r3, #1
 80070c8:	e001      	b.n	80070ce <ssd1306_Line+0x4a>
 80070ca:	f04f 33ff 	mov.w	r3, #4294967295
 80070ce:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 80070d0:	79ba      	ldrb	r2, [r7, #6]
 80070d2:	793b      	ldrb	r3, [r7, #4]
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d201      	bcs.n	80070dc <ssd1306_Line+0x58>
 80070d8:	2301      	movs	r3, #1
 80070da:	e001      	b.n	80070e0 <ssd1306_Line+0x5c>
 80070dc:	f04f 33ff 	mov.w	r3, #4294967295
 80070e0:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 80070e2:	69ba      	ldr	r2, [r7, #24]
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	61fb      	str	r3, [r7, #28]
  int32_t error2;
    
  ssd1306_DrawPixel(x2, y2, color);
 80070ea:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80070ee:	7939      	ldrb	r1, [r7, #4]
 80070f0:	797b      	ldrb	r3, [r7, #5]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7ff feac 	bl	8006e50 <ssd1306_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 80070f8:	e024      	b.n	8007144 <ssd1306_Line+0xc0>
    {
    ssd1306_DrawPixel(x1, y1, color);
 80070fa:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80070fe:	79b9      	ldrb	r1, [r7, #6]
 8007100:	79fb      	ldrb	r3, [r7, #7]
 8007102:	4618      	mov	r0, r3
 8007104:	f7ff fea4 	bl	8006e50 <ssd1306_DrawPixel>
    error2 = error * 2;
 8007108:	69fb      	ldr	r3, [r7, #28]
 800710a:	005b      	lsls	r3, r3, #1
 800710c:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	425b      	negs	r3, r3
 8007112:	68ba      	ldr	r2, [r7, #8]
 8007114:	429a      	cmp	r2, r3
 8007116:	dd08      	ble.n	800712a <ssd1306_Line+0xa6>
    {
      error -= deltaY;
 8007118:	69fa      	ldr	r2, [r7, #28]
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 8007120:	693b      	ldr	r3, [r7, #16]
 8007122:	b2da      	uxtb	r2, r3
 8007124:	79fb      	ldrb	r3, [r7, #7]
 8007126:	4413      	add	r3, r2
 8007128:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }
        
    if(error2 < deltaX)
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	429a      	cmp	r2, r3
 8007130:	da08      	bge.n	8007144 <ssd1306_Line+0xc0>
    {
      error += deltaX;
 8007132:	69fa      	ldr	r2, [r7, #28]
 8007134:	69bb      	ldr	r3, [r7, #24]
 8007136:	4413      	add	r3, r2
 8007138:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	b2da      	uxtb	r2, r3
 800713e:	79bb      	ldrb	r3, [r7, #6]
 8007140:	4413      	add	r3, r2
 8007142:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 8007144:	79fa      	ldrb	r2, [r7, #7]
 8007146:	797b      	ldrb	r3, [r7, #5]
 8007148:	429a      	cmp	r2, r3
 800714a:	d1d6      	bne.n	80070fa <ssd1306_Line+0x76>
 800714c:	79ba      	ldrb	r2, [r7, #6]
 800714e:	793b      	ldrb	r3, [r7, #4]
 8007150:	429a      	cmp	r2, r3
 8007152:	d1d2      	bne.n	80070fa <ssd1306_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 8007154:	bf00      	nop
}
 8007156:	3724      	adds	r7, #36	; 0x24
 8007158:	46bd      	mov	sp, r7
 800715a:	bd90      	pop	{r4, r7, pc}

0800715c <ssd1306_DrawRectangle>:

    return;
}

//Draw rectangle
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 800715c:	b590      	push	{r4, r7, lr}
 800715e:	b085      	sub	sp, #20
 8007160:	af02      	add	r7, sp, #8
 8007162:	4604      	mov	r4, r0
 8007164:	4608      	mov	r0, r1
 8007166:	4611      	mov	r1, r2
 8007168:	461a      	mov	r2, r3
 800716a:	4623      	mov	r3, r4
 800716c:	71fb      	strb	r3, [r7, #7]
 800716e:	4603      	mov	r3, r0
 8007170:	71bb      	strb	r3, [r7, #6]
 8007172:	460b      	mov	r3, r1
 8007174:	717b      	strb	r3, [r7, #5]
 8007176:	4613      	mov	r3, r2
 8007178:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 800717a:	79bc      	ldrb	r4, [r7, #6]
 800717c:	797a      	ldrb	r2, [r7, #5]
 800717e:	79b9      	ldrb	r1, [r7, #6]
 8007180:	79f8      	ldrb	r0, [r7, #7]
 8007182:	7e3b      	ldrb	r3, [r7, #24]
 8007184:	9300      	str	r3, [sp, #0]
 8007186:	4623      	mov	r3, r4
 8007188:	f7ff ff7c 	bl	8007084 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 800718c:	793c      	ldrb	r4, [r7, #4]
 800718e:	797a      	ldrb	r2, [r7, #5]
 8007190:	79b9      	ldrb	r1, [r7, #6]
 8007192:	7978      	ldrb	r0, [r7, #5]
 8007194:	7e3b      	ldrb	r3, [r7, #24]
 8007196:	9300      	str	r3, [sp, #0]
 8007198:	4623      	mov	r3, r4
 800719a:	f7ff ff73 	bl	8007084 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 800719e:	793c      	ldrb	r4, [r7, #4]
 80071a0:	79fa      	ldrb	r2, [r7, #7]
 80071a2:	7939      	ldrb	r1, [r7, #4]
 80071a4:	7978      	ldrb	r0, [r7, #5]
 80071a6:	7e3b      	ldrb	r3, [r7, #24]
 80071a8:	9300      	str	r3, [sp, #0]
 80071aa:	4623      	mov	r3, r4
 80071ac:	f7ff ff6a 	bl	8007084 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 80071b0:	79bc      	ldrb	r4, [r7, #6]
 80071b2:	79fa      	ldrb	r2, [r7, #7]
 80071b4:	7939      	ldrb	r1, [r7, #4]
 80071b6:	79f8      	ldrb	r0, [r7, #7]
 80071b8:	7e3b      	ldrb	r3, [r7, #24]
 80071ba:	9300      	str	r3, [sp, #0]
 80071bc:	4623      	mov	r3, r4
 80071be:	f7ff ff61 	bl	8007084 <ssd1306_Line>

    return;
 80071c2:	bf00      	nop
}
 80071c4:	370c      	adds	r7, #12
 80071c6:	46bd      	mov	sp, r7
 80071c8:	bd90      	pop	{r4, r7, pc}

080071ca <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80071ca:	b580      	push	{r7, lr}
 80071cc:	b084      	sub	sp, #16
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	4603      	mov	r3, r0
 80071d2:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80071d4:	2381      	movs	r3, #129	; 0x81
 80071d6:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 80071d8:	7bfb      	ldrb	r3, [r7, #15]
 80071da:	4618      	mov	r0, r3
 80071dc:	f7ff fcfa 	bl	8006bd4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 80071e0:	79fb      	ldrb	r3, [r7, #7]
 80071e2:	4618      	mov	r0, r3
 80071e4:	f7ff fcf6 	bl	8006bd4 <ssd1306_WriteCommand>
}
 80071e8:	bf00      	nop
 80071ea:	3710      	adds	r7, #16
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	4603      	mov	r3, r0
 80071f8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 80071fa:	79fb      	ldrb	r3, [r7, #7]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d005      	beq.n	800720c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8007200:	23af      	movs	r3, #175	; 0xaf
 8007202:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8007204:	4b08      	ldr	r3, [pc, #32]	; (8007228 <ssd1306_SetDisplayOn+0x38>)
 8007206:	2201      	movs	r2, #1
 8007208:	715a      	strb	r2, [r3, #5]
 800720a:	e004      	b.n	8007216 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800720c:	23ae      	movs	r3, #174	; 0xae
 800720e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8007210:	4b05      	ldr	r3, [pc, #20]	; (8007228 <ssd1306_SetDisplayOn+0x38>)
 8007212:	2200      	movs	r2, #0
 8007214:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8007216:	7bfb      	ldrb	r3, [r7, #15]
 8007218:	4618      	mov	r0, r3
 800721a:	f7ff fcdb 	bl	8006bd4 <ssd1306_WriteCommand>
}
 800721e:	bf00      	nop
 8007220:	3710      	adds	r7, #16
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	20000f9c 	.word	0x20000f9c

0800722c <__errno>:
 800722c:	4b01      	ldr	r3, [pc, #4]	; (8007234 <__errno+0x8>)
 800722e:	6818      	ldr	r0, [r3, #0]
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	20000450 	.word	0x20000450

08007238 <__libc_init_array>:
 8007238:	b570      	push	{r4, r5, r6, lr}
 800723a:	4d0d      	ldr	r5, [pc, #52]	; (8007270 <__libc_init_array+0x38>)
 800723c:	4c0d      	ldr	r4, [pc, #52]	; (8007274 <__libc_init_array+0x3c>)
 800723e:	1b64      	subs	r4, r4, r5
 8007240:	10a4      	asrs	r4, r4, #2
 8007242:	2600      	movs	r6, #0
 8007244:	42a6      	cmp	r6, r4
 8007246:	d109      	bne.n	800725c <__libc_init_array+0x24>
 8007248:	4d0b      	ldr	r5, [pc, #44]	; (8007278 <__libc_init_array+0x40>)
 800724a:	4c0c      	ldr	r4, [pc, #48]	; (800727c <__libc_init_array+0x44>)
 800724c:	f002 ffa0 	bl	800a190 <_init>
 8007250:	1b64      	subs	r4, r4, r5
 8007252:	10a4      	asrs	r4, r4, #2
 8007254:	2600      	movs	r6, #0
 8007256:	42a6      	cmp	r6, r4
 8007258:	d105      	bne.n	8007266 <__libc_init_array+0x2e>
 800725a:	bd70      	pop	{r4, r5, r6, pc}
 800725c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007260:	4798      	blx	r3
 8007262:	3601      	adds	r6, #1
 8007264:	e7ee      	b.n	8007244 <__libc_init_array+0xc>
 8007266:	f855 3b04 	ldr.w	r3, [r5], #4
 800726a:	4798      	blx	r3
 800726c:	3601      	adds	r6, #1
 800726e:	e7f2      	b.n	8007256 <__libc_init_array+0x1e>
 8007270:	0800d44c 	.word	0x0800d44c
 8007274:	0800d44c 	.word	0x0800d44c
 8007278:	0800d44c 	.word	0x0800d44c
 800727c:	0800d450 	.word	0x0800d450

08007280 <memcpy>:
 8007280:	440a      	add	r2, r1
 8007282:	4291      	cmp	r1, r2
 8007284:	f100 33ff 	add.w	r3, r0, #4294967295
 8007288:	d100      	bne.n	800728c <memcpy+0xc>
 800728a:	4770      	bx	lr
 800728c:	b510      	push	{r4, lr}
 800728e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007292:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007296:	4291      	cmp	r1, r2
 8007298:	d1f9      	bne.n	800728e <memcpy+0xe>
 800729a:	bd10      	pop	{r4, pc}

0800729c <memmove>:
 800729c:	4288      	cmp	r0, r1
 800729e:	b510      	push	{r4, lr}
 80072a0:	eb01 0402 	add.w	r4, r1, r2
 80072a4:	d902      	bls.n	80072ac <memmove+0x10>
 80072a6:	4284      	cmp	r4, r0
 80072a8:	4623      	mov	r3, r4
 80072aa:	d807      	bhi.n	80072bc <memmove+0x20>
 80072ac:	1e43      	subs	r3, r0, #1
 80072ae:	42a1      	cmp	r1, r4
 80072b0:	d008      	beq.n	80072c4 <memmove+0x28>
 80072b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80072b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80072ba:	e7f8      	b.n	80072ae <memmove+0x12>
 80072bc:	4402      	add	r2, r0
 80072be:	4601      	mov	r1, r0
 80072c0:	428a      	cmp	r2, r1
 80072c2:	d100      	bne.n	80072c6 <memmove+0x2a>
 80072c4:	bd10      	pop	{r4, pc}
 80072c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80072ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80072ce:	e7f7      	b.n	80072c0 <memmove+0x24>

080072d0 <memset>:
 80072d0:	4402      	add	r2, r0
 80072d2:	4603      	mov	r3, r0
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d100      	bne.n	80072da <memset+0xa>
 80072d8:	4770      	bx	lr
 80072da:	f803 1b01 	strb.w	r1, [r3], #1
 80072de:	e7f9      	b.n	80072d4 <memset+0x4>

080072e0 <__cvt>:
 80072e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072e4:	ec55 4b10 	vmov	r4, r5, d0
 80072e8:	2d00      	cmp	r5, #0
 80072ea:	460e      	mov	r6, r1
 80072ec:	4619      	mov	r1, r3
 80072ee:	462b      	mov	r3, r5
 80072f0:	bfbb      	ittet	lt
 80072f2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80072f6:	461d      	movlt	r5, r3
 80072f8:	2300      	movge	r3, #0
 80072fa:	232d      	movlt	r3, #45	; 0x2d
 80072fc:	700b      	strb	r3, [r1, #0]
 80072fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007300:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007304:	4691      	mov	r9, r2
 8007306:	f023 0820 	bic.w	r8, r3, #32
 800730a:	bfbc      	itt	lt
 800730c:	4622      	movlt	r2, r4
 800730e:	4614      	movlt	r4, r2
 8007310:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007314:	d005      	beq.n	8007322 <__cvt+0x42>
 8007316:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800731a:	d100      	bne.n	800731e <__cvt+0x3e>
 800731c:	3601      	adds	r6, #1
 800731e:	2102      	movs	r1, #2
 8007320:	e000      	b.n	8007324 <__cvt+0x44>
 8007322:	2103      	movs	r1, #3
 8007324:	ab03      	add	r3, sp, #12
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	ab02      	add	r3, sp, #8
 800732a:	9300      	str	r3, [sp, #0]
 800732c:	ec45 4b10 	vmov	d0, r4, r5
 8007330:	4653      	mov	r3, sl
 8007332:	4632      	mov	r2, r6
 8007334:	f000 fd04 	bl	8007d40 <_dtoa_r>
 8007338:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800733c:	4607      	mov	r7, r0
 800733e:	d102      	bne.n	8007346 <__cvt+0x66>
 8007340:	f019 0f01 	tst.w	r9, #1
 8007344:	d022      	beq.n	800738c <__cvt+0xac>
 8007346:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800734a:	eb07 0906 	add.w	r9, r7, r6
 800734e:	d110      	bne.n	8007372 <__cvt+0x92>
 8007350:	783b      	ldrb	r3, [r7, #0]
 8007352:	2b30      	cmp	r3, #48	; 0x30
 8007354:	d10a      	bne.n	800736c <__cvt+0x8c>
 8007356:	2200      	movs	r2, #0
 8007358:	2300      	movs	r3, #0
 800735a:	4620      	mov	r0, r4
 800735c:	4629      	mov	r1, r5
 800735e:	f7f9 fbbb 	bl	8000ad8 <__aeabi_dcmpeq>
 8007362:	b918      	cbnz	r0, 800736c <__cvt+0x8c>
 8007364:	f1c6 0601 	rsb	r6, r6, #1
 8007368:	f8ca 6000 	str.w	r6, [sl]
 800736c:	f8da 3000 	ldr.w	r3, [sl]
 8007370:	4499      	add	r9, r3
 8007372:	2200      	movs	r2, #0
 8007374:	2300      	movs	r3, #0
 8007376:	4620      	mov	r0, r4
 8007378:	4629      	mov	r1, r5
 800737a:	f7f9 fbad 	bl	8000ad8 <__aeabi_dcmpeq>
 800737e:	b108      	cbz	r0, 8007384 <__cvt+0xa4>
 8007380:	f8cd 900c 	str.w	r9, [sp, #12]
 8007384:	2230      	movs	r2, #48	; 0x30
 8007386:	9b03      	ldr	r3, [sp, #12]
 8007388:	454b      	cmp	r3, r9
 800738a:	d307      	bcc.n	800739c <__cvt+0xbc>
 800738c:	9b03      	ldr	r3, [sp, #12]
 800738e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007390:	1bdb      	subs	r3, r3, r7
 8007392:	4638      	mov	r0, r7
 8007394:	6013      	str	r3, [r2, #0]
 8007396:	b004      	add	sp, #16
 8007398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800739c:	1c59      	adds	r1, r3, #1
 800739e:	9103      	str	r1, [sp, #12]
 80073a0:	701a      	strb	r2, [r3, #0]
 80073a2:	e7f0      	b.n	8007386 <__cvt+0xa6>

080073a4 <__exponent>:
 80073a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80073a6:	4603      	mov	r3, r0
 80073a8:	2900      	cmp	r1, #0
 80073aa:	bfb8      	it	lt
 80073ac:	4249      	neglt	r1, r1
 80073ae:	f803 2b02 	strb.w	r2, [r3], #2
 80073b2:	bfb4      	ite	lt
 80073b4:	222d      	movlt	r2, #45	; 0x2d
 80073b6:	222b      	movge	r2, #43	; 0x2b
 80073b8:	2909      	cmp	r1, #9
 80073ba:	7042      	strb	r2, [r0, #1]
 80073bc:	dd2a      	ble.n	8007414 <__exponent+0x70>
 80073be:	f10d 0407 	add.w	r4, sp, #7
 80073c2:	46a4      	mov	ip, r4
 80073c4:	270a      	movs	r7, #10
 80073c6:	46a6      	mov	lr, r4
 80073c8:	460a      	mov	r2, r1
 80073ca:	fb91 f6f7 	sdiv	r6, r1, r7
 80073ce:	fb07 1516 	mls	r5, r7, r6, r1
 80073d2:	3530      	adds	r5, #48	; 0x30
 80073d4:	2a63      	cmp	r2, #99	; 0x63
 80073d6:	f104 34ff 	add.w	r4, r4, #4294967295
 80073da:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80073de:	4631      	mov	r1, r6
 80073e0:	dcf1      	bgt.n	80073c6 <__exponent+0x22>
 80073e2:	3130      	adds	r1, #48	; 0x30
 80073e4:	f1ae 0502 	sub.w	r5, lr, #2
 80073e8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80073ec:	1c44      	adds	r4, r0, #1
 80073ee:	4629      	mov	r1, r5
 80073f0:	4561      	cmp	r1, ip
 80073f2:	d30a      	bcc.n	800740a <__exponent+0x66>
 80073f4:	f10d 0209 	add.w	r2, sp, #9
 80073f8:	eba2 020e 	sub.w	r2, r2, lr
 80073fc:	4565      	cmp	r5, ip
 80073fe:	bf88      	it	hi
 8007400:	2200      	movhi	r2, #0
 8007402:	4413      	add	r3, r2
 8007404:	1a18      	subs	r0, r3, r0
 8007406:	b003      	add	sp, #12
 8007408:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800740a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800740e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007412:	e7ed      	b.n	80073f0 <__exponent+0x4c>
 8007414:	2330      	movs	r3, #48	; 0x30
 8007416:	3130      	adds	r1, #48	; 0x30
 8007418:	7083      	strb	r3, [r0, #2]
 800741a:	70c1      	strb	r1, [r0, #3]
 800741c:	1d03      	adds	r3, r0, #4
 800741e:	e7f1      	b.n	8007404 <__exponent+0x60>

08007420 <_printf_float>:
 8007420:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007424:	ed2d 8b02 	vpush	{d8}
 8007428:	b08d      	sub	sp, #52	; 0x34
 800742a:	460c      	mov	r4, r1
 800742c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007430:	4616      	mov	r6, r2
 8007432:	461f      	mov	r7, r3
 8007434:	4605      	mov	r5, r0
 8007436:	f001 fb67 	bl	8008b08 <_localeconv_r>
 800743a:	f8d0 a000 	ldr.w	sl, [r0]
 800743e:	4650      	mov	r0, sl
 8007440:	f7f8 fece 	bl	80001e0 <strlen>
 8007444:	2300      	movs	r3, #0
 8007446:	930a      	str	r3, [sp, #40]	; 0x28
 8007448:	6823      	ldr	r3, [r4, #0]
 800744a:	9305      	str	r3, [sp, #20]
 800744c:	f8d8 3000 	ldr.w	r3, [r8]
 8007450:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007454:	3307      	adds	r3, #7
 8007456:	f023 0307 	bic.w	r3, r3, #7
 800745a:	f103 0208 	add.w	r2, r3, #8
 800745e:	f8c8 2000 	str.w	r2, [r8]
 8007462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007466:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800746a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800746e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007472:	9307      	str	r3, [sp, #28]
 8007474:	f8cd 8018 	str.w	r8, [sp, #24]
 8007478:	ee08 0a10 	vmov	s16, r0
 800747c:	4b9f      	ldr	r3, [pc, #636]	; (80076fc <_printf_float+0x2dc>)
 800747e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007482:	f04f 32ff 	mov.w	r2, #4294967295
 8007486:	f7f9 fb59 	bl	8000b3c <__aeabi_dcmpun>
 800748a:	bb88      	cbnz	r0, 80074f0 <_printf_float+0xd0>
 800748c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007490:	4b9a      	ldr	r3, [pc, #616]	; (80076fc <_printf_float+0x2dc>)
 8007492:	f04f 32ff 	mov.w	r2, #4294967295
 8007496:	f7f9 fb33 	bl	8000b00 <__aeabi_dcmple>
 800749a:	bb48      	cbnz	r0, 80074f0 <_printf_float+0xd0>
 800749c:	2200      	movs	r2, #0
 800749e:	2300      	movs	r3, #0
 80074a0:	4640      	mov	r0, r8
 80074a2:	4649      	mov	r1, r9
 80074a4:	f7f9 fb22 	bl	8000aec <__aeabi_dcmplt>
 80074a8:	b110      	cbz	r0, 80074b0 <_printf_float+0x90>
 80074aa:	232d      	movs	r3, #45	; 0x2d
 80074ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80074b0:	4b93      	ldr	r3, [pc, #588]	; (8007700 <_printf_float+0x2e0>)
 80074b2:	4894      	ldr	r0, [pc, #592]	; (8007704 <_printf_float+0x2e4>)
 80074b4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80074b8:	bf94      	ite	ls
 80074ba:	4698      	movls	r8, r3
 80074bc:	4680      	movhi	r8, r0
 80074be:	2303      	movs	r3, #3
 80074c0:	6123      	str	r3, [r4, #16]
 80074c2:	9b05      	ldr	r3, [sp, #20]
 80074c4:	f023 0204 	bic.w	r2, r3, #4
 80074c8:	6022      	str	r2, [r4, #0]
 80074ca:	f04f 0900 	mov.w	r9, #0
 80074ce:	9700      	str	r7, [sp, #0]
 80074d0:	4633      	mov	r3, r6
 80074d2:	aa0b      	add	r2, sp, #44	; 0x2c
 80074d4:	4621      	mov	r1, r4
 80074d6:	4628      	mov	r0, r5
 80074d8:	f000 f9d8 	bl	800788c <_printf_common>
 80074dc:	3001      	adds	r0, #1
 80074de:	f040 8090 	bne.w	8007602 <_printf_float+0x1e2>
 80074e2:	f04f 30ff 	mov.w	r0, #4294967295
 80074e6:	b00d      	add	sp, #52	; 0x34
 80074e8:	ecbd 8b02 	vpop	{d8}
 80074ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074f0:	4642      	mov	r2, r8
 80074f2:	464b      	mov	r3, r9
 80074f4:	4640      	mov	r0, r8
 80074f6:	4649      	mov	r1, r9
 80074f8:	f7f9 fb20 	bl	8000b3c <__aeabi_dcmpun>
 80074fc:	b140      	cbz	r0, 8007510 <_printf_float+0xf0>
 80074fe:	464b      	mov	r3, r9
 8007500:	2b00      	cmp	r3, #0
 8007502:	bfbc      	itt	lt
 8007504:	232d      	movlt	r3, #45	; 0x2d
 8007506:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800750a:	487f      	ldr	r0, [pc, #508]	; (8007708 <_printf_float+0x2e8>)
 800750c:	4b7f      	ldr	r3, [pc, #508]	; (800770c <_printf_float+0x2ec>)
 800750e:	e7d1      	b.n	80074b4 <_printf_float+0x94>
 8007510:	6863      	ldr	r3, [r4, #4]
 8007512:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007516:	9206      	str	r2, [sp, #24]
 8007518:	1c5a      	adds	r2, r3, #1
 800751a:	d13f      	bne.n	800759c <_printf_float+0x17c>
 800751c:	2306      	movs	r3, #6
 800751e:	6063      	str	r3, [r4, #4]
 8007520:	9b05      	ldr	r3, [sp, #20]
 8007522:	6861      	ldr	r1, [r4, #4]
 8007524:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007528:	2300      	movs	r3, #0
 800752a:	9303      	str	r3, [sp, #12]
 800752c:	ab0a      	add	r3, sp, #40	; 0x28
 800752e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007532:	ab09      	add	r3, sp, #36	; 0x24
 8007534:	ec49 8b10 	vmov	d0, r8, r9
 8007538:	9300      	str	r3, [sp, #0]
 800753a:	6022      	str	r2, [r4, #0]
 800753c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007540:	4628      	mov	r0, r5
 8007542:	f7ff fecd 	bl	80072e0 <__cvt>
 8007546:	9b06      	ldr	r3, [sp, #24]
 8007548:	9909      	ldr	r1, [sp, #36]	; 0x24
 800754a:	2b47      	cmp	r3, #71	; 0x47
 800754c:	4680      	mov	r8, r0
 800754e:	d108      	bne.n	8007562 <_printf_float+0x142>
 8007550:	1cc8      	adds	r0, r1, #3
 8007552:	db02      	blt.n	800755a <_printf_float+0x13a>
 8007554:	6863      	ldr	r3, [r4, #4]
 8007556:	4299      	cmp	r1, r3
 8007558:	dd41      	ble.n	80075de <_printf_float+0x1be>
 800755a:	f1ab 0b02 	sub.w	fp, fp, #2
 800755e:	fa5f fb8b 	uxtb.w	fp, fp
 8007562:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007566:	d820      	bhi.n	80075aa <_printf_float+0x18a>
 8007568:	3901      	subs	r1, #1
 800756a:	465a      	mov	r2, fp
 800756c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007570:	9109      	str	r1, [sp, #36]	; 0x24
 8007572:	f7ff ff17 	bl	80073a4 <__exponent>
 8007576:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007578:	1813      	adds	r3, r2, r0
 800757a:	2a01      	cmp	r2, #1
 800757c:	4681      	mov	r9, r0
 800757e:	6123      	str	r3, [r4, #16]
 8007580:	dc02      	bgt.n	8007588 <_printf_float+0x168>
 8007582:	6822      	ldr	r2, [r4, #0]
 8007584:	07d2      	lsls	r2, r2, #31
 8007586:	d501      	bpl.n	800758c <_printf_float+0x16c>
 8007588:	3301      	adds	r3, #1
 800758a:	6123      	str	r3, [r4, #16]
 800758c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007590:	2b00      	cmp	r3, #0
 8007592:	d09c      	beq.n	80074ce <_printf_float+0xae>
 8007594:	232d      	movs	r3, #45	; 0x2d
 8007596:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800759a:	e798      	b.n	80074ce <_printf_float+0xae>
 800759c:	9a06      	ldr	r2, [sp, #24]
 800759e:	2a47      	cmp	r2, #71	; 0x47
 80075a0:	d1be      	bne.n	8007520 <_printf_float+0x100>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1bc      	bne.n	8007520 <_printf_float+0x100>
 80075a6:	2301      	movs	r3, #1
 80075a8:	e7b9      	b.n	800751e <_printf_float+0xfe>
 80075aa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80075ae:	d118      	bne.n	80075e2 <_printf_float+0x1c2>
 80075b0:	2900      	cmp	r1, #0
 80075b2:	6863      	ldr	r3, [r4, #4]
 80075b4:	dd0b      	ble.n	80075ce <_printf_float+0x1ae>
 80075b6:	6121      	str	r1, [r4, #16]
 80075b8:	b913      	cbnz	r3, 80075c0 <_printf_float+0x1a0>
 80075ba:	6822      	ldr	r2, [r4, #0]
 80075bc:	07d0      	lsls	r0, r2, #31
 80075be:	d502      	bpl.n	80075c6 <_printf_float+0x1a6>
 80075c0:	3301      	adds	r3, #1
 80075c2:	440b      	add	r3, r1
 80075c4:	6123      	str	r3, [r4, #16]
 80075c6:	65a1      	str	r1, [r4, #88]	; 0x58
 80075c8:	f04f 0900 	mov.w	r9, #0
 80075cc:	e7de      	b.n	800758c <_printf_float+0x16c>
 80075ce:	b913      	cbnz	r3, 80075d6 <_printf_float+0x1b6>
 80075d0:	6822      	ldr	r2, [r4, #0]
 80075d2:	07d2      	lsls	r2, r2, #31
 80075d4:	d501      	bpl.n	80075da <_printf_float+0x1ba>
 80075d6:	3302      	adds	r3, #2
 80075d8:	e7f4      	b.n	80075c4 <_printf_float+0x1a4>
 80075da:	2301      	movs	r3, #1
 80075dc:	e7f2      	b.n	80075c4 <_printf_float+0x1a4>
 80075de:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80075e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075e4:	4299      	cmp	r1, r3
 80075e6:	db05      	blt.n	80075f4 <_printf_float+0x1d4>
 80075e8:	6823      	ldr	r3, [r4, #0]
 80075ea:	6121      	str	r1, [r4, #16]
 80075ec:	07d8      	lsls	r0, r3, #31
 80075ee:	d5ea      	bpl.n	80075c6 <_printf_float+0x1a6>
 80075f0:	1c4b      	adds	r3, r1, #1
 80075f2:	e7e7      	b.n	80075c4 <_printf_float+0x1a4>
 80075f4:	2900      	cmp	r1, #0
 80075f6:	bfd4      	ite	le
 80075f8:	f1c1 0202 	rsble	r2, r1, #2
 80075fc:	2201      	movgt	r2, #1
 80075fe:	4413      	add	r3, r2
 8007600:	e7e0      	b.n	80075c4 <_printf_float+0x1a4>
 8007602:	6823      	ldr	r3, [r4, #0]
 8007604:	055a      	lsls	r2, r3, #21
 8007606:	d407      	bmi.n	8007618 <_printf_float+0x1f8>
 8007608:	6923      	ldr	r3, [r4, #16]
 800760a:	4642      	mov	r2, r8
 800760c:	4631      	mov	r1, r6
 800760e:	4628      	mov	r0, r5
 8007610:	47b8      	blx	r7
 8007612:	3001      	adds	r0, #1
 8007614:	d12c      	bne.n	8007670 <_printf_float+0x250>
 8007616:	e764      	b.n	80074e2 <_printf_float+0xc2>
 8007618:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800761c:	f240 80e0 	bls.w	80077e0 <_printf_float+0x3c0>
 8007620:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007624:	2200      	movs	r2, #0
 8007626:	2300      	movs	r3, #0
 8007628:	f7f9 fa56 	bl	8000ad8 <__aeabi_dcmpeq>
 800762c:	2800      	cmp	r0, #0
 800762e:	d034      	beq.n	800769a <_printf_float+0x27a>
 8007630:	4a37      	ldr	r2, [pc, #220]	; (8007710 <_printf_float+0x2f0>)
 8007632:	2301      	movs	r3, #1
 8007634:	4631      	mov	r1, r6
 8007636:	4628      	mov	r0, r5
 8007638:	47b8      	blx	r7
 800763a:	3001      	adds	r0, #1
 800763c:	f43f af51 	beq.w	80074e2 <_printf_float+0xc2>
 8007640:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007644:	429a      	cmp	r2, r3
 8007646:	db02      	blt.n	800764e <_printf_float+0x22e>
 8007648:	6823      	ldr	r3, [r4, #0]
 800764a:	07d8      	lsls	r0, r3, #31
 800764c:	d510      	bpl.n	8007670 <_printf_float+0x250>
 800764e:	ee18 3a10 	vmov	r3, s16
 8007652:	4652      	mov	r2, sl
 8007654:	4631      	mov	r1, r6
 8007656:	4628      	mov	r0, r5
 8007658:	47b8      	blx	r7
 800765a:	3001      	adds	r0, #1
 800765c:	f43f af41 	beq.w	80074e2 <_printf_float+0xc2>
 8007660:	f04f 0800 	mov.w	r8, #0
 8007664:	f104 091a 	add.w	r9, r4, #26
 8007668:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800766a:	3b01      	subs	r3, #1
 800766c:	4543      	cmp	r3, r8
 800766e:	dc09      	bgt.n	8007684 <_printf_float+0x264>
 8007670:	6823      	ldr	r3, [r4, #0]
 8007672:	079b      	lsls	r3, r3, #30
 8007674:	f100 8105 	bmi.w	8007882 <_printf_float+0x462>
 8007678:	68e0      	ldr	r0, [r4, #12]
 800767a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800767c:	4298      	cmp	r0, r3
 800767e:	bfb8      	it	lt
 8007680:	4618      	movlt	r0, r3
 8007682:	e730      	b.n	80074e6 <_printf_float+0xc6>
 8007684:	2301      	movs	r3, #1
 8007686:	464a      	mov	r2, r9
 8007688:	4631      	mov	r1, r6
 800768a:	4628      	mov	r0, r5
 800768c:	47b8      	blx	r7
 800768e:	3001      	adds	r0, #1
 8007690:	f43f af27 	beq.w	80074e2 <_printf_float+0xc2>
 8007694:	f108 0801 	add.w	r8, r8, #1
 8007698:	e7e6      	b.n	8007668 <_printf_float+0x248>
 800769a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800769c:	2b00      	cmp	r3, #0
 800769e:	dc39      	bgt.n	8007714 <_printf_float+0x2f4>
 80076a0:	4a1b      	ldr	r2, [pc, #108]	; (8007710 <_printf_float+0x2f0>)
 80076a2:	2301      	movs	r3, #1
 80076a4:	4631      	mov	r1, r6
 80076a6:	4628      	mov	r0, r5
 80076a8:	47b8      	blx	r7
 80076aa:	3001      	adds	r0, #1
 80076ac:	f43f af19 	beq.w	80074e2 <_printf_float+0xc2>
 80076b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80076b4:	4313      	orrs	r3, r2
 80076b6:	d102      	bne.n	80076be <_printf_float+0x29e>
 80076b8:	6823      	ldr	r3, [r4, #0]
 80076ba:	07d9      	lsls	r1, r3, #31
 80076bc:	d5d8      	bpl.n	8007670 <_printf_float+0x250>
 80076be:	ee18 3a10 	vmov	r3, s16
 80076c2:	4652      	mov	r2, sl
 80076c4:	4631      	mov	r1, r6
 80076c6:	4628      	mov	r0, r5
 80076c8:	47b8      	blx	r7
 80076ca:	3001      	adds	r0, #1
 80076cc:	f43f af09 	beq.w	80074e2 <_printf_float+0xc2>
 80076d0:	f04f 0900 	mov.w	r9, #0
 80076d4:	f104 0a1a 	add.w	sl, r4, #26
 80076d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076da:	425b      	negs	r3, r3
 80076dc:	454b      	cmp	r3, r9
 80076de:	dc01      	bgt.n	80076e4 <_printf_float+0x2c4>
 80076e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076e2:	e792      	b.n	800760a <_printf_float+0x1ea>
 80076e4:	2301      	movs	r3, #1
 80076e6:	4652      	mov	r2, sl
 80076e8:	4631      	mov	r1, r6
 80076ea:	4628      	mov	r0, r5
 80076ec:	47b8      	blx	r7
 80076ee:	3001      	adds	r0, #1
 80076f0:	f43f aef7 	beq.w	80074e2 <_printf_float+0xc2>
 80076f4:	f109 0901 	add.w	r9, r9, #1
 80076f8:	e7ee      	b.n	80076d8 <_printf_float+0x2b8>
 80076fa:	bf00      	nop
 80076fc:	7fefffff 	.word	0x7fefffff
 8007700:	0800d070 	.word	0x0800d070
 8007704:	0800d074 	.word	0x0800d074
 8007708:	0800d07c 	.word	0x0800d07c
 800770c:	0800d078 	.word	0x0800d078
 8007710:	0800d080 	.word	0x0800d080
 8007714:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007716:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007718:	429a      	cmp	r2, r3
 800771a:	bfa8      	it	ge
 800771c:	461a      	movge	r2, r3
 800771e:	2a00      	cmp	r2, #0
 8007720:	4691      	mov	r9, r2
 8007722:	dc37      	bgt.n	8007794 <_printf_float+0x374>
 8007724:	f04f 0b00 	mov.w	fp, #0
 8007728:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800772c:	f104 021a 	add.w	r2, r4, #26
 8007730:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007732:	9305      	str	r3, [sp, #20]
 8007734:	eba3 0309 	sub.w	r3, r3, r9
 8007738:	455b      	cmp	r3, fp
 800773a:	dc33      	bgt.n	80077a4 <_printf_float+0x384>
 800773c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007740:	429a      	cmp	r2, r3
 8007742:	db3b      	blt.n	80077bc <_printf_float+0x39c>
 8007744:	6823      	ldr	r3, [r4, #0]
 8007746:	07da      	lsls	r2, r3, #31
 8007748:	d438      	bmi.n	80077bc <_printf_float+0x39c>
 800774a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800774c:	9a05      	ldr	r2, [sp, #20]
 800774e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007750:	1a9a      	subs	r2, r3, r2
 8007752:	eba3 0901 	sub.w	r9, r3, r1
 8007756:	4591      	cmp	r9, r2
 8007758:	bfa8      	it	ge
 800775a:	4691      	movge	r9, r2
 800775c:	f1b9 0f00 	cmp.w	r9, #0
 8007760:	dc35      	bgt.n	80077ce <_printf_float+0x3ae>
 8007762:	f04f 0800 	mov.w	r8, #0
 8007766:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800776a:	f104 0a1a 	add.w	sl, r4, #26
 800776e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007772:	1a9b      	subs	r3, r3, r2
 8007774:	eba3 0309 	sub.w	r3, r3, r9
 8007778:	4543      	cmp	r3, r8
 800777a:	f77f af79 	ble.w	8007670 <_printf_float+0x250>
 800777e:	2301      	movs	r3, #1
 8007780:	4652      	mov	r2, sl
 8007782:	4631      	mov	r1, r6
 8007784:	4628      	mov	r0, r5
 8007786:	47b8      	blx	r7
 8007788:	3001      	adds	r0, #1
 800778a:	f43f aeaa 	beq.w	80074e2 <_printf_float+0xc2>
 800778e:	f108 0801 	add.w	r8, r8, #1
 8007792:	e7ec      	b.n	800776e <_printf_float+0x34e>
 8007794:	4613      	mov	r3, r2
 8007796:	4631      	mov	r1, r6
 8007798:	4642      	mov	r2, r8
 800779a:	4628      	mov	r0, r5
 800779c:	47b8      	blx	r7
 800779e:	3001      	adds	r0, #1
 80077a0:	d1c0      	bne.n	8007724 <_printf_float+0x304>
 80077a2:	e69e      	b.n	80074e2 <_printf_float+0xc2>
 80077a4:	2301      	movs	r3, #1
 80077a6:	4631      	mov	r1, r6
 80077a8:	4628      	mov	r0, r5
 80077aa:	9205      	str	r2, [sp, #20]
 80077ac:	47b8      	blx	r7
 80077ae:	3001      	adds	r0, #1
 80077b0:	f43f ae97 	beq.w	80074e2 <_printf_float+0xc2>
 80077b4:	9a05      	ldr	r2, [sp, #20]
 80077b6:	f10b 0b01 	add.w	fp, fp, #1
 80077ba:	e7b9      	b.n	8007730 <_printf_float+0x310>
 80077bc:	ee18 3a10 	vmov	r3, s16
 80077c0:	4652      	mov	r2, sl
 80077c2:	4631      	mov	r1, r6
 80077c4:	4628      	mov	r0, r5
 80077c6:	47b8      	blx	r7
 80077c8:	3001      	adds	r0, #1
 80077ca:	d1be      	bne.n	800774a <_printf_float+0x32a>
 80077cc:	e689      	b.n	80074e2 <_printf_float+0xc2>
 80077ce:	9a05      	ldr	r2, [sp, #20]
 80077d0:	464b      	mov	r3, r9
 80077d2:	4442      	add	r2, r8
 80077d4:	4631      	mov	r1, r6
 80077d6:	4628      	mov	r0, r5
 80077d8:	47b8      	blx	r7
 80077da:	3001      	adds	r0, #1
 80077dc:	d1c1      	bne.n	8007762 <_printf_float+0x342>
 80077de:	e680      	b.n	80074e2 <_printf_float+0xc2>
 80077e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077e2:	2a01      	cmp	r2, #1
 80077e4:	dc01      	bgt.n	80077ea <_printf_float+0x3ca>
 80077e6:	07db      	lsls	r3, r3, #31
 80077e8:	d538      	bpl.n	800785c <_printf_float+0x43c>
 80077ea:	2301      	movs	r3, #1
 80077ec:	4642      	mov	r2, r8
 80077ee:	4631      	mov	r1, r6
 80077f0:	4628      	mov	r0, r5
 80077f2:	47b8      	blx	r7
 80077f4:	3001      	adds	r0, #1
 80077f6:	f43f ae74 	beq.w	80074e2 <_printf_float+0xc2>
 80077fa:	ee18 3a10 	vmov	r3, s16
 80077fe:	4652      	mov	r2, sl
 8007800:	4631      	mov	r1, r6
 8007802:	4628      	mov	r0, r5
 8007804:	47b8      	blx	r7
 8007806:	3001      	adds	r0, #1
 8007808:	f43f ae6b 	beq.w	80074e2 <_printf_float+0xc2>
 800780c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007810:	2200      	movs	r2, #0
 8007812:	2300      	movs	r3, #0
 8007814:	f7f9 f960 	bl	8000ad8 <__aeabi_dcmpeq>
 8007818:	b9d8      	cbnz	r0, 8007852 <_printf_float+0x432>
 800781a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800781c:	f108 0201 	add.w	r2, r8, #1
 8007820:	3b01      	subs	r3, #1
 8007822:	4631      	mov	r1, r6
 8007824:	4628      	mov	r0, r5
 8007826:	47b8      	blx	r7
 8007828:	3001      	adds	r0, #1
 800782a:	d10e      	bne.n	800784a <_printf_float+0x42a>
 800782c:	e659      	b.n	80074e2 <_printf_float+0xc2>
 800782e:	2301      	movs	r3, #1
 8007830:	4652      	mov	r2, sl
 8007832:	4631      	mov	r1, r6
 8007834:	4628      	mov	r0, r5
 8007836:	47b8      	blx	r7
 8007838:	3001      	adds	r0, #1
 800783a:	f43f ae52 	beq.w	80074e2 <_printf_float+0xc2>
 800783e:	f108 0801 	add.w	r8, r8, #1
 8007842:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007844:	3b01      	subs	r3, #1
 8007846:	4543      	cmp	r3, r8
 8007848:	dcf1      	bgt.n	800782e <_printf_float+0x40e>
 800784a:	464b      	mov	r3, r9
 800784c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007850:	e6dc      	b.n	800760c <_printf_float+0x1ec>
 8007852:	f04f 0800 	mov.w	r8, #0
 8007856:	f104 0a1a 	add.w	sl, r4, #26
 800785a:	e7f2      	b.n	8007842 <_printf_float+0x422>
 800785c:	2301      	movs	r3, #1
 800785e:	4642      	mov	r2, r8
 8007860:	e7df      	b.n	8007822 <_printf_float+0x402>
 8007862:	2301      	movs	r3, #1
 8007864:	464a      	mov	r2, r9
 8007866:	4631      	mov	r1, r6
 8007868:	4628      	mov	r0, r5
 800786a:	47b8      	blx	r7
 800786c:	3001      	adds	r0, #1
 800786e:	f43f ae38 	beq.w	80074e2 <_printf_float+0xc2>
 8007872:	f108 0801 	add.w	r8, r8, #1
 8007876:	68e3      	ldr	r3, [r4, #12]
 8007878:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800787a:	1a5b      	subs	r3, r3, r1
 800787c:	4543      	cmp	r3, r8
 800787e:	dcf0      	bgt.n	8007862 <_printf_float+0x442>
 8007880:	e6fa      	b.n	8007678 <_printf_float+0x258>
 8007882:	f04f 0800 	mov.w	r8, #0
 8007886:	f104 0919 	add.w	r9, r4, #25
 800788a:	e7f4      	b.n	8007876 <_printf_float+0x456>

0800788c <_printf_common>:
 800788c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007890:	4616      	mov	r6, r2
 8007892:	4699      	mov	r9, r3
 8007894:	688a      	ldr	r2, [r1, #8]
 8007896:	690b      	ldr	r3, [r1, #16]
 8007898:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800789c:	4293      	cmp	r3, r2
 800789e:	bfb8      	it	lt
 80078a0:	4613      	movlt	r3, r2
 80078a2:	6033      	str	r3, [r6, #0]
 80078a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80078a8:	4607      	mov	r7, r0
 80078aa:	460c      	mov	r4, r1
 80078ac:	b10a      	cbz	r2, 80078b2 <_printf_common+0x26>
 80078ae:	3301      	adds	r3, #1
 80078b0:	6033      	str	r3, [r6, #0]
 80078b2:	6823      	ldr	r3, [r4, #0]
 80078b4:	0699      	lsls	r1, r3, #26
 80078b6:	bf42      	ittt	mi
 80078b8:	6833      	ldrmi	r3, [r6, #0]
 80078ba:	3302      	addmi	r3, #2
 80078bc:	6033      	strmi	r3, [r6, #0]
 80078be:	6825      	ldr	r5, [r4, #0]
 80078c0:	f015 0506 	ands.w	r5, r5, #6
 80078c4:	d106      	bne.n	80078d4 <_printf_common+0x48>
 80078c6:	f104 0a19 	add.w	sl, r4, #25
 80078ca:	68e3      	ldr	r3, [r4, #12]
 80078cc:	6832      	ldr	r2, [r6, #0]
 80078ce:	1a9b      	subs	r3, r3, r2
 80078d0:	42ab      	cmp	r3, r5
 80078d2:	dc26      	bgt.n	8007922 <_printf_common+0x96>
 80078d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80078d8:	1e13      	subs	r3, r2, #0
 80078da:	6822      	ldr	r2, [r4, #0]
 80078dc:	bf18      	it	ne
 80078de:	2301      	movne	r3, #1
 80078e0:	0692      	lsls	r2, r2, #26
 80078e2:	d42b      	bmi.n	800793c <_printf_common+0xb0>
 80078e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078e8:	4649      	mov	r1, r9
 80078ea:	4638      	mov	r0, r7
 80078ec:	47c0      	blx	r8
 80078ee:	3001      	adds	r0, #1
 80078f0:	d01e      	beq.n	8007930 <_printf_common+0xa4>
 80078f2:	6823      	ldr	r3, [r4, #0]
 80078f4:	68e5      	ldr	r5, [r4, #12]
 80078f6:	6832      	ldr	r2, [r6, #0]
 80078f8:	f003 0306 	and.w	r3, r3, #6
 80078fc:	2b04      	cmp	r3, #4
 80078fe:	bf08      	it	eq
 8007900:	1aad      	subeq	r5, r5, r2
 8007902:	68a3      	ldr	r3, [r4, #8]
 8007904:	6922      	ldr	r2, [r4, #16]
 8007906:	bf0c      	ite	eq
 8007908:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800790c:	2500      	movne	r5, #0
 800790e:	4293      	cmp	r3, r2
 8007910:	bfc4      	itt	gt
 8007912:	1a9b      	subgt	r3, r3, r2
 8007914:	18ed      	addgt	r5, r5, r3
 8007916:	2600      	movs	r6, #0
 8007918:	341a      	adds	r4, #26
 800791a:	42b5      	cmp	r5, r6
 800791c:	d11a      	bne.n	8007954 <_printf_common+0xc8>
 800791e:	2000      	movs	r0, #0
 8007920:	e008      	b.n	8007934 <_printf_common+0xa8>
 8007922:	2301      	movs	r3, #1
 8007924:	4652      	mov	r2, sl
 8007926:	4649      	mov	r1, r9
 8007928:	4638      	mov	r0, r7
 800792a:	47c0      	blx	r8
 800792c:	3001      	adds	r0, #1
 800792e:	d103      	bne.n	8007938 <_printf_common+0xac>
 8007930:	f04f 30ff 	mov.w	r0, #4294967295
 8007934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007938:	3501      	adds	r5, #1
 800793a:	e7c6      	b.n	80078ca <_printf_common+0x3e>
 800793c:	18e1      	adds	r1, r4, r3
 800793e:	1c5a      	adds	r2, r3, #1
 8007940:	2030      	movs	r0, #48	; 0x30
 8007942:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007946:	4422      	add	r2, r4
 8007948:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800794c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007950:	3302      	adds	r3, #2
 8007952:	e7c7      	b.n	80078e4 <_printf_common+0x58>
 8007954:	2301      	movs	r3, #1
 8007956:	4622      	mov	r2, r4
 8007958:	4649      	mov	r1, r9
 800795a:	4638      	mov	r0, r7
 800795c:	47c0      	blx	r8
 800795e:	3001      	adds	r0, #1
 8007960:	d0e6      	beq.n	8007930 <_printf_common+0xa4>
 8007962:	3601      	adds	r6, #1
 8007964:	e7d9      	b.n	800791a <_printf_common+0x8e>
	...

08007968 <_printf_i>:
 8007968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800796c:	7e0f      	ldrb	r7, [r1, #24]
 800796e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007970:	2f78      	cmp	r7, #120	; 0x78
 8007972:	4691      	mov	r9, r2
 8007974:	4680      	mov	r8, r0
 8007976:	460c      	mov	r4, r1
 8007978:	469a      	mov	sl, r3
 800797a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800797e:	d807      	bhi.n	8007990 <_printf_i+0x28>
 8007980:	2f62      	cmp	r7, #98	; 0x62
 8007982:	d80a      	bhi.n	800799a <_printf_i+0x32>
 8007984:	2f00      	cmp	r7, #0
 8007986:	f000 80d8 	beq.w	8007b3a <_printf_i+0x1d2>
 800798a:	2f58      	cmp	r7, #88	; 0x58
 800798c:	f000 80a3 	beq.w	8007ad6 <_printf_i+0x16e>
 8007990:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007994:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007998:	e03a      	b.n	8007a10 <_printf_i+0xa8>
 800799a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800799e:	2b15      	cmp	r3, #21
 80079a0:	d8f6      	bhi.n	8007990 <_printf_i+0x28>
 80079a2:	a101      	add	r1, pc, #4	; (adr r1, 80079a8 <_printf_i+0x40>)
 80079a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80079a8:	08007a01 	.word	0x08007a01
 80079ac:	08007a15 	.word	0x08007a15
 80079b0:	08007991 	.word	0x08007991
 80079b4:	08007991 	.word	0x08007991
 80079b8:	08007991 	.word	0x08007991
 80079bc:	08007991 	.word	0x08007991
 80079c0:	08007a15 	.word	0x08007a15
 80079c4:	08007991 	.word	0x08007991
 80079c8:	08007991 	.word	0x08007991
 80079cc:	08007991 	.word	0x08007991
 80079d0:	08007991 	.word	0x08007991
 80079d4:	08007b21 	.word	0x08007b21
 80079d8:	08007a45 	.word	0x08007a45
 80079dc:	08007b03 	.word	0x08007b03
 80079e0:	08007991 	.word	0x08007991
 80079e4:	08007991 	.word	0x08007991
 80079e8:	08007b43 	.word	0x08007b43
 80079ec:	08007991 	.word	0x08007991
 80079f0:	08007a45 	.word	0x08007a45
 80079f4:	08007991 	.word	0x08007991
 80079f8:	08007991 	.word	0x08007991
 80079fc:	08007b0b 	.word	0x08007b0b
 8007a00:	682b      	ldr	r3, [r5, #0]
 8007a02:	1d1a      	adds	r2, r3, #4
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	602a      	str	r2, [r5, #0]
 8007a08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a10:	2301      	movs	r3, #1
 8007a12:	e0a3      	b.n	8007b5c <_printf_i+0x1f4>
 8007a14:	6820      	ldr	r0, [r4, #0]
 8007a16:	6829      	ldr	r1, [r5, #0]
 8007a18:	0606      	lsls	r6, r0, #24
 8007a1a:	f101 0304 	add.w	r3, r1, #4
 8007a1e:	d50a      	bpl.n	8007a36 <_printf_i+0xce>
 8007a20:	680e      	ldr	r6, [r1, #0]
 8007a22:	602b      	str	r3, [r5, #0]
 8007a24:	2e00      	cmp	r6, #0
 8007a26:	da03      	bge.n	8007a30 <_printf_i+0xc8>
 8007a28:	232d      	movs	r3, #45	; 0x2d
 8007a2a:	4276      	negs	r6, r6
 8007a2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a30:	485e      	ldr	r0, [pc, #376]	; (8007bac <_printf_i+0x244>)
 8007a32:	230a      	movs	r3, #10
 8007a34:	e019      	b.n	8007a6a <_printf_i+0x102>
 8007a36:	680e      	ldr	r6, [r1, #0]
 8007a38:	602b      	str	r3, [r5, #0]
 8007a3a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a3e:	bf18      	it	ne
 8007a40:	b236      	sxthne	r6, r6
 8007a42:	e7ef      	b.n	8007a24 <_printf_i+0xbc>
 8007a44:	682b      	ldr	r3, [r5, #0]
 8007a46:	6820      	ldr	r0, [r4, #0]
 8007a48:	1d19      	adds	r1, r3, #4
 8007a4a:	6029      	str	r1, [r5, #0]
 8007a4c:	0601      	lsls	r1, r0, #24
 8007a4e:	d501      	bpl.n	8007a54 <_printf_i+0xec>
 8007a50:	681e      	ldr	r6, [r3, #0]
 8007a52:	e002      	b.n	8007a5a <_printf_i+0xf2>
 8007a54:	0646      	lsls	r6, r0, #25
 8007a56:	d5fb      	bpl.n	8007a50 <_printf_i+0xe8>
 8007a58:	881e      	ldrh	r6, [r3, #0]
 8007a5a:	4854      	ldr	r0, [pc, #336]	; (8007bac <_printf_i+0x244>)
 8007a5c:	2f6f      	cmp	r7, #111	; 0x6f
 8007a5e:	bf0c      	ite	eq
 8007a60:	2308      	moveq	r3, #8
 8007a62:	230a      	movne	r3, #10
 8007a64:	2100      	movs	r1, #0
 8007a66:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a6a:	6865      	ldr	r5, [r4, #4]
 8007a6c:	60a5      	str	r5, [r4, #8]
 8007a6e:	2d00      	cmp	r5, #0
 8007a70:	bfa2      	ittt	ge
 8007a72:	6821      	ldrge	r1, [r4, #0]
 8007a74:	f021 0104 	bicge.w	r1, r1, #4
 8007a78:	6021      	strge	r1, [r4, #0]
 8007a7a:	b90e      	cbnz	r6, 8007a80 <_printf_i+0x118>
 8007a7c:	2d00      	cmp	r5, #0
 8007a7e:	d04d      	beq.n	8007b1c <_printf_i+0x1b4>
 8007a80:	4615      	mov	r5, r2
 8007a82:	fbb6 f1f3 	udiv	r1, r6, r3
 8007a86:	fb03 6711 	mls	r7, r3, r1, r6
 8007a8a:	5dc7      	ldrb	r7, [r0, r7]
 8007a8c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007a90:	4637      	mov	r7, r6
 8007a92:	42bb      	cmp	r3, r7
 8007a94:	460e      	mov	r6, r1
 8007a96:	d9f4      	bls.n	8007a82 <_printf_i+0x11a>
 8007a98:	2b08      	cmp	r3, #8
 8007a9a:	d10b      	bne.n	8007ab4 <_printf_i+0x14c>
 8007a9c:	6823      	ldr	r3, [r4, #0]
 8007a9e:	07de      	lsls	r6, r3, #31
 8007aa0:	d508      	bpl.n	8007ab4 <_printf_i+0x14c>
 8007aa2:	6923      	ldr	r3, [r4, #16]
 8007aa4:	6861      	ldr	r1, [r4, #4]
 8007aa6:	4299      	cmp	r1, r3
 8007aa8:	bfde      	ittt	le
 8007aaa:	2330      	movle	r3, #48	; 0x30
 8007aac:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007ab0:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007ab4:	1b52      	subs	r2, r2, r5
 8007ab6:	6122      	str	r2, [r4, #16]
 8007ab8:	f8cd a000 	str.w	sl, [sp]
 8007abc:	464b      	mov	r3, r9
 8007abe:	aa03      	add	r2, sp, #12
 8007ac0:	4621      	mov	r1, r4
 8007ac2:	4640      	mov	r0, r8
 8007ac4:	f7ff fee2 	bl	800788c <_printf_common>
 8007ac8:	3001      	adds	r0, #1
 8007aca:	d14c      	bne.n	8007b66 <_printf_i+0x1fe>
 8007acc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ad0:	b004      	add	sp, #16
 8007ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad6:	4835      	ldr	r0, [pc, #212]	; (8007bac <_printf_i+0x244>)
 8007ad8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007adc:	6829      	ldr	r1, [r5, #0]
 8007ade:	6823      	ldr	r3, [r4, #0]
 8007ae0:	f851 6b04 	ldr.w	r6, [r1], #4
 8007ae4:	6029      	str	r1, [r5, #0]
 8007ae6:	061d      	lsls	r5, r3, #24
 8007ae8:	d514      	bpl.n	8007b14 <_printf_i+0x1ac>
 8007aea:	07df      	lsls	r7, r3, #31
 8007aec:	bf44      	itt	mi
 8007aee:	f043 0320 	orrmi.w	r3, r3, #32
 8007af2:	6023      	strmi	r3, [r4, #0]
 8007af4:	b91e      	cbnz	r6, 8007afe <_printf_i+0x196>
 8007af6:	6823      	ldr	r3, [r4, #0]
 8007af8:	f023 0320 	bic.w	r3, r3, #32
 8007afc:	6023      	str	r3, [r4, #0]
 8007afe:	2310      	movs	r3, #16
 8007b00:	e7b0      	b.n	8007a64 <_printf_i+0xfc>
 8007b02:	6823      	ldr	r3, [r4, #0]
 8007b04:	f043 0320 	orr.w	r3, r3, #32
 8007b08:	6023      	str	r3, [r4, #0]
 8007b0a:	2378      	movs	r3, #120	; 0x78
 8007b0c:	4828      	ldr	r0, [pc, #160]	; (8007bb0 <_printf_i+0x248>)
 8007b0e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007b12:	e7e3      	b.n	8007adc <_printf_i+0x174>
 8007b14:	0659      	lsls	r1, r3, #25
 8007b16:	bf48      	it	mi
 8007b18:	b2b6      	uxthmi	r6, r6
 8007b1a:	e7e6      	b.n	8007aea <_printf_i+0x182>
 8007b1c:	4615      	mov	r5, r2
 8007b1e:	e7bb      	b.n	8007a98 <_printf_i+0x130>
 8007b20:	682b      	ldr	r3, [r5, #0]
 8007b22:	6826      	ldr	r6, [r4, #0]
 8007b24:	6961      	ldr	r1, [r4, #20]
 8007b26:	1d18      	adds	r0, r3, #4
 8007b28:	6028      	str	r0, [r5, #0]
 8007b2a:	0635      	lsls	r5, r6, #24
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	d501      	bpl.n	8007b34 <_printf_i+0x1cc>
 8007b30:	6019      	str	r1, [r3, #0]
 8007b32:	e002      	b.n	8007b3a <_printf_i+0x1d2>
 8007b34:	0670      	lsls	r0, r6, #25
 8007b36:	d5fb      	bpl.n	8007b30 <_printf_i+0x1c8>
 8007b38:	8019      	strh	r1, [r3, #0]
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	6123      	str	r3, [r4, #16]
 8007b3e:	4615      	mov	r5, r2
 8007b40:	e7ba      	b.n	8007ab8 <_printf_i+0x150>
 8007b42:	682b      	ldr	r3, [r5, #0]
 8007b44:	1d1a      	adds	r2, r3, #4
 8007b46:	602a      	str	r2, [r5, #0]
 8007b48:	681d      	ldr	r5, [r3, #0]
 8007b4a:	6862      	ldr	r2, [r4, #4]
 8007b4c:	2100      	movs	r1, #0
 8007b4e:	4628      	mov	r0, r5
 8007b50:	f7f8 fb4e 	bl	80001f0 <memchr>
 8007b54:	b108      	cbz	r0, 8007b5a <_printf_i+0x1f2>
 8007b56:	1b40      	subs	r0, r0, r5
 8007b58:	6060      	str	r0, [r4, #4]
 8007b5a:	6863      	ldr	r3, [r4, #4]
 8007b5c:	6123      	str	r3, [r4, #16]
 8007b5e:	2300      	movs	r3, #0
 8007b60:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b64:	e7a8      	b.n	8007ab8 <_printf_i+0x150>
 8007b66:	6923      	ldr	r3, [r4, #16]
 8007b68:	462a      	mov	r2, r5
 8007b6a:	4649      	mov	r1, r9
 8007b6c:	4640      	mov	r0, r8
 8007b6e:	47d0      	blx	sl
 8007b70:	3001      	adds	r0, #1
 8007b72:	d0ab      	beq.n	8007acc <_printf_i+0x164>
 8007b74:	6823      	ldr	r3, [r4, #0]
 8007b76:	079b      	lsls	r3, r3, #30
 8007b78:	d413      	bmi.n	8007ba2 <_printf_i+0x23a>
 8007b7a:	68e0      	ldr	r0, [r4, #12]
 8007b7c:	9b03      	ldr	r3, [sp, #12]
 8007b7e:	4298      	cmp	r0, r3
 8007b80:	bfb8      	it	lt
 8007b82:	4618      	movlt	r0, r3
 8007b84:	e7a4      	b.n	8007ad0 <_printf_i+0x168>
 8007b86:	2301      	movs	r3, #1
 8007b88:	4632      	mov	r2, r6
 8007b8a:	4649      	mov	r1, r9
 8007b8c:	4640      	mov	r0, r8
 8007b8e:	47d0      	blx	sl
 8007b90:	3001      	adds	r0, #1
 8007b92:	d09b      	beq.n	8007acc <_printf_i+0x164>
 8007b94:	3501      	adds	r5, #1
 8007b96:	68e3      	ldr	r3, [r4, #12]
 8007b98:	9903      	ldr	r1, [sp, #12]
 8007b9a:	1a5b      	subs	r3, r3, r1
 8007b9c:	42ab      	cmp	r3, r5
 8007b9e:	dcf2      	bgt.n	8007b86 <_printf_i+0x21e>
 8007ba0:	e7eb      	b.n	8007b7a <_printf_i+0x212>
 8007ba2:	2500      	movs	r5, #0
 8007ba4:	f104 0619 	add.w	r6, r4, #25
 8007ba8:	e7f5      	b.n	8007b96 <_printf_i+0x22e>
 8007baa:	bf00      	nop
 8007bac:	0800d082 	.word	0x0800d082
 8007bb0:	0800d093 	.word	0x0800d093

08007bb4 <iprintf>:
 8007bb4:	b40f      	push	{r0, r1, r2, r3}
 8007bb6:	4b0a      	ldr	r3, [pc, #40]	; (8007be0 <iprintf+0x2c>)
 8007bb8:	b513      	push	{r0, r1, r4, lr}
 8007bba:	681c      	ldr	r4, [r3, #0]
 8007bbc:	b124      	cbz	r4, 8007bc8 <iprintf+0x14>
 8007bbe:	69a3      	ldr	r3, [r4, #24]
 8007bc0:	b913      	cbnz	r3, 8007bc8 <iprintf+0x14>
 8007bc2:	4620      	mov	r0, r4
 8007bc4:	f000 ff02 	bl	80089cc <__sinit>
 8007bc8:	ab05      	add	r3, sp, #20
 8007bca:	9a04      	ldr	r2, [sp, #16]
 8007bcc:	68a1      	ldr	r1, [r4, #8]
 8007bce:	9301      	str	r3, [sp, #4]
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	f001 fda9 	bl	8009728 <_vfiprintf_r>
 8007bd6:	b002      	add	sp, #8
 8007bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bdc:	b004      	add	sp, #16
 8007bde:	4770      	bx	lr
 8007be0:	20000450 	.word	0x20000450

08007be4 <siprintf>:
 8007be4:	b40e      	push	{r1, r2, r3}
 8007be6:	b500      	push	{lr}
 8007be8:	b09c      	sub	sp, #112	; 0x70
 8007bea:	ab1d      	add	r3, sp, #116	; 0x74
 8007bec:	9002      	str	r0, [sp, #8]
 8007bee:	9006      	str	r0, [sp, #24]
 8007bf0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007bf4:	4809      	ldr	r0, [pc, #36]	; (8007c1c <siprintf+0x38>)
 8007bf6:	9107      	str	r1, [sp, #28]
 8007bf8:	9104      	str	r1, [sp, #16]
 8007bfa:	4909      	ldr	r1, [pc, #36]	; (8007c20 <siprintf+0x3c>)
 8007bfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c00:	9105      	str	r1, [sp, #20]
 8007c02:	6800      	ldr	r0, [r0, #0]
 8007c04:	9301      	str	r3, [sp, #4]
 8007c06:	a902      	add	r1, sp, #8
 8007c08:	f001 fc64 	bl	80094d4 <_svfiprintf_r>
 8007c0c:	9b02      	ldr	r3, [sp, #8]
 8007c0e:	2200      	movs	r2, #0
 8007c10:	701a      	strb	r2, [r3, #0]
 8007c12:	b01c      	add	sp, #112	; 0x70
 8007c14:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c18:	b003      	add	sp, #12
 8007c1a:	4770      	bx	lr
 8007c1c:	20000450 	.word	0x20000450
 8007c20:	ffff0208 	.word	0xffff0208

08007c24 <quorem>:
 8007c24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c28:	6903      	ldr	r3, [r0, #16]
 8007c2a:	690c      	ldr	r4, [r1, #16]
 8007c2c:	42a3      	cmp	r3, r4
 8007c2e:	4607      	mov	r7, r0
 8007c30:	f2c0 8081 	blt.w	8007d36 <quorem+0x112>
 8007c34:	3c01      	subs	r4, #1
 8007c36:	f101 0814 	add.w	r8, r1, #20
 8007c3a:	f100 0514 	add.w	r5, r0, #20
 8007c3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c42:	9301      	str	r3, [sp, #4]
 8007c44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c4c:	3301      	adds	r3, #1
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007c54:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c58:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c5c:	d331      	bcc.n	8007cc2 <quorem+0x9e>
 8007c5e:	f04f 0e00 	mov.w	lr, #0
 8007c62:	4640      	mov	r0, r8
 8007c64:	46ac      	mov	ip, r5
 8007c66:	46f2      	mov	sl, lr
 8007c68:	f850 2b04 	ldr.w	r2, [r0], #4
 8007c6c:	b293      	uxth	r3, r2
 8007c6e:	fb06 e303 	mla	r3, r6, r3, lr
 8007c72:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	ebaa 0303 	sub.w	r3, sl, r3
 8007c7c:	f8dc a000 	ldr.w	sl, [ip]
 8007c80:	0c12      	lsrs	r2, r2, #16
 8007c82:	fa13 f38a 	uxtah	r3, r3, sl
 8007c86:	fb06 e202 	mla	r2, r6, r2, lr
 8007c8a:	9300      	str	r3, [sp, #0]
 8007c8c:	9b00      	ldr	r3, [sp, #0]
 8007c8e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007c92:	b292      	uxth	r2, r2
 8007c94:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007c98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c9c:	f8bd 3000 	ldrh.w	r3, [sp]
 8007ca0:	4581      	cmp	r9, r0
 8007ca2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ca6:	f84c 3b04 	str.w	r3, [ip], #4
 8007caa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007cae:	d2db      	bcs.n	8007c68 <quorem+0x44>
 8007cb0:	f855 300b 	ldr.w	r3, [r5, fp]
 8007cb4:	b92b      	cbnz	r3, 8007cc2 <quorem+0x9e>
 8007cb6:	9b01      	ldr	r3, [sp, #4]
 8007cb8:	3b04      	subs	r3, #4
 8007cba:	429d      	cmp	r5, r3
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	d32e      	bcc.n	8007d1e <quorem+0xfa>
 8007cc0:	613c      	str	r4, [r7, #16]
 8007cc2:	4638      	mov	r0, r7
 8007cc4:	f001 f9b2 	bl	800902c <__mcmp>
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	db24      	blt.n	8007d16 <quorem+0xf2>
 8007ccc:	3601      	adds	r6, #1
 8007cce:	4628      	mov	r0, r5
 8007cd0:	f04f 0c00 	mov.w	ip, #0
 8007cd4:	f858 2b04 	ldr.w	r2, [r8], #4
 8007cd8:	f8d0 e000 	ldr.w	lr, [r0]
 8007cdc:	b293      	uxth	r3, r2
 8007cde:	ebac 0303 	sub.w	r3, ip, r3
 8007ce2:	0c12      	lsrs	r2, r2, #16
 8007ce4:	fa13 f38e 	uxtah	r3, r3, lr
 8007ce8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007cec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007cf0:	b29b      	uxth	r3, r3
 8007cf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cf6:	45c1      	cmp	r9, r8
 8007cf8:	f840 3b04 	str.w	r3, [r0], #4
 8007cfc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d00:	d2e8      	bcs.n	8007cd4 <quorem+0xb0>
 8007d02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d0a:	b922      	cbnz	r2, 8007d16 <quorem+0xf2>
 8007d0c:	3b04      	subs	r3, #4
 8007d0e:	429d      	cmp	r5, r3
 8007d10:	461a      	mov	r2, r3
 8007d12:	d30a      	bcc.n	8007d2a <quorem+0x106>
 8007d14:	613c      	str	r4, [r7, #16]
 8007d16:	4630      	mov	r0, r6
 8007d18:	b003      	add	sp, #12
 8007d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d1e:	6812      	ldr	r2, [r2, #0]
 8007d20:	3b04      	subs	r3, #4
 8007d22:	2a00      	cmp	r2, #0
 8007d24:	d1cc      	bne.n	8007cc0 <quorem+0x9c>
 8007d26:	3c01      	subs	r4, #1
 8007d28:	e7c7      	b.n	8007cba <quorem+0x96>
 8007d2a:	6812      	ldr	r2, [r2, #0]
 8007d2c:	3b04      	subs	r3, #4
 8007d2e:	2a00      	cmp	r2, #0
 8007d30:	d1f0      	bne.n	8007d14 <quorem+0xf0>
 8007d32:	3c01      	subs	r4, #1
 8007d34:	e7eb      	b.n	8007d0e <quorem+0xea>
 8007d36:	2000      	movs	r0, #0
 8007d38:	e7ee      	b.n	8007d18 <quorem+0xf4>
 8007d3a:	0000      	movs	r0, r0
 8007d3c:	0000      	movs	r0, r0
	...

08007d40 <_dtoa_r>:
 8007d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d44:	ed2d 8b04 	vpush	{d8-d9}
 8007d48:	ec57 6b10 	vmov	r6, r7, d0
 8007d4c:	b093      	sub	sp, #76	; 0x4c
 8007d4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007d50:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007d54:	9106      	str	r1, [sp, #24]
 8007d56:	ee10 aa10 	vmov	sl, s0
 8007d5a:	4604      	mov	r4, r0
 8007d5c:	9209      	str	r2, [sp, #36]	; 0x24
 8007d5e:	930c      	str	r3, [sp, #48]	; 0x30
 8007d60:	46bb      	mov	fp, r7
 8007d62:	b975      	cbnz	r5, 8007d82 <_dtoa_r+0x42>
 8007d64:	2010      	movs	r0, #16
 8007d66:	f000 fed7 	bl	8008b18 <malloc>
 8007d6a:	4602      	mov	r2, r0
 8007d6c:	6260      	str	r0, [r4, #36]	; 0x24
 8007d6e:	b920      	cbnz	r0, 8007d7a <_dtoa_r+0x3a>
 8007d70:	4ba7      	ldr	r3, [pc, #668]	; (8008010 <_dtoa_r+0x2d0>)
 8007d72:	21ea      	movs	r1, #234	; 0xea
 8007d74:	48a7      	ldr	r0, [pc, #668]	; (8008014 <_dtoa_r+0x2d4>)
 8007d76:	f001 ff2d 	bl	8009bd4 <__assert_func>
 8007d7a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007d7e:	6005      	str	r5, [r0, #0]
 8007d80:	60c5      	str	r5, [r0, #12]
 8007d82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d84:	6819      	ldr	r1, [r3, #0]
 8007d86:	b151      	cbz	r1, 8007d9e <_dtoa_r+0x5e>
 8007d88:	685a      	ldr	r2, [r3, #4]
 8007d8a:	604a      	str	r2, [r1, #4]
 8007d8c:	2301      	movs	r3, #1
 8007d8e:	4093      	lsls	r3, r2
 8007d90:	608b      	str	r3, [r1, #8]
 8007d92:	4620      	mov	r0, r4
 8007d94:	f000 ff08 	bl	8008ba8 <_Bfree>
 8007d98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	601a      	str	r2, [r3, #0]
 8007d9e:	1e3b      	subs	r3, r7, #0
 8007da0:	bfaa      	itet	ge
 8007da2:	2300      	movge	r3, #0
 8007da4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007da8:	f8c8 3000 	strge.w	r3, [r8]
 8007dac:	4b9a      	ldr	r3, [pc, #616]	; (8008018 <_dtoa_r+0x2d8>)
 8007dae:	bfbc      	itt	lt
 8007db0:	2201      	movlt	r2, #1
 8007db2:	f8c8 2000 	strlt.w	r2, [r8]
 8007db6:	ea33 030b 	bics.w	r3, r3, fp
 8007dba:	d11b      	bne.n	8007df4 <_dtoa_r+0xb4>
 8007dbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dbe:	f242 730f 	movw	r3, #9999	; 0x270f
 8007dc2:	6013      	str	r3, [r2, #0]
 8007dc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007dc8:	4333      	orrs	r3, r6
 8007dca:	f000 8592 	beq.w	80088f2 <_dtoa_r+0xbb2>
 8007dce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007dd0:	b963      	cbnz	r3, 8007dec <_dtoa_r+0xac>
 8007dd2:	4b92      	ldr	r3, [pc, #584]	; (800801c <_dtoa_r+0x2dc>)
 8007dd4:	e022      	b.n	8007e1c <_dtoa_r+0xdc>
 8007dd6:	4b92      	ldr	r3, [pc, #584]	; (8008020 <_dtoa_r+0x2e0>)
 8007dd8:	9301      	str	r3, [sp, #4]
 8007dda:	3308      	adds	r3, #8
 8007ddc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007dde:	6013      	str	r3, [r2, #0]
 8007de0:	9801      	ldr	r0, [sp, #4]
 8007de2:	b013      	add	sp, #76	; 0x4c
 8007de4:	ecbd 8b04 	vpop	{d8-d9}
 8007de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dec:	4b8b      	ldr	r3, [pc, #556]	; (800801c <_dtoa_r+0x2dc>)
 8007dee:	9301      	str	r3, [sp, #4]
 8007df0:	3303      	adds	r3, #3
 8007df2:	e7f3      	b.n	8007ddc <_dtoa_r+0x9c>
 8007df4:	2200      	movs	r2, #0
 8007df6:	2300      	movs	r3, #0
 8007df8:	4650      	mov	r0, sl
 8007dfa:	4659      	mov	r1, fp
 8007dfc:	f7f8 fe6c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e00:	ec4b ab19 	vmov	d9, sl, fp
 8007e04:	4680      	mov	r8, r0
 8007e06:	b158      	cbz	r0, 8007e20 <_dtoa_r+0xe0>
 8007e08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	6013      	str	r3, [r2, #0]
 8007e0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	f000 856b 	beq.w	80088ec <_dtoa_r+0xbac>
 8007e16:	4883      	ldr	r0, [pc, #524]	; (8008024 <_dtoa_r+0x2e4>)
 8007e18:	6018      	str	r0, [r3, #0]
 8007e1a:	1e43      	subs	r3, r0, #1
 8007e1c:	9301      	str	r3, [sp, #4]
 8007e1e:	e7df      	b.n	8007de0 <_dtoa_r+0xa0>
 8007e20:	ec4b ab10 	vmov	d0, sl, fp
 8007e24:	aa10      	add	r2, sp, #64	; 0x40
 8007e26:	a911      	add	r1, sp, #68	; 0x44
 8007e28:	4620      	mov	r0, r4
 8007e2a:	f001 f9a5 	bl	8009178 <__d2b>
 8007e2e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007e32:	ee08 0a10 	vmov	s16, r0
 8007e36:	2d00      	cmp	r5, #0
 8007e38:	f000 8084 	beq.w	8007f44 <_dtoa_r+0x204>
 8007e3c:	ee19 3a90 	vmov	r3, s19
 8007e40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e44:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007e48:	4656      	mov	r6, sl
 8007e4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007e4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007e52:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007e56:	4b74      	ldr	r3, [pc, #464]	; (8008028 <_dtoa_r+0x2e8>)
 8007e58:	2200      	movs	r2, #0
 8007e5a:	4630      	mov	r0, r6
 8007e5c:	4639      	mov	r1, r7
 8007e5e:	f7f8 fa1b 	bl	8000298 <__aeabi_dsub>
 8007e62:	a365      	add	r3, pc, #404	; (adr r3, 8007ff8 <_dtoa_r+0x2b8>)
 8007e64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e68:	f7f8 fbce 	bl	8000608 <__aeabi_dmul>
 8007e6c:	a364      	add	r3, pc, #400	; (adr r3, 8008000 <_dtoa_r+0x2c0>)
 8007e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e72:	f7f8 fa13 	bl	800029c <__adddf3>
 8007e76:	4606      	mov	r6, r0
 8007e78:	4628      	mov	r0, r5
 8007e7a:	460f      	mov	r7, r1
 8007e7c:	f7f8 fb5a 	bl	8000534 <__aeabi_i2d>
 8007e80:	a361      	add	r3, pc, #388	; (adr r3, 8008008 <_dtoa_r+0x2c8>)
 8007e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e86:	f7f8 fbbf 	bl	8000608 <__aeabi_dmul>
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	4630      	mov	r0, r6
 8007e90:	4639      	mov	r1, r7
 8007e92:	f7f8 fa03 	bl	800029c <__adddf3>
 8007e96:	4606      	mov	r6, r0
 8007e98:	460f      	mov	r7, r1
 8007e9a:	f7f8 fe65 	bl	8000b68 <__aeabi_d2iz>
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	9000      	str	r0, [sp, #0]
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	4630      	mov	r0, r6
 8007ea6:	4639      	mov	r1, r7
 8007ea8:	f7f8 fe20 	bl	8000aec <__aeabi_dcmplt>
 8007eac:	b150      	cbz	r0, 8007ec4 <_dtoa_r+0x184>
 8007eae:	9800      	ldr	r0, [sp, #0]
 8007eb0:	f7f8 fb40 	bl	8000534 <__aeabi_i2d>
 8007eb4:	4632      	mov	r2, r6
 8007eb6:	463b      	mov	r3, r7
 8007eb8:	f7f8 fe0e 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ebc:	b910      	cbnz	r0, 8007ec4 <_dtoa_r+0x184>
 8007ebe:	9b00      	ldr	r3, [sp, #0]
 8007ec0:	3b01      	subs	r3, #1
 8007ec2:	9300      	str	r3, [sp, #0]
 8007ec4:	9b00      	ldr	r3, [sp, #0]
 8007ec6:	2b16      	cmp	r3, #22
 8007ec8:	d85a      	bhi.n	8007f80 <_dtoa_r+0x240>
 8007eca:	9a00      	ldr	r2, [sp, #0]
 8007ecc:	4b57      	ldr	r3, [pc, #348]	; (800802c <_dtoa_r+0x2ec>)
 8007ece:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007ed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed6:	ec51 0b19 	vmov	r0, r1, d9
 8007eda:	f7f8 fe07 	bl	8000aec <__aeabi_dcmplt>
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	d050      	beq.n	8007f84 <_dtoa_r+0x244>
 8007ee2:	9b00      	ldr	r3, [sp, #0]
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	9300      	str	r3, [sp, #0]
 8007ee8:	2300      	movs	r3, #0
 8007eea:	930b      	str	r3, [sp, #44]	; 0x2c
 8007eec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007eee:	1b5d      	subs	r5, r3, r5
 8007ef0:	1e6b      	subs	r3, r5, #1
 8007ef2:	9305      	str	r3, [sp, #20]
 8007ef4:	bf45      	ittet	mi
 8007ef6:	f1c5 0301 	rsbmi	r3, r5, #1
 8007efa:	9304      	strmi	r3, [sp, #16]
 8007efc:	2300      	movpl	r3, #0
 8007efe:	2300      	movmi	r3, #0
 8007f00:	bf4c      	ite	mi
 8007f02:	9305      	strmi	r3, [sp, #20]
 8007f04:	9304      	strpl	r3, [sp, #16]
 8007f06:	9b00      	ldr	r3, [sp, #0]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	db3d      	blt.n	8007f88 <_dtoa_r+0x248>
 8007f0c:	9b05      	ldr	r3, [sp, #20]
 8007f0e:	9a00      	ldr	r2, [sp, #0]
 8007f10:	920a      	str	r2, [sp, #40]	; 0x28
 8007f12:	4413      	add	r3, r2
 8007f14:	9305      	str	r3, [sp, #20]
 8007f16:	2300      	movs	r3, #0
 8007f18:	9307      	str	r3, [sp, #28]
 8007f1a:	9b06      	ldr	r3, [sp, #24]
 8007f1c:	2b09      	cmp	r3, #9
 8007f1e:	f200 8089 	bhi.w	8008034 <_dtoa_r+0x2f4>
 8007f22:	2b05      	cmp	r3, #5
 8007f24:	bfc4      	itt	gt
 8007f26:	3b04      	subgt	r3, #4
 8007f28:	9306      	strgt	r3, [sp, #24]
 8007f2a:	9b06      	ldr	r3, [sp, #24]
 8007f2c:	f1a3 0302 	sub.w	r3, r3, #2
 8007f30:	bfcc      	ite	gt
 8007f32:	2500      	movgt	r5, #0
 8007f34:	2501      	movle	r5, #1
 8007f36:	2b03      	cmp	r3, #3
 8007f38:	f200 8087 	bhi.w	800804a <_dtoa_r+0x30a>
 8007f3c:	e8df f003 	tbb	[pc, r3]
 8007f40:	59383a2d 	.word	0x59383a2d
 8007f44:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007f48:	441d      	add	r5, r3
 8007f4a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007f4e:	2b20      	cmp	r3, #32
 8007f50:	bfc1      	itttt	gt
 8007f52:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007f56:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007f5a:	fa0b f303 	lslgt.w	r3, fp, r3
 8007f5e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007f62:	bfda      	itte	le
 8007f64:	f1c3 0320 	rsble	r3, r3, #32
 8007f68:	fa06 f003 	lslle.w	r0, r6, r3
 8007f6c:	4318      	orrgt	r0, r3
 8007f6e:	f7f8 fad1 	bl	8000514 <__aeabi_ui2d>
 8007f72:	2301      	movs	r3, #1
 8007f74:	4606      	mov	r6, r0
 8007f76:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007f7a:	3d01      	subs	r5, #1
 8007f7c:	930e      	str	r3, [sp, #56]	; 0x38
 8007f7e:	e76a      	b.n	8007e56 <_dtoa_r+0x116>
 8007f80:	2301      	movs	r3, #1
 8007f82:	e7b2      	b.n	8007eea <_dtoa_r+0x1aa>
 8007f84:	900b      	str	r0, [sp, #44]	; 0x2c
 8007f86:	e7b1      	b.n	8007eec <_dtoa_r+0x1ac>
 8007f88:	9b04      	ldr	r3, [sp, #16]
 8007f8a:	9a00      	ldr	r2, [sp, #0]
 8007f8c:	1a9b      	subs	r3, r3, r2
 8007f8e:	9304      	str	r3, [sp, #16]
 8007f90:	4253      	negs	r3, r2
 8007f92:	9307      	str	r3, [sp, #28]
 8007f94:	2300      	movs	r3, #0
 8007f96:	930a      	str	r3, [sp, #40]	; 0x28
 8007f98:	e7bf      	b.n	8007f1a <_dtoa_r+0x1da>
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	9308      	str	r3, [sp, #32]
 8007f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	dc55      	bgt.n	8008050 <_dtoa_r+0x310>
 8007fa4:	2301      	movs	r3, #1
 8007fa6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007faa:	461a      	mov	r2, r3
 8007fac:	9209      	str	r2, [sp, #36]	; 0x24
 8007fae:	e00c      	b.n	8007fca <_dtoa_r+0x28a>
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	e7f3      	b.n	8007f9c <_dtoa_r+0x25c>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fb8:	9308      	str	r3, [sp, #32]
 8007fba:	9b00      	ldr	r3, [sp, #0]
 8007fbc:	4413      	add	r3, r2
 8007fbe:	9302      	str	r3, [sp, #8]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	9303      	str	r3, [sp, #12]
 8007fc6:	bfb8      	it	lt
 8007fc8:	2301      	movlt	r3, #1
 8007fca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007fcc:	2200      	movs	r2, #0
 8007fce:	6042      	str	r2, [r0, #4]
 8007fd0:	2204      	movs	r2, #4
 8007fd2:	f102 0614 	add.w	r6, r2, #20
 8007fd6:	429e      	cmp	r6, r3
 8007fd8:	6841      	ldr	r1, [r0, #4]
 8007fda:	d93d      	bls.n	8008058 <_dtoa_r+0x318>
 8007fdc:	4620      	mov	r0, r4
 8007fde:	f000 fda3 	bl	8008b28 <_Balloc>
 8007fe2:	9001      	str	r0, [sp, #4]
 8007fe4:	2800      	cmp	r0, #0
 8007fe6:	d13b      	bne.n	8008060 <_dtoa_r+0x320>
 8007fe8:	4b11      	ldr	r3, [pc, #68]	; (8008030 <_dtoa_r+0x2f0>)
 8007fea:	4602      	mov	r2, r0
 8007fec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007ff0:	e6c0      	b.n	8007d74 <_dtoa_r+0x34>
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	e7df      	b.n	8007fb6 <_dtoa_r+0x276>
 8007ff6:	bf00      	nop
 8007ff8:	636f4361 	.word	0x636f4361
 8007ffc:	3fd287a7 	.word	0x3fd287a7
 8008000:	8b60c8b3 	.word	0x8b60c8b3
 8008004:	3fc68a28 	.word	0x3fc68a28
 8008008:	509f79fb 	.word	0x509f79fb
 800800c:	3fd34413 	.word	0x3fd34413
 8008010:	0800d0b1 	.word	0x0800d0b1
 8008014:	0800d0c8 	.word	0x0800d0c8
 8008018:	7ff00000 	.word	0x7ff00000
 800801c:	0800d0ad 	.word	0x0800d0ad
 8008020:	0800d0a4 	.word	0x0800d0a4
 8008024:	0800d081 	.word	0x0800d081
 8008028:	3ff80000 	.word	0x3ff80000
 800802c:	0800d218 	.word	0x0800d218
 8008030:	0800d123 	.word	0x0800d123
 8008034:	2501      	movs	r5, #1
 8008036:	2300      	movs	r3, #0
 8008038:	9306      	str	r3, [sp, #24]
 800803a:	9508      	str	r5, [sp, #32]
 800803c:	f04f 33ff 	mov.w	r3, #4294967295
 8008040:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008044:	2200      	movs	r2, #0
 8008046:	2312      	movs	r3, #18
 8008048:	e7b0      	b.n	8007fac <_dtoa_r+0x26c>
 800804a:	2301      	movs	r3, #1
 800804c:	9308      	str	r3, [sp, #32]
 800804e:	e7f5      	b.n	800803c <_dtoa_r+0x2fc>
 8008050:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008052:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008056:	e7b8      	b.n	8007fca <_dtoa_r+0x28a>
 8008058:	3101      	adds	r1, #1
 800805a:	6041      	str	r1, [r0, #4]
 800805c:	0052      	lsls	r2, r2, #1
 800805e:	e7b8      	b.n	8007fd2 <_dtoa_r+0x292>
 8008060:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008062:	9a01      	ldr	r2, [sp, #4]
 8008064:	601a      	str	r2, [r3, #0]
 8008066:	9b03      	ldr	r3, [sp, #12]
 8008068:	2b0e      	cmp	r3, #14
 800806a:	f200 809d 	bhi.w	80081a8 <_dtoa_r+0x468>
 800806e:	2d00      	cmp	r5, #0
 8008070:	f000 809a 	beq.w	80081a8 <_dtoa_r+0x468>
 8008074:	9b00      	ldr	r3, [sp, #0]
 8008076:	2b00      	cmp	r3, #0
 8008078:	dd32      	ble.n	80080e0 <_dtoa_r+0x3a0>
 800807a:	4ab7      	ldr	r2, [pc, #732]	; (8008358 <_dtoa_r+0x618>)
 800807c:	f003 030f 	and.w	r3, r3, #15
 8008080:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008084:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008088:	9b00      	ldr	r3, [sp, #0]
 800808a:	05d8      	lsls	r0, r3, #23
 800808c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008090:	d516      	bpl.n	80080c0 <_dtoa_r+0x380>
 8008092:	4bb2      	ldr	r3, [pc, #712]	; (800835c <_dtoa_r+0x61c>)
 8008094:	ec51 0b19 	vmov	r0, r1, d9
 8008098:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800809c:	f7f8 fbde 	bl	800085c <__aeabi_ddiv>
 80080a0:	f007 070f 	and.w	r7, r7, #15
 80080a4:	4682      	mov	sl, r0
 80080a6:	468b      	mov	fp, r1
 80080a8:	2503      	movs	r5, #3
 80080aa:	4eac      	ldr	r6, [pc, #688]	; (800835c <_dtoa_r+0x61c>)
 80080ac:	b957      	cbnz	r7, 80080c4 <_dtoa_r+0x384>
 80080ae:	4642      	mov	r2, r8
 80080b0:	464b      	mov	r3, r9
 80080b2:	4650      	mov	r0, sl
 80080b4:	4659      	mov	r1, fp
 80080b6:	f7f8 fbd1 	bl	800085c <__aeabi_ddiv>
 80080ba:	4682      	mov	sl, r0
 80080bc:	468b      	mov	fp, r1
 80080be:	e028      	b.n	8008112 <_dtoa_r+0x3d2>
 80080c0:	2502      	movs	r5, #2
 80080c2:	e7f2      	b.n	80080aa <_dtoa_r+0x36a>
 80080c4:	07f9      	lsls	r1, r7, #31
 80080c6:	d508      	bpl.n	80080da <_dtoa_r+0x39a>
 80080c8:	4640      	mov	r0, r8
 80080ca:	4649      	mov	r1, r9
 80080cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80080d0:	f7f8 fa9a 	bl	8000608 <__aeabi_dmul>
 80080d4:	3501      	adds	r5, #1
 80080d6:	4680      	mov	r8, r0
 80080d8:	4689      	mov	r9, r1
 80080da:	107f      	asrs	r7, r7, #1
 80080dc:	3608      	adds	r6, #8
 80080de:	e7e5      	b.n	80080ac <_dtoa_r+0x36c>
 80080e0:	f000 809b 	beq.w	800821a <_dtoa_r+0x4da>
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	4f9d      	ldr	r7, [pc, #628]	; (800835c <_dtoa_r+0x61c>)
 80080e8:	425e      	negs	r6, r3
 80080ea:	4b9b      	ldr	r3, [pc, #620]	; (8008358 <_dtoa_r+0x618>)
 80080ec:	f006 020f 	and.w	r2, r6, #15
 80080f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080f8:	ec51 0b19 	vmov	r0, r1, d9
 80080fc:	f7f8 fa84 	bl	8000608 <__aeabi_dmul>
 8008100:	1136      	asrs	r6, r6, #4
 8008102:	4682      	mov	sl, r0
 8008104:	468b      	mov	fp, r1
 8008106:	2300      	movs	r3, #0
 8008108:	2502      	movs	r5, #2
 800810a:	2e00      	cmp	r6, #0
 800810c:	d17a      	bne.n	8008204 <_dtoa_r+0x4c4>
 800810e:	2b00      	cmp	r3, #0
 8008110:	d1d3      	bne.n	80080ba <_dtoa_r+0x37a>
 8008112:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008114:	2b00      	cmp	r3, #0
 8008116:	f000 8082 	beq.w	800821e <_dtoa_r+0x4de>
 800811a:	4b91      	ldr	r3, [pc, #580]	; (8008360 <_dtoa_r+0x620>)
 800811c:	2200      	movs	r2, #0
 800811e:	4650      	mov	r0, sl
 8008120:	4659      	mov	r1, fp
 8008122:	f7f8 fce3 	bl	8000aec <__aeabi_dcmplt>
 8008126:	2800      	cmp	r0, #0
 8008128:	d079      	beq.n	800821e <_dtoa_r+0x4de>
 800812a:	9b03      	ldr	r3, [sp, #12]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d076      	beq.n	800821e <_dtoa_r+0x4de>
 8008130:	9b02      	ldr	r3, [sp, #8]
 8008132:	2b00      	cmp	r3, #0
 8008134:	dd36      	ble.n	80081a4 <_dtoa_r+0x464>
 8008136:	9b00      	ldr	r3, [sp, #0]
 8008138:	4650      	mov	r0, sl
 800813a:	4659      	mov	r1, fp
 800813c:	1e5f      	subs	r7, r3, #1
 800813e:	2200      	movs	r2, #0
 8008140:	4b88      	ldr	r3, [pc, #544]	; (8008364 <_dtoa_r+0x624>)
 8008142:	f7f8 fa61 	bl	8000608 <__aeabi_dmul>
 8008146:	9e02      	ldr	r6, [sp, #8]
 8008148:	4682      	mov	sl, r0
 800814a:	468b      	mov	fp, r1
 800814c:	3501      	adds	r5, #1
 800814e:	4628      	mov	r0, r5
 8008150:	f7f8 f9f0 	bl	8000534 <__aeabi_i2d>
 8008154:	4652      	mov	r2, sl
 8008156:	465b      	mov	r3, fp
 8008158:	f7f8 fa56 	bl	8000608 <__aeabi_dmul>
 800815c:	4b82      	ldr	r3, [pc, #520]	; (8008368 <_dtoa_r+0x628>)
 800815e:	2200      	movs	r2, #0
 8008160:	f7f8 f89c 	bl	800029c <__adddf3>
 8008164:	46d0      	mov	r8, sl
 8008166:	46d9      	mov	r9, fp
 8008168:	4682      	mov	sl, r0
 800816a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800816e:	2e00      	cmp	r6, #0
 8008170:	d158      	bne.n	8008224 <_dtoa_r+0x4e4>
 8008172:	4b7e      	ldr	r3, [pc, #504]	; (800836c <_dtoa_r+0x62c>)
 8008174:	2200      	movs	r2, #0
 8008176:	4640      	mov	r0, r8
 8008178:	4649      	mov	r1, r9
 800817a:	f7f8 f88d 	bl	8000298 <__aeabi_dsub>
 800817e:	4652      	mov	r2, sl
 8008180:	465b      	mov	r3, fp
 8008182:	4680      	mov	r8, r0
 8008184:	4689      	mov	r9, r1
 8008186:	f7f8 fccf 	bl	8000b28 <__aeabi_dcmpgt>
 800818a:	2800      	cmp	r0, #0
 800818c:	f040 8295 	bne.w	80086ba <_dtoa_r+0x97a>
 8008190:	4652      	mov	r2, sl
 8008192:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008196:	4640      	mov	r0, r8
 8008198:	4649      	mov	r1, r9
 800819a:	f7f8 fca7 	bl	8000aec <__aeabi_dcmplt>
 800819e:	2800      	cmp	r0, #0
 80081a0:	f040 8289 	bne.w	80086b6 <_dtoa_r+0x976>
 80081a4:	ec5b ab19 	vmov	sl, fp, d9
 80081a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	f2c0 8148 	blt.w	8008440 <_dtoa_r+0x700>
 80081b0:	9a00      	ldr	r2, [sp, #0]
 80081b2:	2a0e      	cmp	r2, #14
 80081b4:	f300 8144 	bgt.w	8008440 <_dtoa_r+0x700>
 80081b8:	4b67      	ldr	r3, [pc, #412]	; (8008358 <_dtoa_r+0x618>)
 80081ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80081c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f280 80d5 	bge.w	8008374 <_dtoa_r+0x634>
 80081ca:	9b03      	ldr	r3, [sp, #12]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	f300 80d1 	bgt.w	8008374 <_dtoa_r+0x634>
 80081d2:	f040 826f 	bne.w	80086b4 <_dtoa_r+0x974>
 80081d6:	4b65      	ldr	r3, [pc, #404]	; (800836c <_dtoa_r+0x62c>)
 80081d8:	2200      	movs	r2, #0
 80081da:	4640      	mov	r0, r8
 80081dc:	4649      	mov	r1, r9
 80081de:	f7f8 fa13 	bl	8000608 <__aeabi_dmul>
 80081e2:	4652      	mov	r2, sl
 80081e4:	465b      	mov	r3, fp
 80081e6:	f7f8 fc95 	bl	8000b14 <__aeabi_dcmpge>
 80081ea:	9e03      	ldr	r6, [sp, #12]
 80081ec:	4637      	mov	r7, r6
 80081ee:	2800      	cmp	r0, #0
 80081f0:	f040 8245 	bne.w	800867e <_dtoa_r+0x93e>
 80081f4:	9d01      	ldr	r5, [sp, #4]
 80081f6:	2331      	movs	r3, #49	; 0x31
 80081f8:	f805 3b01 	strb.w	r3, [r5], #1
 80081fc:	9b00      	ldr	r3, [sp, #0]
 80081fe:	3301      	adds	r3, #1
 8008200:	9300      	str	r3, [sp, #0]
 8008202:	e240      	b.n	8008686 <_dtoa_r+0x946>
 8008204:	07f2      	lsls	r2, r6, #31
 8008206:	d505      	bpl.n	8008214 <_dtoa_r+0x4d4>
 8008208:	e9d7 2300 	ldrd	r2, r3, [r7]
 800820c:	f7f8 f9fc 	bl	8000608 <__aeabi_dmul>
 8008210:	3501      	adds	r5, #1
 8008212:	2301      	movs	r3, #1
 8008214:	1076      	asrs	r6, r6, #1
 8008216:	3708      	adds	r7, #8
 8008218:	e777      	b.n	800810a <_dtoa_r+0x3ca>
 800821a:	2502      	movs	r5, #2
 800821c:	e779      	b.n	8008112 <_dtoa_r+0x3d2>
 800821e:	9f00      	ldr	r7, [sp, #0]
 8008220:	9e03      	ldr	r6, [sp, #12]
 8008222:	e794      	b.n	800814e <_dtoa_r+0x40e>
 8008224:	9901      	ldr	r1, [sp, #4]
 8008226:	4b4c      	ldr	r3, [pc, #304]	; (8008358 <_dtoa_r+0x618>)
 8008228:	4431      	add	r1, r6
 800822a:	910d      	str	r1, [sp, #52]	; 0x34
 800822c:	9908      	ldr	r1, [sp, #32]
 800822e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008232:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008236:	2900      	cmp	r1, #0
 8008238:	d043      	beq.n	80082c2 <_dtoa_r+0x582>
 800823a:	494d      	ldr	r1, [pc, #308]	; (8008370 <_dtoa_r+0x630>)
 800823c:	2000      	movs	r0, #0
 800823e:	f7f8 fb0d 	bl	800085c <__aeabi_ddiv>
 8008242:	4652      	mov	r2, sl
 8008244:	465b      	mov	r3, fp
 8008246:	f7f8 f827 	bl	8000298 <__aeabi_dsub>
 800824a:	9d01      	ldr	r5, [sp, #4]
 800824c:	4682      	mov	sl, r0
 800824e:	468b      	mov	fp, r1
 8008250:	4649      	mov	r1, r9
 8008252:	4640      	mov	r0, r8
 8008254:	f7f8 fc88 	bl	8000b68 <__aeabi_d2iz>
 8008258:	4606      	mov	r6, r0
 800825a:	f7f8 f96b 	bl	8000534 <__aeabi_i2d>
 800825e:	4602      	mov	r2, r0
 8008260:	460b      	mov	r3, r1
 8008262:	4640      	mov	r0, r8
 8008264:	4649      	mov	r1, r9
 8008266:	f7f8 f817 	bl	8000298 <__aeabi_dsub>
 800826a:	3630      	adds	r6, #48	; 0x30
 800826c:	f805 6b01 	strb.w	r6, [r5], #1
 8008270:	4652      	mov	r2, sl
 8008272:	465b      	mov	r3, fp
 8008274:	4680      	mov	r8, r0
 8008276:	4689      	mov	r9, r1
 8008278:	f7f8 fc38 	bl	8000aec <__aeabi_dcmplt>
 800827c:	2800      	cmp	r0, #0
 800827e:	d163      	bne.n	8008348 <_dtoa_r+0x608>
 8008280:	4642      	mov	r2, r8
 8008282:	464b      	mov	r3, r9
 8008284:	4936      	ldr	r1, [pc, #216]	; (8008360 <_dtoa_r+0x620>)
 8008286:	2000      	movs	r0, #0
 8008288:	f7f8 f806 	bl	8000298 <__aeabi_dsub>
 800828c:	4652      	mov	r2, sl
 800828e:	465b      	mov	r3, fp
 8008290:	f7f8 fc2c 	bl	8000aec <__aeabi_dcmplt>
 8008294:	2800      	cmp	r0, #0
 8008296:	f040 80b5 	bne.w	8008404 <_dtoa_r+0x6c4>
 800829a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800829c:	429d      	cmp	r5, r3
 800829e:	d081      	beq.n	80081a4 <_dtoa_r+0x464>
 80082a0:	4b30      	ldr	r3, [pc, #192]	; (8008364 <_dtoa_r+0x624>)
 80082a2:	2200      	movs	r2, #0
 80082a4:	4650      	mov	r0, sl
 80082a6:	4659      	mov	r1, fp
 80082a8:	f7f8 f9ae 	bl	8000608 <__aeabi_dmul>
 80082ac:	4b2d      	ldr	r3, [pc, #180]	; (8008364 <_dtoa_r+0x624>)
 80082ae:	4682      	mov	sl, r0
 80082b0:	468b      	mov	fp, r1
 80082b2:	4640      	mov	r0, r8
 80082b4:	4649      	mov	r1, r9
 80082b6:	2200      	movs	r2, #0
 80082b8:	f7f8 f9a6 	bl	8000608 <__aeabi_dmul>
 80082bc:	4680      	mov	r8, r0
 80082be:	4689      	mov	r9, r1
 80082c0:	e7c6      	b.n	8008250 <_dtoa_r+0x510>
 80082c2:	4650      	mov	r0, sl
 80082c4:	4659      	mov	r1, fp
 80082c6:	f7f8 f99f 	bl	8000608 <__aeabi_dmul>
 80082ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082cc:	9d01      	ldr	r5, [sp, #4]
 80082ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80082d0:	4682      	mov	sl, r0
 80082d2:	468b      	mov	fp, r1
 80082d4:	4649      	mov	r1, r9
 80082d6:	4640      	mov	r0, r8
 80082d8:	f7f8 fc46 	bl	8000b68 <__aeabi_d2iz>
 80082dc:	4606      	mov	r6, r0
 80082de:	f7f8 f929 	bl	8000534 <__aeabi_i2d>
 80082e2:	3630      	adds	r6, #48	; 0x30
 80082e4:	4602      	mov	r2, r0
 80082e6:	460b      	mov	r3, r1
 80082e8:	4640      	mov	r0, r8
 80082ea:	4649      	mov	r1, r9
 80082ec:	f7f7 ffd4 	bl	8000298 <__aeabi_dsub>
 80082f0:	f805 6b01 	strb.w	r6, [r5], #1
 80082f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082f6:	429d      	cmp	r5, r3
 80082f8:	4680      	mov	r8, r0
 80082fa:	4689      	mov	r9, r1
 80082fc:	f04f 0200 	mov.w	r2, #0
 8008300:	d124      	bne.n	800834c <_dtoa_r+0x60c>
 8008302:	4b1b      	ldr	r3, [pc, #108]	; (8008370 <_dtoa_r+0x630>)
 8008304:	4650      	mov	r0, sl
 8008306:	4659      	mov	r1, fp
 8008308:	f7f7 ffc8 	bl	800029c <__adddf3>
 800830c:	4602      	mov	r2, r0
 800830e:	460b      	mov	r3, r1
 8008310:	4640      	mov	r0, r8
 8008312:	4649      	mov	r1, r9
 8008314:	f7f8 fc08 	bl	8000b28 <__aeabi_dcmpgt>
 8008318:	2800      	cmp	r0, #0
 800831a:	d173      	bne.n	8008404 <_dtoa_r+0x6c4>
 800831c:	4652      	mov	r2, sl
 800831e:	465b      	mov	r3, fp
 8008320:	4913      	ldr	r1, [pc, #76]	; (8008370 <_dtoa_r+0x630>)
 8008322:	2000      	movs	r0, #0
 8008324:	f7f7 ffb8 	bl	8000298 <__aeabi_dsub>
 8008328:	4602      	mov	r2, r0
 800832a:	460b      	mov	r3, r1
 800832c:	4640      	mov	r0, r8
 800832e:	4649      	mov	r1, r9
 8008330:	f7f8 fbdc 	bl	8000aec <__aeabi_dcmplt>
 8008334:	2800      	cmp	r0, #0
 8008336:	f43f af35 	beq.w	80081a4 <_dtoa_r+0x464>
 800833a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800833c:	1e6b      	subs	r3, r5, #1
 800833e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008340:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008344:	2b30      	cmp	r3, #48	; 0x30
 8008346:	d0f8      	beq.n	800833a <_dtoa_r+0x5fa>
 8008348:	9700      	str	r7, [sp, #0]
 800834a:	e049      	b.n	80083e0 <_dtoa_r+0x6a0>
 800834c:	4b05      	ldr	r3, [pc, #20]	; (8008364 <_dtoa_r+0x624>)
 800834e:	f7f8 f95b 	bl	8000608 <__aeabi_dmul>
 8008352:	4680      	mov	r8, r0
 8008354:	4689      	mov	r9, r1
 8008356:	e7bd      	b.n	80082d4 <_dtoa_r+0x594>
 8008358:	0800d218 	.word	0x0800d218
 800835c:	0800d1f0 	.word	0x0800d1f0
 8008360:	3ff00000 	.word	0x3ff00000
 8008364:	40240000 	.word	0x40240000
 8008368:	401c0000 	.word	0x401c0000
 800836c:	40140000 	.word	0x40140000
 8008370:	3fe00000 	.word	0x3fe00000
 8008374:	9d01      	ldr	r5, [sp, #4]
 8008376:	4656      	mov	r6, sl
 8008378:	465f      	mov	r7, fp
 800837a:	4642      	mov	r2, r8
 800837c:	464b      	mov	r3, r9
 800837e:	4630      	mov	r0, r6
 8008380:	4639      	mov	r1, r7
 8008382:	f7f8 fa6b 	bl	800085c <__aeabi_ddiv>
 8008386:	f7f8 fbef 	bl	8000b68 <__aeabi_d2iz>
 800838a:	4682      	mov	sl, r0
 800838c:	f7f8 f8d2 	bl	8000534 <__aeabi_i2d>
 8008390:	4642      	mov	r2, r8
 8008392:	464b      	mov	r3, r9
 8008394:	f7f8 f938 	bl	8000608 <__aeabi_dmul>
 8008398:	4602      	mov	r2, r0
 800839a:	460b      	mov	r3, r1
 800839c:	4630      	mov	r0, r6
 800839e:	4639      	mov	r1, r7
 80083a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80083a4:	f7f7 ff78 	bl	8000298 <__aeabi_dsub>
 80083a8:	f805 6b01 	strb.w	r6, [r5], #1
 80083ac:	9e01      	ldr	r6, [sp, #4]
 80083ae:	9f03      	ldr	r7, [sp, #12]
 80083b0:	1bae      	subs	r6, r5, r6
 80083b2:	42b7      	cmp	r7, r6
 80083b4:	4602      	mov	r2, r0
 80083b6:	460b      	mov	r3, r1
 80083b8:	d135      	bne.n	8008426 <_dtoa_r+0x6e6>
 80083ba:	f7f7 ff6f 	bl	800029c <__adddf3>
 80083be:	4642      	mov	r2, r8
 80083c0:	464b      	mov	r3, r9
 80083c2:	4606      	mov	r6, r0
 80083c4:	460f      	mov	r7, r1
 80083c6:	f7f8 fbaf 	bl	8000b28 <__aeabi_dcmpgt>
 80083ca:	b9d0      	cbnz	r0, 8008402 <_dtoa_r+0x6c2>
 80083cc:	4642      	mov	r2, r8
 80083ce:	464b      	mov	r3, r9
 80083d0:	4630      	mov	r0, r6
 80083d2:	4639      	mov	r1, r7
 80083d4:	f7f8 fb80 	bl	8000ad8 <__aeabi_dcmpeq>
 80083d8:	b110      	cbz	r0, 80083e0 <_dtoa_r+0x6a0>
 80083da:	f01a 0f01 	tst.w	sl, #1
 80083de:	d110      	bne.n	8008402 <_dtoa_r+0x6c2>
 80083e0:	4620      	mov	r0, r4
 80083e2:	ee18 1a10 	vmov	r1, s16
 80083e6:	f000 fbdf 	bl	8008ba8 <_Bfree>
 80083ea:	2300      	movs	r3, #0
 80083ec:	9800      	ldr	r0, [sp, #0]
 80083ee:	702b      	strb	r3, [r5, #0]
 80083f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083f2:	3001      	adds	r0, #1
 80083f4:	6018      	str	r0, [r3, #0]
 80083f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	f43f acf1 	beq.w	8007de0 <_dtoa_r+0xa0>
 80083fe:	601d      	str	r5, [r3, #0]
 8008400:	e4ee      	b.n	8007de0 <_dtoa_r+0xa0>
 8008402:	9f00      	ldr	r7, [sp, #0]
 8008404:	462b      	mov	r3, r5
 8008406:	461d      	mov	r5, r3
 8008408:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800840c:	2a39      	cmp	r2, #57	; 0x39
 800840e:	d106      	bne.n	800841e <_dtoa_r+0x6de>
 8008410:	9a01      	ldr	r2, [sp, #4]
 8008412:	429a      	cmp	r2, r3
 8008414:	d1f7      	bne.n	8008406 <_dtoa_r+0x6c6>
 8008416:	9901      	ldr	r1, [sp, #4]
 8008418:	2230      	movs	r2, #48	; 0x30
 800841a:	3701      	adds	r7, #1
 800841c:	700a      	strb	r2, [r1, #0]
 800841e:	781a      	ldrb	r2, [r3, #0]
 8008420:	3201      	adds	r2, #1
 8008422:	701a      	strb	r2, [r3, #0]
 8008424:	e790      	b.n	8008348 <_dtoa_r+0x608>
 8008426:	4ba6      	ldr	r3, [pc, #664]	; (80086c0 <_dtoa_r+0x980>)
 8008428:	2200      	movs	r2, #0
 800842a:	f7f8 f8ed 	bl	8000608 <__aeabi_dmul>
 800842e:	2200      	movs	r2, #0
 8008430:	2300      	movs	r3, #0
 8008432:	4606      	mov	r6, r0
 8008434:	460f      	mov	r7, r1
 8008436:	f7f8 fb4f 	bl	8000ad8 <__aeabi_dcmpeq>
 800843a:	2800      	cmp	r0, #0
 800843c:	d09d      	beq.n	800837a <_dtoa_r+0x63a>
 800843e:	e7cf      	b.n	80083e0 <_dtoa_r+0x6a0>
 8008440:	9a08      	ldr	r2, [sp, #32]
 8008442:	2a00      	cmp	r2, #0
 8008444:	f000 80d7 	beq.w	80085f6 <_dtoa_r+0x8b6>
 8008448:	9a06      	ldr	r2, [sp, #24]
 800844a:	2a01      	cmp	r2, #1
 800844c:	f300 80ba 	bgt.w	80085c4 <_dtoa_r+0x884>
 8008450:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008452:	2a00      	cmp	r2, #0
 8008454:	f000 80b2 	beq.w	80085bc <_dtoa_r+0x87c>
 8008458:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800845c:	9e07      	ldr	r6, [sp, #28]
 800845e:	9d04      	ldr	r5, [sp, #16]
 8008460:	9a04      	ldr	r2, [sp, #16]
 8008462:	441a      	add	r2, r3
 8008464:	9204      	str	r2, [sp, #16]
 8008466:	9a05      	ldr	r2, [sp, #20]
 8008468:	2101      	movs	r1, #1
 800846a:	441a      	add	r2, r3
 800846c:	4620      	mov	r0, r4
 800846e:	9205      	str	r2, [sp, #20]
 8008470:	f000 fc52 	bl	8008d18 <__i2b>
 8008474:	4607      	mov	r7, r0
 8008476:	2d00      	cmp	r5, #0
 8008478:	dd0c      	ble.n	8008494 <_dtoa_r+0x754>
 800847a:	9b05      	ldr	r3, [sp, #20]
 800847c:	2b00      	cmp	r3, #0
 800847e:	dd09      	ble.n	8008494 <_dtoa_r+0x754>
 8008480:	42ab      	cmp	r3, r5
 8008482:	9a04      	ldr	r2, [sp, #16]
 8008484:	bfa8      	it	ge
 8008486:	462b      	movge	r3, r5
 8008488:	1ad2      	subs	r2, r2, r3
 800848a:	9204      	str	r2, [sp, #16]
 800848c:	9a05      	ldr	r2, [sp, #20]
 800848e:	1aed      	subs	r5, r5, r3
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	9305      	str	r3, [sp, #20]
 8008494:	9b07      	ldr	r3, [sp, #28]
 8008496:	b31b      	cbz	r3, 80084e0 <_dtoa_r+0x7a0>
 8008498:	9b08      	ldr	r3, [sp, #32]
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 80af 	beq.w	80085fe <_dtoa_r+0x8be>
 80084a0:	2e00      	cmp	r6, #0
 80084a2:	dd13      	ble.n	80084cc <_dtoa_r+0x78c>
 80084a4:	4639      	mov	r1, r7
 80084a6:	4632      	mov	r2, r6
 80084a8:	4620      	mov	r0, r4
 80084aa:	f000 fcf5 	bl	8008e98 <__pow5mult>
 80084ae:	ee18 2a10 	vmov	r2, s16
 80084b2:	4601      	mov	r1, r0
 80084b4:	4607      	mov	r7, r0
 80084b6:	4620      	mov	r0, r4
 80084b8:	f000 fc44 	bl	8008d44 <__multiply>
 80084bc:	ee18 1a10 	vmov	r1, s16
 80084c0:	4680      	mov	r8, r0
 80084c2:	4620      	mov	r0, r4
 80084c4:	f000 fb70 	bl	8008ba8 <_Bfree>
 80084c8:	ee08 8a10 	vmov	s16, r8
 80084cc:	9b07      	ldr	r3, [sp, #28]
 80084ce:	1b9a      	subs	r2, r3, r6
 80084d0:	d006      	beq.n	80084e0 <_dtoa_r+0x7a0>
 80084d2:	ee18 1a10 	vmov	r1, s16
 80084d6:	4620      	mov	r0, r4
 80084d8:	f000 fcde 	bl	8008e98 <__pow5mult>
 80084dc:	ee08 0a10 	vmov	s16, r0
 80084e0:	2101      	movs	r1, #1
 80084e2:	4620      	mov	r0, r4
 80084e4:	f000 fc18 	bl	8008d18 <__i2b>
 80084e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	4606      	mov	r6, r0
 80084ee:	f340 8088 	ble.w	8008602 <_dtoa_r+0x8c2>
 80084f2:	461a      	mov	r2, r3
 80084f4:	4601      	mov	r1, r0
 80084f6:	4620      	mov	r0, r4
 80084f8:	f000 fcce 	bl	8008e98 <__pow5mult>
 80084fc:	9b06      	ldr	r3, [sp, #24]
 80084fe:	2b01      	cmp	r3, #1
 8008500:	4606      	mov	r6, r0
 8008502:	f340 8081 	ble.w	8008608 <_dtoa_r+0x8c8>
 8008506:	f04f 0800 	mov.w	r8, #0
 800850a:	6933      	ldr	r3, [r6, #16]
 800850c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008510:	6918      	ldr	r0, [r3, #16]
 8008512:	f000 fbb1 	bl	8008c78 <__hi0bits>
 8008516:	f1c0 0020 	rsb	r0, r0, #32
 800851a:	9b05      	ldr	r3, [sp, #20]
 800851c:	4418      	add	r0, r3
 800851e:	f010 001f 	ands.w	r0, r0, #31
 8008522:	f000 8092 	beq.w	800864a <_dtoa_r+0x90a>
 8008526:	f1c0 0320 	rsb	r3, r0, #32
 800852a:	2b04      	cmp	r3, #4
 800852c:	f340 808a 	ble.w	8008644 <_dtoa_r+0x904>
 8008530:	f1c0 001c 	rsb	r0, r0, #28
 8008534:	9b04      	ldr	r3, [sp, #16]
 8008536:	4403      	add	r3, r0
 8008538:	9304      	str	r3, [sp, #16]
 800853a:	9b05      	ldr	r3, [sp, #20]
 800853c:	4403      	add	r3, r0
 800853e:	4405      	add	r5, r0
 8008540:	9305      	str	r3, [sp, #20]
 8008542:	9b04      	ldr	r3, [sp, #16]
 8008544:	2b00      	cmp	r3, #0
 8008546:	dd07      	ble.n	8008558 <_dtoa_r+0x818>
 8008548:	ee18 1a10 	vmov	r1, s16
 800854c:	461a      	mov	r2, r3
 800854e:	4620      	mov	r0, r4
 8008550:	f000 fcfc 	bl	8008f4c <__lshift>
 8008554:	ee08 0a10 	vmov	s16, r0
 8008558:	9b05      	ldr	r3, [sp, #20]
 800855a:	2b00      	cmp	r3, #0
 800855c:	dd05      	ble.n	800856a <_dtoa_r+0x82a>
 800855e:	4631      	mov	r1, r6
 8008560:	461a      	mov	r2, r3
 8008562:	4620      	mov	r0, r4
 8008564:	f000 fcf2 	bl	8008f4c <__lshift>
 8008568:	4606      	mov	r6, r0
 800856a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800856c:	2b00      	cmp	r3, #0
 800856e:	d06e      	beq.n	800864e <_dtoa_r+0x90e>
 8008570:	ee18 0a10 	vmov	r0, s16
 8008574:	4631      	mov	r1, r6
 8008576:	f000 fd59 	bl	800902c <__mcmp>
 800857a:	2800      	cmp	r0, #0
 800857c:	da67      	bge.n	800864e <_dtoa_r+0x90e>
 800857e:	9b00      	ldr	r3, [sp, #0]
 8008580:	3b01      	subs	r3, #1
 8008582:	ee18 1a10 	vmov	r1, s16
 8008586:	9300      	str	r3, [sp, #0]
 8008588:	220a      	movs	r2, #10
 800858a:	2300      	movs	r3, #0
 800858c:	4620      	mov	r0, r4
 800858e:	f000 fb2d 	bl	8008bec <__multadd>
 8008592:	9b08      	ldr	r3, [sp, #32]
 8008594:	ee08 0a10 	vmov	s16, r0
 8008598:	2b00      	cmp	r3, #0
 800859a:	f000 81b1 	beq.w	8008900 <_dtoa_r+0xbc0>
 800859e:	2300      	movs	r3, #0
 80085a0:	4639      	mov	r1, r7
 80085a2:	220a      	movs	r2, #10
 80085a4:	4620      	mov	r0, r4
 80085a6:	f000 fb21 	bl	8008bec <__multadd>
 80085aa:	9b02      	ldr	r3, [sp, #8]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	4607      	mov	r7, r0
 80085b0:	f300 808e 	bgt.w	80086d0 <_dtoa_r+0x990>
 80085b4:	9b06      	ldr	r3, [sp, #24]
 80085b6:	2b02      	cmp	r3, #2
 80085b8:	dc51      	bgt.n	800865e <_dtoa_r+0x91e>
 80085ba:	e089      	b.n	80086d0 <_dtoa_r+0x990>
 80085bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80085c2:	e74b      	b.n	800845c <_dtoa_r+0x71c>
 80085c4:	9b03      	ldr	r3, [sp, #12]
 80085c6:	1e5e      	subs	r6, r3, #1
 80085c8:	9b07      	ldr	r3, [sp, #28]
 80085ca:	42b3      	cmp	r3, r6
 80085cc:	bfbf      	itttt	lt
 80085ce:	9b07      	ldrlt	r3, [sp, #28]
 80085d0:	9607      	strlt	r6, [sp, #28]
 80085d2:	1af2      	sublt	r2, r6, r3
 80085d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80085d6:	bfb6      	itet	lt
 80085d8:	189b      	addlt	r3, r3, r2
 80085da:	1b9e      	subge	r6, r3, r6
 80085dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80085de:	9b03      	ldr	r3, [sp, #12]
 80085e0:	bfb8      	it	lt
 80085e2:	2600      	movlt	r6, #0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	bfb7      	itett	lt
 80085e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80085ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80085f0:	1a9d      	sublt	r5, r3, r2
 80085f2:	2300      	movlt	r3, #0
 80085f4:	e734      	b.n	8008460 <_dtoa_r+0x720>
 80085f6:	9e07      	ldr	r6, [sp, #28]
 80085f8:	9d04      	ldr	r5, [sp, #16]
 80085fa:	9f08      	ldr	r7, [sp, #32]
 80085fc:	e73b      	b.n	8008476 <_dtoa_r+0x736>
 80085fe:	9a07      	ldr	r2, [sp, #28]
 8008600:	e767      	b.n	80084d2 <_dtoa_r+0x792>
 8008602:	9b06      	ldr	r3, [sp, #24]
 8008604:	2b01      	cmp	r3, #1
 8008606:	dc18      	bgt.n	800863a <_dtoa_r+0x8fa>
 8008608:	f1ba 0f00 	cmp.w	sl, #0
 800860c:	d115      	bne.n	800863a <_dtoa_r+0x8fa>
 800860e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008612:	b993      	cbnz	r3, 800863a <_dtoa_r+0x8fa>
 8008614:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008618:	0d1b      	lsrs	r3, r3, #20
 800861a:	051b      	lsls	r3, r3, #20
 800861c:	b183      	cbz	r3, 8008640 <_dtoa_r+0x900>
 800861e:	9b04      	ldr	r3, [sp, #16]
 8008620:	3301      	adds	r3, #1
 8008622:	9304      	str	r3, [sp, #16]
 8008624:	9b05      	ldr	r3, [sp, #20]
 8008626:	3301      	adds	r3, #1
 8008628:	9305      	str	r3, [sp, #20]
 800862a:	f04f 0801 	mov.w	r8, #1
 800862e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008630:	2b00      	cmp	r3, #0
 8008632:	f47f af6a 	bne.w	800850a <_dtoa_r+0x7ca>
 8008636:	2001      	movs	r0, #1
 8008638:	e76f      	b.n	800851a <_dtoa_r+0x7da>
 800863a:	f04f 0800 	mov.w	r8, #0
 800863e:	e7f6      	b.n	800862e <_dtoa_r+0x8ee>
 8008640:	4698      	mov	r8, r3
 8008642:	e7f4      	b.n	800862e <_dtoa_r+0x8ee>
 8008644:	f43f af7d 	beq.w	8008542 <_dtoa_r+0x802>
 8008648:	4618      	mov	r0, r3
 800864a:	301c      	adds	r0, #28
 800864c:	e772      	b.n	8008534 <_dtoa_r+0x7f4>
 800864e:	9b03      	ldr	r3, [sp, #12]
 8008650:	2b00      	cmp	r3, #0
 8008652:	dc37      	bgt.n	80086c4 <_dtoa_r+0x984>
 8008654:	9b06      	ldr	r3, [sp, #24]
 8008656:	2b02      	cmp	r3, #2
 8008658:	dd34      	ble.n	80086c4 <_dtoa_r+0x984>
 800865a:	9b03      	ldr	r3, [sp, #12]
 800865c:	9302      	str	r3, [sp, #8]
 800865e:	9b02      	ldr	r3, [sp, #8]
 8008660:	b96b      	cbnz	r3, 800867e <_dtoa_r+0x93e>
 8008662:	4631      	mov	r1, r6
 8008664:	2205      	movs	r2, #5
 8008666:	4620      	mov	r0, r4
 8008668:	f000 fac0 	bl	8008bec <__multadd>
 800866c:	4601      	mov	r1, r0
 800866e:	4606      	mov	r6, r0
 8008670:	ee18 0a10 	vmov	r0, s16
 8008674:	f000 fcda 	bl	800902c <__mcmp>
 8008678:	2800      	cmp	r0, #0
 800867a:	f73f adbb 	bgt.w	80081f4 <_dtoa_r+0x4b4>
 800867e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008680:	9d01      	ldr	r5, [sp, #4]
 8008682:	43db      	mvns	r3, r3
 8008684:	9300      	str	r3, [sp, #0]
 8008686:	f04f 0800 	mov.w	r8, #0
 800868a:	4631      	mov	r1, r6
 800868c:	4620      	mov	r0, r4
 800868e:	f000 fa8b 	bl	8008ba8 <_Bfree>
 8008692:	2f00      	cmp	r7, #0
 8008694:	f43f aea4 	beq.w	80083e0 <_dtoa_r+0x6a0>
 8008698:	f1b8 0f00 	cmp.w	r8, #0
 800869c:	d005      	beq.n	80086aa <_dtoa_r+0x96a>
 800869e:	45b8      	cmp	r8, r7
 80086a0:	d003      	beq.n	80086aa <_dtoa_r+0x96a>
 80086a2:	4641      	mov	r1, r8
 80086a4:	4620      	mov	r0, r4
 80086a6:	f000 fa7f 	bl	8008ba8 <_Bfree>
 80086aa:	4639      	mov	r1, r7
 80086ac:	4620      	mov	r0, r4
 80086ae:	f000 fa7b 	bl	8008ba8 <_Bfree>
 80086b2:	e695      	b.n	80083e0 <_dtoa_r+0x6a0>
 80086b4:	2600      	movs	r6, #0
 80086b6:	4637      	mov	r7, r6
 80086b8:	e7e1      	b.n	800867e <_dtoa_r+0x93e>
 80086ba:	9700      	str	r7, [sp, #0]
 80086bc:	4637      	mov	r7, r6
 80086be:	e599      	b.n	80081f4 <_dtoa_r+0x4b4>
 80086c0:	40240000 	.word	0x40240000
 80086c4:	9b08      	ldr	r3, [sp, #32]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	f000 80ca 	beq.w	8008860 <_dtoa_r+0xb20>
 80086cc:	9b03      	ldr	r3, [sp, #12]
 80086ce:	9302      	str	r3, [sp, #8]
 80086d0:	2d00      	cmp	r5, #0
 80086d2:	dd05      	ble.n	80086e0 <_dtoa_r+0x9a0>
 80086d4:	4639      	mov	r1, r7
 80086d6:	462a      	mov	r2, r5
 80086d8:	4620      	mov	r0, r4
 80086da:	f000 fc37 	bl	8008f4c <__lshift>
 80086de:	4607      	mov	r7, r0
 80086e0:	f1b8 0f00 	cmp.w	r8, #0
 80086e4:	d05b      	beq.n	800879e <_dtoa_r+0xa5e>
 80086e6:	6879      	ldr	r1, [r7, #4]
 80086e8:	4620      	mov	r0, r4
 80086ea:	f000 fa1d 	bl	8008b28 <_Balloc>
 80086ee:	4605      	mov	r5, r0
 80086f0:	b928      	cbnz	r0, 80086fe <_dtoa_r+0x9be>
 80086f2:	4b87      	ldr	r3, [pc, #540]	; (8008910 <_dtoa_r+0xbd0>)
 80086f4:	4602      	mov	r2, r0
 80086f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80086fa:	f7ff bb3b 	b.w	8007d74 <_dtoa_r+0x34>
 80086fe:	693a      	ldr	r2, [r7, #16]
 8008700:	3202      	adds	r2, #2
 8008702:	0092      	lsls	r2, r2, #2
 8008704:	f107 010c 	add.w	r1, r7, #12
 8008708:	300c      	adds	r0, #12
 800870a:	f7fe fdb9 	bl	8007280 <memcpy>
 800870e:	2201      	movs	r2, #1
 8008710:	4629      	mov	r1, r5
 8008712:	4620      	mov	r0, r4
 8008714:	f000 fc1a 	bl	8008f4c <__lshift>
 8008718:	9b01      	ldr	r3, [sp, #4]
 800871a:	f103 0901 	add.w	r9, r3, #1
 800871e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008722:	4413      	add	r3, r2
 8008724:	9305      	str	r3, [sp, #20]
 8008726:	f00a 0301 	and.w	r3, sl, #1
 800872a:	46b8      	mov	r8, r7
 800872c:	9304      	str	r3, [sp, #16]
 800872e:	4607      	mov	r7, r0
 8008730:	4631      	mov	r1, r6
 8008732:	ee18 0a10 	vmov	r0, s16
 8008736:	f7ff fa75 	bl	8007c24 <quorem>
 800873a:	4641      	mov	r1, r8
 800873c:	9002      	str	r0, [sp, #8]
 800873e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008742:	ee18 0a10 	vmov	r0, s16
 8008746:	f000 fc71 	bl	800902c <__mcmp>
 800874a:	463a      	mov	r2, r7
 800874c:	9003      	str	r0, [sp, #12]
 800874e:	4631      	mov	r1, r6
 8008750:	4620      	mov	r0, r4
 8008752:	f000 fc87 	bl	8009064 <__mdiff>
 8008756:	68c2      	ldr	r2, [r0, #12]
 8008758:	f109 3bff 	add.w	fp, r9, #4294967295
 800875c:	4605      	mov	r5, r0
 800875e:	bb02      	cbnz	r2, 80087a2 <_dtoa_r+0xa62>
 8008760:	4601      	mov	r1, r0
 8008762:	ee18 0a10 	vmov	r0, s16
 8008766:	f000 fc61 	bl	800902c <__mcmp>
 800876a:	4602      	mov	r2, r0
 800876c:	4629      	mov	r1, r5
 800876e:	4620      	mov	r0, r4
 8008770:	9207      	str	r2, [sp, #28]
 8008772:	f000 fa19 	bl	8008ba8 <_Bfree>
 8008776:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800877a:	ea43 0102 	orr.w	r1, r3, r2
 800877e:	9b04      	ldr	r3, [sp, #16]
 8008780:	430b      	orrs	r3, r1
 8008782:	464d      	mov	r5, r9
 8008784:	d10f      	bne.n	80087a6 <_dtoa_r+0xa66>
 8008786:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800878a:	d02a      	beq.n	80087e2 <_dtoa_r+0xaa2>
 800878c:	9b03      	ldr	r3, [sp, #12]
 800878e:	2b00      	cmp	r3, #0
 8008790:	dd02      	ble.n	8008798 <_dtoa_r+0xa58>
 8008792:	9b02      	ldr	r3, [sp, #8]
 8008794:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008798:	f88b a000 	strb.w	sl, [fp]
 800879c:	e775      	b.n	800868a <_dtoa_r+0x94a>
 800879e:	4638      	mov	r0, r7
 80087a0:	e7ba      	b.n	8008718 <_dtoa_r+0x9d8>
 80087a2:	2201      	movs	r2, #1
 80087a4:	e7e2      	b.n	800876c <_dtoa_r+0xa2c>
 80087a6:	9b03      	ldr	r3, [sp, #12]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	db04      	blt.n	80087b6 <_dtoa_r+0xa76>
 80087ac:	9906      	ldr	r1, [sp, #24]
 80087ae:	430b      	orrs	r3, r1
 80087b0:	9904      	ldr	r1, [sp, #16]
 80087b2:	430b      	orrs	r3, r1
 80087b4:	d122      	bne.n	80087fc <_dtoa_r+0xabc>
 80087b6:	2a00      	cmp	r2, #0
 80087b8:	ddee      	ble.n	8008798 <_dtoa_r+0xa58>
 80087ba:	ee18 1a10 	vmov	r1, s16
 80087be:	2201      	movs	r2, #1
 80087c0:	4620      	mov	r0, r4
 80087c2:	f000 fbc3 	bl	8008f4c <__lshift>
 80087c6:	4631      	mov	r1, r6
 80087c8:	ee08 0a10 	vmov	s16, r0
 80087cc:	f000 fc2e 	bl	800902c <__mcmp>
 80087d0:	2800      	cmp	r0, #0
 80087d2:	dc03      	bgt.n	80087dc <_dtoa_r+0xa9c>
 80087d4:	d1e0      	bne.n	8008798 <_dtoa_r+0xa58>
 80087d6:	f01a 0f01 	tst.w	sl, #1
 80087da:	d0dd      	beq.n	8008798 <_dtoa_r+0xa58>
 80087dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087e0:	d1d7      	bne.n	8008792 <_dtoa_r+0xa52>
 80087e2:	2339      	movs	r3, #57	; 0x39
 80087e4:	f88b 3000 	strb.w	r3, [fp]
 80087e8:	462b      	mov	r3, r5
 80087ea:	461d      	mov	r5, r3
 80087ec:	3b01      	subs	r3, #1
 80087ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80087f2:	2a39      	cmp	r2, #57	; 0x39
 80087f4:	d071      	beq.n	80088da <_dtoa_r+0xb9a>
 80087f6:	3201      	adds	r2, #1
 80087f8:	701a      	strb	r2, [r3, #0]
 80087fa:	e746      	b.n	800868a <_dtoa_r+0x94a>
 80087fc:	2a00      	cmp	r2, #0
 80087fe:	dd07      	ble.n	8008810 <_dtoa_r+0xad0>
 8008800:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008804:	d0ed      	beq.n	80087e2 <_dtoa_r+0xaa2>
 8008806:	f10a 0301 	add.w	r3, sl, #1
 800880a:	f88b 3000 	strb.w	r3, [fp]
 800880e:	e73c      	b.n	800868a <_dtoa_r+0x94a>
 8008810:	9b05      	ldr	r3, [sp, #20]
 8008812:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008816:	4599      	cmp	r9, r3
 8008818:	d047      	beq.n	80088aa <_dtoa_r+0xb6a>
 800881a:	ee18 1a10 	vmov	r1, s16
 800881e:	2300      	movs	r3, #0
 8008820:	220a      	movs	r2, #10
 8008822:	4620      	mov	r0, r4
 8008824:	f000 f9e2 	bl	8008bec <__multadd>
 8008828:	45b8      	cmp	r8, r7
 800882a:	ee08 0a10 	vmov	s16, r0
 800882e:	f04f 0300 	mov.w	r3, #0
 8008832:	f04f 020a 	mov.w	r2, #10
 8008836:	4641      	mov	r1, r8
 8008838:	4620      	mov	r0, r4
 800883a:	d106      	bne.n	800884a <_dtoa_r+0xb0a>
 800883c:	f000 f9d6 	bl	8008bec <__multadd>
 8008840:	4680      	mov	r8, r0
 8008842:	4607      	mov	r7, r0
 8008844:	f109 0901 	add.w	r9, r9, #1
 8008848:	e772      	b.n	8008730 <_dtoa_r+0x9f0>
 800884a:	f000 f9cf 	bl	8008bec <__multadd>
 800884e:	4639      	mov	r1, r7
 8008850:	4680      	mov	r8, r0
 8008852:	2300      	movs	r3, #0
 8008854:	220a      	movs	r2, #10
 8008856:	4620      	mov	r0, r4
 8008858:	f000 f9c8 	bl	8008bec <__multadd>
 800885c:	4607      	mov	r7, r0
 800885e:	e7f1      	b.n	8008844 <_dtoa_r+0xb04>
 8008860:	9b03      	ldr	r3, [sp, #12]
 8008862:	9302      	str	r3, [sp, #8]
 8008864:	9d01      	ldr	r5, [sp, #4]
 8008866:	ee18 0a10 	vmov	r0, s16
 800886a:	4631      	mov	r1, r6
 800886c:	f7ff f9da 	bl	8007c24 <quorem>
 8008870:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008874:	9b01      	ldr	r3, [sp, #4]
 8008876:	f805 ab01 	strb.w	sl, [r5], #1
 800887a:	1aea      	subs	r2, r5, r3
 800887c:	9b02      	ldr	r3, [sp, #8]
 800887e:	4293      	cmp	r3, r2
 8008880:	dd09      	ble.n	8008896 <_dtoa_r+0xb56>
 8008882:	ee18 1a10 	vmov	r1, s16
 8008886:	2300      	movs	r3, #0
 8008888:	220a      	movs	r2, #10
 800888a:	4620      	mov	r0, r4
 800888c:	f000 f9ae 	bl	8008bec <__multadd>
 8008890:	ee08 0a10 	vmov	s16, r0
 8008894:	e7e7      	b.n	8008866 <_dtoa_r+0xb26>
 8008896:	9b02      	ldr	r3, [sp, #8]
 8008898:	2b00      	cmp	r3, #0
 800889a:	bfc8      	it	gt
 800889c:	461d      	movgt	r5, r3
 800889e:	9b01      	ldr	r3, [sp, #4]
 80088a0:	bfd8      	it	le
 80088a2:	2501      	movle	r5, #1
 80088a4:	441d      	add	r5, r3
 80088a6:	f04f 0800 	mov.w	r8, #0
 80088aa:	ee18 1a10 	vmov	r1, s16
 80088ae:	2201      	movs	r2, #1
 80088b0:	4620      	mov	r0, r4
 80088b2:	f000 fb4b 	bl	8008f4c <__lshift>
 80088b6:	4631      	mov	r1, r6
 80088b8:	ee08 0a10 	vmov	s16, r0
 80088bc:	f000 fbb6 	bl	800902c <__mcmp>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	dc91      	bgt.n	80087e8 <_dtoa_r+0xaa8>
 80088c4:	d102      	bne.n	80088cc <_dtoa_r+0xb8c>
 80088c6:	f01a 0f01 	tst.w	sl, #1
 80088ca:	d18d      	bne.n	80087e8 <_dtoa_r+0xaa8>
 80088cc:	462b      	mov	r3, r5
 80088ce:	461d      	mov	r5, r3
 80088d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088d4:	2a30      	cmp	r2, #48	; 0x30
 80088d6:	d0fa      	beq.n	80088ce <_dtoa_r+0xb8e>
 80088d8:	e6d7      	b.n	800868a <_dtoa_r+0x94a>
 80088da:	9a01      	ldr	r2, [sp, #4]
 80088dc:	429a      	cmp	r2, r3
 80088de:	d184      	bne.n	80087ea <_dtoa_r+0xaaa>
 80088e0:	9b00      	ldr	r3, [sp, #0]
 80088e2:	3301      	adds	r3, #1
 80088e4:	9300      	str	r3, [sp, #0]
 80088e6:	2331      	movs	r3, #49	; 0x31
 80088e8:	7013      	strb	r3, [r2, #0]
 80088ea:	e6ce      	b.n	800868a <_dtoa_r+0x94a>
 80088ec:	4b09      	ldr	r3, [pc, #36]	; (8008914 <_dtoa_r+0xbd4>)
 80088ee:	f7ff ba95 	b.w	8007e1c <_dtoa_r+0xdc>
 80088f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	f47f aa6e 	bne.w	8007dd6 <_dtoa_r+0x96>
 80088fa:	4b07      	ldr	r3, [pc, #28]	; (8008918 <_dtoa_r+0xbd8>)
 80088fc:	f7ff ba8e 	b.w	8007e1c <_dtoa_r+0xdc>
 8008900:	9b02      	ldr	r3, [sp, #8]
 8008902:	2b00      	cmp	r3, #0
 8008904:	dcae      	bgt.n	8008864 <_dtoa_r+0xb24>
 8008906:	9b06      	ldr	r3, [sp, #24]
 8008908:	2b02      	cmp	r3, #2
 800890a:	f73f aea8 	bgt.w	800865e <_dtoa_r+0x91e>
 800890e:	e7a9      	b.n	8008864 <_dtoa_r+0xb24>
 8008910:	0800d123 	.word	0x0800d123
 8008914:	0800d080 	.word	0x0800d080
 8008918:	0800d0a4 	.word	0x0800d0a4

0800891c <std>:
 800891c:	2300      	movs	r3, #0
 800891e:	b510      	push	{r4, lr}
 8008920:	4604      	mov	r4, r0
 8008922:	e9c0 3300 	strd	r3, r3, [r0]
 8008926:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800892a:	6083      	str	r3, [r0, #8]
 800892c:	8181      	strh	r1, [r0, #12]
 800892e:	6643      	str	r3, [r0, #100]	; 0x64
 8008930:	81c2      	strh	r2, [r0, #14]
 8008932:	6183      	str	r3, [r0, #24]
 8008934:	4619      	mov	r1, r3
 8008936:	2208      	movs	r2, #8
 8008938:	305c      	adds	r0, #92	; 0x5c
 800893a:	f7fe fcc9 	bl	80072d0 <memset>
 800893e:	4b05      	ldr	r3, [pc, #20]	; (8008954 <std+0x38>)
 8008940:	6263      	str	r3, [r4, #36]	; 0x24
 8008942:	4b05      	ldr	r3, [pc, #20]	; (8008958 <std+0x3c>)
 8008944:	62a3      	str	r3, [r4, #40]	; 0x28
 8008946:	4b05      	ldr	r3, [pc, #20]	; (800895c <std+0x40>)
 8008948:	62e3      	str	r3, [r4, #44]	; 0x2c
 800894a:	4b05      	ldr	r3, [pc, #20]	; (8008960 <std+0x44>)
 800894c:	6224      	str	r4, [r4, #32]
 800894e:	6323      	str	r3, [r4, #48]	; 0x30
 8008950:	bd10      	pop	{r4, pc}
 8008952:	bf00      	nop
 8008954:	080099a9 	.word	0x080099a9
 8008958:	080099cb 	.word	0x080099cb
 800895c:	08009a03 	.word	0x08009a03
 8008960:	08009a27 	.word	0x08009a27

08008964 <_cleanup_r>:
 8008964:	4901      	ldr	r1, [pc, #4]	; (800896c <_cleanup_r+0x8>)
 8008966:	f000 b8af 	b.w	8008ac8 <_fwalk_reent>
 800896a:	bf00      	nop
 800896c:	08009d3d 	.word	0x08009d3d

08008970 <__sfmoreglue>:
 8008970:	b570      	push	{r4, r5, r6, lr}
 8008972:	2268      	movs	r2, #104	; 0x68
 8008974:	1e4d      	subs	r5, r1, #1
 8008976:	4355      	muls	r5, r2
 8008978:	460e      	mov	r6, r1
 800897a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800897e:	f000 fcd9 	bl	8009334 <_malloc_r>
 8008982:	4604      	mov	r4, r0
 8008984:	b140      	cbz	r0, 8008998 <__sfmoreglue+0x28>
 8008986:	2100      	movs	r1, #0
 8008988:	e9c0 1600 	strd	r1, r6, [r0]
 800898c:	300c      	adds	r0, #12
 800898e:	60a0      	str	r0, [r4, #8]
 8008990:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008994:	f7fe fc9c 	bl	80072d0 <memset>
 8008998:	4620      	mov	r0, r4
 800899a:	bd70      	pop	{r4, r5, r6, pc}

0800899c <__sfp_lock_acquire>:
 800899c:	4801      	ldr	r0, [pc, #4]	; (80089a4 <__sfp_lock_acquire+0x8>)
 800899e:	f000 b8b8 	b.w	8008b12 <__retarget_lock_acquire_recursive>
 80089a2:	bf00      	nop
 80089a4:	20000fa3 	.word	0x20000fa3

080089a8 <__sfp_lock_release>:
 80089a8:	4801      	ldr	r0, [pc, #4]	; (80089b0 <__sfp_lock_release+0x8>)
 80089aa:	f000 b8b3 	b.w	8008b14 <__retarget_lock_release_recursive>
 80089ae:	bf00      	nop
 80089b0:	20000fa3 	.word	0x20000fa3

080089b4 <__sinit_lock_acquire>:
 80089b4:	4801      	ldr	r0, [pc, #4]	; (80089bc <__sinit_lock_acquire+0x8>)
 80089b6:	f000 b8ac 	b.w	8008b12 <__retarget_lock_acquire_recursive>
 80089ba:	bf00      	nop
 80089bc:	20000fa4 	.word	0x20000fa4

080089c0 <__sinit_lock_release>:
 80089c0:	4801      	ldr	r0, [pc, #4]	; (80089c8 <__sinit_lock_release+0x8>)
 80089c2:	f000 b8a7 	b.w	8008b14 <__retarget_lock_release_recursive>
 80089c6:	bf00      	nop
 80089c8:	20000fa4 	.word	0x20000fa4

080089cc <__sinit>:
 80089cc:	b510      	push	{r4, lr}
 80089ce:	4604      	mov	r4, r0
 80089d0:	f7ff fff0 	bl	80089b4 <__sinit_lock_acquire>
 80089d4:	69a3      	ldr	r3, [r4, #24]
 80089d6:	b11b      	cbz	r3, 80089e0 <__sinit+0x14>
 80089d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089dc:	f7ff bff0 	b.w	80089c0 <__sinit_lock_release>
 80089e0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80089e4:	6523      	str	r3, [r4, #80]	; 0x50
 80089e6:	4b13      	ldr	r3, [pc, #76]	; (8008a34 <__sinit+0x68>)
 80089e8:	4a13      	ldr	r2, [pc, #76]	; (8008a38 <__sinit+0x6c>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	62a2      	str	r2, [r4, #40]	; 0x28
 80089ee:	42a3      	cmp	r3, r4
 80089f0:	bf04      	itt	eq
 80089f2:	2301      	moveq	r3, #1
 80089f4:	61a3      	streq	r3, [r4, #24]
 80089f6:	4620      	mov	r0, r4
 80089f8:	f000 f820 	bl	8008a3c <__sfp>
 80089fc:	6060      	str	r0, [r4, #4]
 80089fe:	4620      	mov	r0, r4
 8008a00:	f000 f81c 	bl	8008a3c <__sfp>
 8008a04:	60a0      	str	r0, [r4, #8]
 8008a06:	4620      	mov	r0, r4
 8008a08:	f000 f818 	bl	8008a3c <__sfp>
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	60e0      	str	r0, [r4, #12]
 8008a10:	2104      	movs	r1, #4
 8008a12:	6860      	ldr	r0, [r4, #4]
 8008a14:	f7ff ff82 	bl	800891c <std>
 8008a18:	68a0      	ldr	r0, [r4, #8]
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	2109      	movs	r1, #9
 8008a1e:	f7ff ff7d 	bl	800891c <std>
 8008a22:	68e0      	ldr	r0, [r4, #12]
 8008a24:	2202      	movs	r2, #2
 8008a26:	2112      	movs	r1, #18
 8008a28:	f7ff ff78 	bl	800891c <std>
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	61a3      	str	r3, [r4, #24]
 8008a30:	e7d2      	b.n	80089d8 <__sinit+0xc>
 8008a32:	bf00      	nop
 8008a34:	0800d06c 	.word	0x0800d06c
 8008a38:	08008965 	.word	0x08008965

08008a3c <__sfp>:
 8008a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a3e:	4607      	mov	r7, r0
 8008a40:	f7ff ffac 	bl	800899c <__sfp_lock_acquire>
 8008a44:	4b1e      	ldr	r3, [pc, #120]	; (8008ac0 <__sfp+0x84>)
 8008a46:	681e      	ldr	r6, [r3, #0]
 8008a48:	69b3      	ldr	r3, [r6, #24]
 8008a4a:	b913      	cbnz	r3, 8008a52 <__sfp+0x16>
 8008a4c:	4630      	mov	r0, r6
 8008a4e:	f7ff ffbd 	bl	80089cc <__sinit>
 8008a52:	3648      	adds	r6, #72	; 0x48
 8008a54:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	d503      	bpl.n	8008a64 <__sfp+0x28>
 8008a5c:	6833      	ldr	r3, [r6, #0]
 8008a5e:	b30b      	cbz	r3, 8008aa4 <__sfp+0x68>
 8008a60:	6836      	ldr	r6, [r6, #0]
 8008a62:	e7f7      	b.n	8008a54 <__sfp+0x18>
 8008a64:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008a68:	b9d5      	cbnz	r5, 8008aa0 <__sfp+0x64>
 8008a6a:	4b16      	ldr	r3, [pc, #88]	; (8008ac4 <__sfp+0x88>)
 8008a6c:	60e3      	str	r3, [r4, #12]
 8008a6e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a72:	6665      	str	r5, [r4, #100]	; 0x64
 8008a74:	f000 f84c 	bl	8008b10 <__retarget_lock_init_recursive>
 8008a78:	f7ff ff96 	bl	80089a8 <__sfp_lock_release>
 8008a7c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008a80:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008a84:	6025      	str	r5, [r4, #0]
 8008a86:	61a5      	str	r5, [r4, #24]
 8008a88:	2208      	movs	r2, #8
 8008a8a:	4629      	mov	r1, r5
 8008a8c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a90:	f7fe fc1e 	bl	80072d0 <memset>
 8008a94:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008a98:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008a9c:	4620      	mov	r0, r4
 8008a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008aa0:	3468      	adds	r4, #104	; 0x68
 8008aa2:	e7d9      	b.n	8008a58 <__sfp+0x1c>
 8008aa4:	2104      	movs	r1, #4
 8008aa6:	4638      	mov	r0, r7
 8008aa8:	f7ff ff62 	bl	8008970 <__sfmoreglue>
 8008aac:	4604      	mov	r4, r0
 8008aae:	6030      	str	r0, [r6, #0]
 8008ab0:	2800      	cmp	r0, #0
 8008ab2:	d1d5      	bne.n	8008a60 <__sfp+0x24>
 8008ab4:	f7ff ff78 	bl	80089a8 <__sfp_lock_release>
 8008ab8:	230c      	movs	r3, #12
 8008aba:	603b      	str	r3, [r7, #0]
 8008abc:	e7ee      	b.n	8008a9c <__sfp+0x60>
 8008abe:	bf00      	nop
 8008ac0:	0800d06c 	.word	0x0800d06c
 8008ac4:	ffff0001 	.word	0xffff0001

08008ac8 <_fwalk_reent>:
 8008ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008acc:	4606      	mov	r6, r0
 8008ace:	4688      	mov	r8, r1
 8008ad0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ad4:	2700      	movs	r7, #0
 8008ad6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ada:	f1b9 0901 	subs.w	r9, r9, #1
 8008ade:	d505      	bpl.n	8008aec <_fwalk_reent+0x24>
 8008ae0:	6824      	ldr	r4, [r4, #0]
 8008ae2:	2c00      	cmp	r4, #0
 8008ae4:	d1f7      	bne.n	8008ad6 <_fwalk_reent+0xe>
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aec:	89ab      	ldrh	r3, [r5, #12]
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d907      	bls.n	8008b02 <_fwalk_reent+0x3a>
 8008af2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008af6:	3301      	adds	r3, #1
 8008af8:	d003      	beq.n	8008b02 <_fwalk_reent+0x3a>
 8008afa:	4629      	mov	r1, r5
 8008afc:	4630      	mov	r0, r6
 8008afe:	47c0      	blx	r8
 8008b00:	4307      	orrs	r7, r0
 8008b02:	3568      	adds	r5, #104	; 0x68
 8008b04:	e7e9      	b.n	8008ada <_fwalk_reent+0x12>
	...

08008b08 <_localeconv_r>:
 8008b08:	4800      	ldr	r0, [pc, #0]	; (8008b0c <_localeconv_r+0x4>)
 8008b0a:	4770      	bx	lr
 8008b0c:	200005a4 	.word	0x200005a4

08008b10 <__retarget_lock_init_recursive>:
 8008b10:	4770      	bx	lr

08008b12 <__retarget_lock_acquire_recursive>:
 8008b12:	4770      	bx	lr

08008b14 <__retarget_lock_release_recursive>:
 8008b14:	4770      	bx	lr
	...

08008b18 <malloc>:
 8008b18:	4b02      	ldr	r3, [pc, #8]	; (8008b24 <malloc+0xc>)
 8008b1a:	4601      	mov	r1, r0
 8008b1c:	6818      	ldr	r0, [r3, #0]
 8008b1e:	f000 bc09 	b.w	8009334 <_malloc_r>
 8008b22:	bf00      	nop
 8008b24:	20000450 	.word	0x20000450

08008b28 <_Balloc>:
 8008b28:	b570      	push	{r4, r5, r6, lr}
 8008b2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008b2c:	4604      	mov	r4, r0
 8008b2e:	460d      	mov	r5, r1
 8008b30:	b976      	cbnz	r6, 8008b50 <_Balloc+0x28>
 8008b32:	2010      	movs	r0, #16
 8008b34:	f7ff fff0 	bl	8008b18 <malloc>
 8008b38:	4602      	mov	r2, r0
 8008b3a:	6260      	str	r0, [r4, #36]	; 0x24
 8008b3c:	b920      	cbnz	r0, 8008b48 <_Balloc+0x20>
 8008b3e:	4b18      	ldr	r3, [pc, #96]	; (8008ba0 <_Balloc+0x78>)
 8008b40:	4818      	ldr	r0, [pc, #96]	; (8008ba4 <_Balloc+0x7c>)
 8008b42:	2166      	movs	r1, #102	; 0x66
 8008b44:	f001 f846 	bl	8009bd4 <__assert_func>
 8008b48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b4c:	6006      	str	r6, [r0, #0]
 8008b4e:	60c6      	str	r6, [r0, #12]
 8008b50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008b52:	68f3      	ldr	r3, [r6, #12]
 8008b54:	b183      	cbz	r3, 8008b78 <_Balloc+0x50>
 8008b56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b58:	68db      	ldr	r3, [r3, #12]
 8008b5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008b5e:	b9b8      	cbnz	r0, 8008b90 <_Balloc+0x68>
 8008b60:	2101      	movs	r1, #1
 8008b62:	fa01 f605 	lsl.w	r6, r1, r5
 8008b66:	1d72      	adds	r2, r6, #5
 8008b68:	0092      	lsls	r2, r2, #2
 8008b6a:	4620      	mov	r0, r4
 8008b6c:	f000 fb60 	bl	8009230 <_calloc_r>
 8008b70:	b160      	cbz	r0, 8008b8c <_Balloc+0x64>
 8008b72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008b76:	e00e      	b.n	8008b96 <_Balloc+0x6e>
 8008b78:	2221      	movs	r2, #33	; 0x21
 8008b7a:	2104      	movs	r1, #4
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	f000 fb57 	bl	8009230 <_calloc_r>
 8008b82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008b84:	60f0      	str	r0, [r6, #12]
 8008b86:	68db      	ldr	r3, [r3, #12]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d1e4      	bne.n	8008b56 <_Balloc+0x2e>
 8008b8c:	2000      	movs	r0, #0
 8008b8e:	bd70      	pop	{r4, r5, r6, pc}
 8008b90:	6802      	ldr	r2, [r0, #0]
 8008b92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008b96:	2300      	movs	r3, #0
 8008b98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b9c:	e7f7      	b.n	8008b8e <_Balloc+0x66>
 8008b9e:	bf00      	nop
 8008ba0:	0800d0b1 	.word	0x0800d0b1
 8008ba4:	0800d194 	.word	0x0800d194

08008ba8 <_Bfree>:
 8008ba8:	b570      	push	{r4, r5, r6, lr}
 8008baa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008bac:	4605      	mov	r5, r0
 8008bae:	460c      	mov	r4, r1
 8008bb0:	b976      	cbnz	r6, 8008bd0 <_Bfree+0x28>
 8008bb2:	2010      	movs	r0, #16
 8008bb4:	f7ff ffb0 	bl	8008b18 <malloc>
 8008bb8:	4602      	mov	r2, r0
 8008bba:	6268      	str	r0, [r5, #36]	; 0x24
 8008bbc:	b920      	cbnz	r0, 8008bc8 <_Bfree+0x20>
 8008bbe:	4b09      	ldr	r3, [pc, #36]	; (8008be4 <_Bfree+0x3c>)
 8008bc0:	4809      	ldr	r0, [pc, #36]	; (8008be8 <_Bfree+0x40>)
 8008bc2:	218a      	movs	r1, #138	; 0x8a
 8008bc4:	f001 f806 	bl	8009bd4 <__assert_func>
 8008bc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bcc:	6006      	str	r6, [r0, #0]
 8008bce:	60c6      	str	r6, [r0, #12]
 8008bd0:	b13c      	cbz	r4, 8008be2 <_Bfree+0x3a>
 8008bd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008bd4:	6862      	ldr	r2, [r4, #4]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008bdc:	6021      	str	r1, [r4, #0]
 8008bde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008be2:	bd70      	pop	{r4, r5, r6, pc}
 8008be4:	0800d0b1 	.word	0x0800d0b1
 8008be8:	0800d194 	.word	0x0800d194

08008bec <__multadd>:
 8008bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bf0:	690d      	ldr	r5, [r1, #16]
 8008bf2:	4607      	mov	r7, r0
 8008bf4:	460c      	mov	r4, r1
 8008bf6:	461e      	mov	r6, r3
 8008bf8:	f101 0c14 	add.w	ip, r1, #20
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	f8dc 3000 	ldr.w	r3, [ip]
 8008c02:	b299      	uxth	r1, r3
 8008c04:	fb02 6101 	mla	r1, r2, r1, r6
 8008c08:	0c1e      	lsrs	r6, r3, #16
 8008c0a:	0c0b      	lsrs	r3, r1, #16
 8008c0c:	fb02 3306 	mla	r3, r2, r6, r3
 8008c10:	b289      	uxth	r1, r1
 8008c12:	3001      	adds	r0, #1
 8008c14:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c18:	4285      	cmp	r5, r0
 8008c1a:	f84c 1b04 	str.w	r1, [ip], #4
 8008c1e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c22:	dcec      	bgt.n	8008bfe <__multadd+0x12>
 8008c24:	b30e      	cbz	r6, 8008c6a <__multadd+0x7e>
 8008c26:	68a3      	ldr	r3, [r4, #8]
 8008c28:	42ab      	cmp	r3, r5
 8008c2a:	dc19      	bgt.n	8008c60 <__multadd+0x74>
 8008c2c:	6861      	ldr	r1, [r4, #4]
 8008c2e:	4638      	mov	r0, r7
 8008c30:	3101      	adds	r1, #1
 8008c32:	f7ff ff79 	bl	8008b28 <_Balloc>
 8008c36:	4680      	mov	r8, r0
 8008c38:	b928      	cbnz	r0, 8008c46 <__multadd+0x5a>
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	4b0c      	ldr	r3, [pc, #48]	; (8008c70 <__multadd+0x84>)
 8008c3e:	480d      	ldr	r0, [pc, #52]	; (8008c74 <__multadd+0x88>)
 8008c40:	21b5      	movs	r1, #181	; 0xb5
 8008c42:	f000 ffc7 	bl	8009bd4 <__assert_func>
 8008c46:	6922      	ldr	r2, [r4, #16]
 8008c48:	3202      	adds	r2, #2
 8008c4a:	f104 010c 	add.w	r1, r4, #12
 8008c4e:	0092      	lsls	r2, r2, #2
 8008c50:	300c      	adds	r0, #12
 8008c52:	f7fe fb15 	bl	8007280 <memcpy>
 8008c56:	4621      	mov	r1, r4
 8008c58:	4638      	mov	r0, r7
 8008c5a:	f7ff ffa5 	bl	8008ba8 <_Bfree>
 8008c5e:	4644      	mov	r4, r8
 8008c60:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008c64:	3501      	adds	r5, #1
 8008c66:	615e      	str	r6, [r3, #20]
 8008c68:	6125      	str	r5, [r4, #16]
 8008c6a:	4620      	mov	r0, r4
 8008c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c70:	0800d123 	.word	0x0800d123
 8008c74:	0800d194 	.word	0x0800d194

08008c78 <__hi0bits>:
 8008c78:	0c03      	lsrs	r3, r0, #16
 8008c7a:	041b      	lsls	r3, r3, #16
 8008c7c:	b9d3      	cbnz	r3, 8008cb4 <__hi0bits+0x3c>
 8008c7e:	0400      	lsls	r0, r0, #16
 8008c80:	2310      	movs	r3, #16
 8008c82:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008c86:	bf04      	itt	eq
 8008c88:	0200      	lsleq	r0, r0, #8
 8008c8a:	3308      	addeq	r3, #8
 8008c8c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008c90:	bf04      	itt	eq
 8008c92:	0100      	lsleq	r0, r0, #4
 8008c94:	3304      	addeq	r3, #4
 8008c96:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008c9a:	bf04      	itt	eq
 8008c9c:	0080      	lsleq	r0, r0, #2
 8008c9e:	3302      	addeq	r3, #2
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	db05      	blt.n	8008cb0 <__hi0bits+0x38>
 8008ca4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008ca8:	f103 0301 	add.w	r3, r3, #1
 8008cac:	bf08      	it	eq
 8008cae:	2320      	moveq	r3, #32
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	4770      	bx	lr
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	e7e4      	b.n	8008c82 <__hi0bits+0xa>

08008cb8 <__lo0bits>:
 8008cb8:	6803      	ldr	r3, [r0, #0]
 8008cba:	f013 0207 	ands.w	r2, r3, #7
 8008cbe:	4601      	mov	r1, r0
 8008cc0:	d00b      	beq.n	8008cda <__lo0bits+0x22>
 8008cc2:	07da      	lsls	r2, r3, #31
 8008cc4:	d423      	bmi.n	8008d0e <__lo0bits+0x56>
 8008cc6:	0798      	lsls	r0, r3, #30
 8008cc8:	bf49      	itett	mi
 8008cca:	085b      	lsrmi	r3, r3, #1
 8008ccc:	089b      	lsrpl	r3, r3, #2
 8008cce:	2001      	movmi	r0, #1
 8008cd0:	600b      	strmi	r3, [r1, #0]
 8008cd2:	bf5c      	itt	pl
 8008cd4:	600b      	strpl	r3, [r1, #0]
 8008cd6:	2002      	movpl	r0, #2
 8008cd8:	4770      	bx	lr
 8008cda:	b298      	uxth	r0, r3
 8008cdc:	b9a8      	cbnz	r0, 8008d0a <__lo0bits+0x52>
 8008cde:	0c1b      	lsrs	r3, r3, #16
 8008ce0:	2010      	movs	r0, #16
 8008ce2:	b2da      	uxtb	r2, r3
 8008ce4:	b90a      	cbnz	r2, 8008cea <__lo0bits+0x32>
 8008ce6:	3008      	adds	r0, #8
 8008ce8:	0a1b      	lsrs	r3, r3, #8
 8008cea:	071a      	lsls	r2, r3, #28
 8008cec:	bf04      	itt	eq
 8008cee:	091b      	lsreq	r3, r3, #4
 8008cf0:	3004      	addeq	r0, #4
 8008cf2:	079a      	lsls	r2, r3, #30
 8008cf4:	bf04      	itt	eq
 8008cf6:	089b      	lsreq	r3, r3, #2
 8008cf8:	3002      	addeq	r0, #2
 8008cfa:	07da      	lsls	r2, r3, #31
 8008cfc:	d403      	bmi.n	8008d06 <__lo0bits+0x4e>
 8008cfe:	085b      	lsrs	r3, r3, #1
 8008d00:	f100 0001 	add.w	r0, r0, #1
 8008d04:	d005      	beq.n	8008d12 <__lo0bits+0x5a>
 8008d06:	600b      	str	r3, [r1, #0]
 8008d08:	4770      	bx	lr
 8008d0a:	4610      	mov	r0, r2
 8008d0c:	e7e9      	b.n	8008ce2 <__lo0bits+0x2a>
 8008d0e:	2000      	movs	r0, #0
 8008d10:	4770      	bx	lr
 8008d12:	2020      	movs	r0, #32
 8008d14:	4770      	bx	lr
	...

08008d18 <__i2b>:
 8008d18:	b510      	push	{r4, lr}
 8008d1a:	460c      	mov	r4, r1
 8008d1c:	2101      	movs	r1, #1
 8008d1e:	f7ff ff03 	bl	8008b28 <_Balloc>
 8008d22:	4602      	mov	r2, r0
 8008d24:	b928      	cbnz	r0, 8008d32 <__i2b+0x1a>
 8008d26:	4b05      	ldr	r3, [pc, #20]	; (8008d3c <__i2b+0x24>)
 8008d28:	4805      	ldr	r0, [pc, #20]	; (8008d40 <__i2b+0x28>)
 8008d2a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008d2e:	f000 ff51 	bl	8009bd4 <__assert_func>
 8008d32:	2301      	movs	r3, #1
 8008d34:	6144      	str	r4, [r0, #20]
 8008d36:	6103      	str	r3, [r0, #16]
 8008d38:	bd10      	pop	{r4, pc}
 8008d3a:	bf00      	nop
 8008d3c:	0800d123 	.word	0x0800d123
 8008d40:	0800d194 	.word	0x0800d194

08008d44 <__multiply>:
 8008d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d48:	4691      	mov	r9, r2
 8008d4a:	690a      	ldr	r2, [r1, #16]
 8008d4c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008d50:	429a      	cmp	r2, r3
 8008d52:	bfb8      	it	lt
 8008d54:	460b      	movlt	r3, r1
 8008d56:	460c      	mov	r4, r1
 8008d58:	bfbc      	itt	lt
 8008d5a:	464c      	movlt	r4, r9
 8008d5c:	4699      	movlt	r9, r3
 8008d5e:	6927      	ldr	r7, [r4, #16]
 8008d60:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008d64:	68a3      	ldr	r3, [r4, #8]
 8008d66:	6861      	ldr	r1, [r4, #4]
 8008d68:	eb07 060a 	add.w	r6, r7, sl
 8008d6c:	42b3      	cmp	r3, r6
 8008d6e:	b085      	sub	sp, #20
 8008d70:	bfb8      	it	lt
 8008d72:	3101      	addlt	r1, #1
 8008d74:	f7ff fed8 	bl	8008b28 <_Balloc>
 8008d78:	b930      	cbnz	r0, 8008d88 <__multiply+0x44>
 8008d7a:	4602      	mov	r2, r0
 8008d7c:	4b44      	ldr	r3, [pc, #272]	; (8008e90 <__multiply+0x14c>)
 8008d7e:	4845      	ldr	r0, [pc, #276]	; (8008e94 <__multiply+0x150>)
 8008d80:	f240 115d 	movw	r1, #349	; 0x15d
 8008d84:	f000 ff26 	bl	8009bd4 <__assert_func>
 8008d88:	f100 0514 	add.w	r5, r0, #20
 8008d8c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008d90:	462b      	mov	r3, r5
 8008d92:	2200      	movs	r2, #0
 8008d94:	4543      	cmp	r3, r8
 8008d96:	d321      	bcc.n	8008ddc <__multiply+0x98>
 8008d98:	f104 0314 	add.w	r3, r4, #20
 8008d9c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008da0:	f109 0314 	add.w	r3, r9, #20
 8008da4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008da8:	9202      	str	r2, [sp, #8]
 8008daa:	1b3a      	subs	r2, r7, r4
 8008dac:	3a15      	subs	r2, #21
 8008dae:	f022 0203 	bic.w	r2, r2, #3
 8008db2:	3204      	adds	r2, #4
 8008db4:	f104 0115 	add.w	r1, r4, #21
 8008db8:	428f      	cmp	r7, r1
 8008dba:	bf38      	it	cc
 8008dbc:	2204      	movcc	r2, #4
 8008dbe:	9201      	str	r2, [sp, #4]
 8008dc0:	9a02      	ldr	r2, [sp, #8]
 8008dc2:	9303      	str	r3, [sp, #12]
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d80c      	bhi.n	8008de2 <__multiply+0x9e>
 8008dc8:	2e00      	cmp	r6, #0
 8008dca:	dd03      	ble.n	8008dd4 <__multiply+0x90>
 8008dcc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d05a      	beq.n	8008e8a <__multiply+0x146>
 8008dd4:	6106      	str	r6, [r0, #16]
 8008dd6:	b005      	add	sp, #20
 8008dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ddc:	f843 2b04 	str.w	r2, [r3], #4
 8008de0:	e7d8      	b.n	8008d94 <__multiply+0x50>
 8008de2:	f8b3 a000 	ldrh.w	sl, [r3]
 8008de6:	f1ba 0f00 	cmp.w	sl, #0
 8008dea:	d024      	beq.n	8008e36 <__multiply+0xf2>
 8008dec:	f104 0e14 	add.w	lr, r4, #20
 8008df0:	46a9      	mov	r9, r5
 8008df2:	f04f 0c00 	mov.w	ip, #0
 8008df6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008dfa:	f8d9 1000 	ldr.w	r1, [r9]
 8008dfe:	fa1f fb82 	uxth.w	fp, r2
 8008e02:	b289      	uxth	r1, r1
 8008e04:	fb0a 110b 	mla	r1, sl, fp, r1
 8008e08:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008e0c:	f8d9 2000 	ldr.w	r2, [r9]
 8008e10:	4461      	add	r1, ip
 8008e12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e16:	fb0a c20b 	mla	r2, sl, fp, ip
 8008e1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008e1e:	b289      	uxth	r1, r1
 8008e20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008e24:	4577      	cmp	r7, lr
 8008e26:	f849 1b04 	str.w	r1, [r9], #4
 8008e2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e2e:	d8e2      	bhi.n	8008df6 <__multiply+0xb2>
 8008e30:	9a01      	ldr	r2, [sp, #4]
 8008e32:	f845 c002 	str.w	ip, [r5, r2]
 8008e36:	9a03      	ldr	r2, [sp, #12]
 8008e38:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008e3c:	3304      	adds	r3, #4
 8008e3e:	f1b9 0f00 	cmp.w	r9, #0
 8008e42:	d020      	beq.n	8008e86 <__multiply+0x142>
 8008e44:	6829      	ldr	r1, [r5, #0]
 8008e46:	f104 0c14 	add.w	ip, r4, #20
 8008e4a:	46ae      	mov	lr, r5
 8008e4c:	f04f 0a00 	mov.w	sl, #0
 8008e50:	f8bc b000 	ldrh.w	fp, [ip]
 8008e54:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008e58:	fb09 220b 	mla	r2, r9, fp, r2
 8008e5c:	4492      	add	sl, r2
 8008e5e:	b289      	uxth	r1, r1
 8008e60:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008e64:	f84e 1b04 	str.w	r1, [lr], #4
 8008e68:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008e6c:	f8be 1000 	ldrh.w	r1, [lr]
 8008e70:	0c12      	lsrs	r2, r2, #16
 8008e72:	fb09 1102 	mla	r1, r9, r2, r1
 8008e76:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008e7a:	4567      	cmp	r7, ip
 8008e7c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008e80:	d8e6      	bhi.n	8008e50 <__multiply+0x10c>
 8008e82:	9a01      	ldr	r2, [sp, #4]
 8008e84:	50a9      	str	r1, [r5, r2]
 8008e86:	3504      	adds	r5, #4
 8008e88:	e79a      	b.n	8008dc0 <__multiply+0x7c>
 8008e8a:	3e01      	subs	r6, #1
 8008e8c:	e79c      	b.n	8008dc8 <__multiply+0x84>
 8008e8e:	bf00      	nop
 8008e90:	0800d123 	.word	0x0800d123
 8008e94:	0800d194 	.word	0x0800d194

08008e98 <__pow5mult>:
 8008e98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e9c:	4615      	mov	r5, r2
 8008e9e:	f012 0203 	ands.w	r2, r2, #3
 8008ea2:	4606      	mov	r6, r0
 8008ea4:	460f      	mov	r7, r1
 8008ea6:	d007      	beq.n	8008eb8 <__pow5mult+0x20>
 8008ea8:	4c25      	ldr	r4, [pc, #148]	; (8008f40 <__pow5mult+0xa8>)
 8008eaa:	3a01      	subs	r2, #1
 8008eac:	2300      	movs	r3, #0
 8008eae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008eb2:	f7ff fe9b 	bl	8008bec <__multadd>
 8008eb6:	4607      	mov	r7, r0
 8008eb8:	10ad      	asrs	r5, r5, #2
 8008eba:	d03d      	beq.n	8008f38 <__pow5mult+0xa0>
 8008ebc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008ebe:	b97c      	cbnz	r4, 8008ee0 <__pow5mult+0x48>
 8008ec0:	2010      	movs	r0, #16
 8008ec2:	f7ff fe29 	bl	8008b18 <malloc>
 8008ec6:	4602      	mov	r2, r0
 8008ec8:	6270      	str	r0, [r6, #36]	; 0x24
 8008eca:	b928      	cbnz	r0, 8008ed8 <__pow5mult+0x40>
 8008ecc:	4b1d      	ldr	r3, [pc, #116]	; (8008f44 <__pow5mult+0xac>)
 8008ece:	481e      	ldr	r0, [pc, #120]	; (8008f48 <__pow5mult+0xb0>)
 8008ed0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008ed4:	f000 fe7e 	bl	8009bd4 <__assert_func>
 8008ed8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008edc:	6004      	str	r4, [r0, #0]
 8008ede:	60c4      	str	r4, [r0, #12]
 8008ee0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008ee4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ee8:	b94c      	cbnz	r4, 8008efe <__pow5mult+0x66>
 8008eea:	f240 2171 	movw	r1, #625	; 0x271
 8008eee:	4630      	mov	r0, r6
 8008ef0:	f7ff ff12 	bl	8008d18 <__i2b>
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	f8c8 0008 	str.w	r0, [r8, #8]
 8008efa:	4604      	mov	r4, r0
 8008efc:	6003      	str	r3, [r0, #0]
 8008efe:	f04f 0900 	mov.w	r9, #0
 8008f02:	07eb      	lsls	r3, r5, #31
 8008f04:	d50a      	bpl.n	8008f1c <__pow5mult+0x84>
 8008f06:	4639      	mov	r1, r7
 8008f08:	4622      	mov	r2, r4
 8008f0a:	4630      	mov	r0, r6
 8008f0c:	f7ff ff1a 	bl	8008d44 <__multiply>
 8008f10:	4639      	mov	r1, r7
 8008f12:	4680      	mov	r8, r0
 8008f14:	4630      	mov	r0, r6
 8008f16:	f7ff fe47 	bl	8008ba8 <_Bfree>
 8008f1a:	4647      	mov	r7, r8
 8008f1c:	106d      	asrs	r5, r5, #1
 8008f1e:	d00b      	beq.n	8008f38 <__pow5mult+0xa0>
 8008f20:	6820      	ldr	r0, [r4, #0]
 8008f22:	b938      	cbnz	r0, 8008f34 <__pow5mult+0x9c>
 8008f24:	4622      	mov	r2, r4
 8008f26:	4621      	mov	r1, r4
 8008f28:	4630      	mov	r0, r6
 8008f2a:	f7ff ff0b 	bl	8008d44 <__multiply>
 8008f2e:	6020      	str	r0, [r4, #0]
 8008f30:	f8c0 9000 	str.w	r9, [r0]
 8008f34:	4604      	mov	r4, r0
 8008f36:	e7e4      	b.n	8008f02 <__pow5mult+0x6a>
 8008f38:	4638      	mov	r0, r7
 8008f3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f3e:	bf00      	nop
 8008f40:	0800d2e0 	.word	0x0800d2e0
 8008f44:	0800d0b1 	.word	0x0800d0b1
 8008f48:	0800d194 	.word	0x0800d194

08008f4c <__lshift>:
 8008f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f50:	460c      	mov	r4, r1
 8008f52:	6849      	ldr	r1, [r1, #4]
 8008f54:	6923      	ldr	r3, [r4, #16]
 8008f56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008f5a:	68a3      	ldr	r3, [r4, #8]
 8008f5c:	4607      	mov	r7, r0
 8008f5e:	4691      	mov	r9, r2
 8008f60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008f64:	f108 0601 	add.w	r6, r8, #1
 8008f68:	42b3      	cmp	r3, r6
 8008f6a:	db0b      	blt.n	8008f84 <__lshift+0x38>
 8008f6c:	4638      	mov	r0, r7
 8008f6e:	f7ff fddb 	bl	8008b28 <_Balloc>
 8008f72:	4605      	mov	r5, r0
 8008f74:	b948      	cbnz	r0, 8008f8a <__lshift+0x3e>
 8008f76:	4602      	mov	r2, r0
 8008f78:	4b2a      	ldr	r3, [pc, #168]	; (8009024 <__lshift+0xd8>)
 8008f7a:	482b      	ldr	r0, [pc, #172]	; (8009028 <__lshift+0xdc>)
 8008f7c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008f80:	f000 fe28 	bl	8009bd4 <__assert_func>
 8008f84:	3101      	adds	r1, #1
 8008f86:	005b      	lsls	r3, r3, #1
 8008f88:	e7ee      	b.n	8008f68 <__lshift+0x1c>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	f100 0114 	add.w	r1, r0, #20
 8008f90:	f100 0210 	add.w	r2, r0, #16
 8008f94:	4618      	mov	r0, r3
 8008f96:	4553      	cmp	r3, sl
 8008f98:	db37      	blt.n	800900a <__lshift+0xbe>
 8008f9a:	6920      	ldr	r0, [r4, #16]
 8008f9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008fa0:	f104 0314 	add.w	r3, r4, #20
 8008fa4:	f019 091f 	ands.w	r9, r9, #31
 8008fa8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008fac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008fb0:	d02f      	beq.n	8009012 <__lshift+0xc6>
 8008fb2:	f1c9 0e20 	rsb	lr, r9, #32
 8008fb6:	468a      	mov	sl, r1
 8008fb8:	f04f 0c00 	mov.w	ip, #0
 8008fbc:	681a      	ldr	r2, [r3, #0]
 8008fbe:	fa02 f209 	lsl.w	r2, r2, r9
 8008fc2:	ea42 020c 	orr.w	r2, r2, ip
 8008fc6:	f84a 2b04 	str.w	r2, [sl], #4
 8008fca:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fce:	4298      	cmp	r0, r3
 8008fd0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008fd4:	d8f2      	bhi.n	8008fbc <__lshift+0x70>
 8008fd6:	1b03      	subs	r3, r0, r4
 8008fd8:	3b15      	subs	r3, #21
 8008fda:	f023 0303 	bic.w	r3, r3, #3
 8008fde:	3304      	adds	r3, #4
 8008fe0:	f104 0215 	add.w	r2, r4, #21
 8008fe4:	4290      	cmp	r0, r2
 8008fe6:	bf38      	it	cc
 8008fe8:	2304      	movcc	r3, #4
 8008fea:	f841 c003 	str.w	ip, [r1, r3]
 8008fee:	f1bc 0f00 	cmp.w	ip, #0
 8008ff2:	d001      	beq.n	8008ff8 <__lshift+0xac>
 8008ff4:	f108 0602 	add.w	r6, r8, #2
 8008ff8:	3e01      	subs	r6, #1
 8008ffa:	4638      	mov	r0, r7
 8008ffc:	612e      	str	r6, [r5, #16]
 8008ffe:	4621      	mov	r1, r4
 8009000:	f7ff fdd2 	bl	8008ba8 <_Bfree>
 8009004:	4628      	mov	r0, r5
 8009006:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800900a:	f842 0f04 	str.w	r0, [r2, #4]!
 800900e:	3301      	adds	r3, #1
 8009010:	e7c1      	b.n	8008f96 <__lshift+0x4a>
 8009012:	3904      	subs	r1, #4
 8009014:	f853 2b04 	ldr.w	r2, [r3], #4
 8009018:	f841 2f04 	str.w	r2, [r1, #4]!
 800901c:	4298      	cmp	r0, r3
 800901e:	d8f9      	bhi.n	8009014 <__lshift+0xc8>
 8009020:	e7ea      	b.n	8008ff8 <__lshift+0xac>
 8009022:	bf00      	nop
 8009024:	0800d123 	.word	0x0800d123
 8009028:	0800d194 	.word	0x0800d194

0800902c <__mcmp>:
 800902c:	b530      	push	{r4, r5, lr}
 800902e:	6902      	ldr	r2, [r0, #16]
 8009030:	690c      	ldr	r4, [r1, #16]
 8009032:	1b12      	subs	r2, r2, r4
 8009034:	d10e      	bne.n	8009054 <__mcmp+0x28>
 8009036:	f100 0314 	add.w	r3, r0, #20
 800903a:	3114      	adds	r1, #20
 800903c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009040:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009044:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009048:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800904c:	42a5      	cmp	r5, r4
 800904e:	d003      	beq.n	8009058 <__mcmp+0x2c>
 8009050:	d305      	bcc.n	800905e <__mcmp+0x32>
 8009052:	2201      	movs	r2, #1
 8009054:	4610      	mov	r0, r2
 8009056:	bd30      	pop	{r4, r5, pc}
 8009058:	4283      	cmp	r3, r0
 800905a:	d3f3      	bcc.n	8009044 <__mcmp+0x18>
 800905c:	e7fa      	b.n	8009054 <__mcmp+0x28>
 800905e:	f04f 32ff 	mov.w	r2, #4294967295
 8009062:	e7f7      	b.n	8009054 <__mcmp+0x28>

08009064 <__mdiff>:
 8009064:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009068:	460c      	mov	r4, r1
 800906a:	4606      	mov	r6, r0
 800906c:	4611      	mov	r1, r2
 800906e:	4620      	mov	r0, r4
 8009070:	4690      	mov	r8, r2
 8009072:	f7ff ffdb 	bl	800902c <__mcmp>
 8009076:	1e05      	subs	r5, r0, #0
 8009078:	d110      	bne.n	800909c <__mdiff+0x38>
 800907a:	4629      	mov	r1, r5
 800907c:	4630      	mov	r0, r6
 800907e:	f7ff fd53 	bl	8008b28 <_Balloc>
 8009082:	b930      	cbnz	r0, 8009092 <__mdiff+0x2e>
 8009084:	4b3a      	ldr	r3, [pc, #232]	; (8009170 <__mdiff+0x10c>)
 8009086:	4602      	mov	r2, r0
 8009088:	f240 2132 	movw	r1, #562	; 0x232
 800908c:	4839      	ldr	r0, [pc, #228]	; (8009174 <__mdiff+0x110>)
 800908e:	f000 fda1 	bl	8009bd4 <__assert_func>
 8009092:	2301      	movs	r3, #1
 8009094:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009098:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800909c:	bfa4      	itt	ge
 800909e:	4643      	movge	r3, r8
 80090a0:	46a0      	movge	r8, r4
 80090a2:	4630      	mov	r0, r6
 80090a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80090a8:	bfa6      	itte	ge
 80090aa:	461c      	movge	r4, r3
 80090ac:	2500      	movge	r5, #0
 80090ae:	2501      	movlt	r5, #1
 80090b0:	f7ff fd3a 	bl	8008b28 <_Balloc>
 80090b4:	b920      	cbnz	r0, 80090c0 <__mdiff+0x5c>
 80090b6:	4b2e      	ldr	r3, [pc, #184]	; (8009170 <__mdiff+0x10c>)
 80090b8:	4602      	mov	r2, r0
 80090ba:	f44f 7110 	mov.w	r1, #576	; 0x240
 80090be:	e7e5      	b.n	800908c <__mdiff+0x28>
 80090c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80090c4:	6926      	ldr	r6, [r4, #16]
 80090c6:	60c5      	str	r5, [r0, #12]
 80090c8:	f104 0914 	add.w	r9, r4, #20
 80090cc:	f108 0514 	add.w	r5, r8, #20
 80090d0:	f100 0e14 	add.w	lr, r0, #20
 80090d4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80090d8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80090dc:	f108 0210 	add.w	r2, r8, #16
 80090e0:	46f2      	mov	sl, lr
 80090e2:	2100      	movs	r1, #0
 80090e4:	f859 3b04 	ldr.w	r3, [r9], #4
 80090e8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80090ec:	fa1f f883 	uxth.w	r8, r3
 80090f0:	fa11 f18b 	uxtah	r1, r1, fp
 80090f4:	0c1b      	lsrs	r3, r3, #16
 80090f6:	eba1 0808 	sub.w	r8, r1, r8
 80090fa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80090fe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009102:	fa1f f888 	uxth.w	r8, r8
 8009106:	1419      	asrs	r1, r3, #16
 8009108:	454e      	cmp	r6, r9
 800910a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800910e:	f84a 3b04 	str.w	r3, [sl], #4
 8009112:	d8e7      	bhi.n	80090e4 <__mdiff+0x80>
 8009114:	1b33      	subs	r3, r6, r4
 8009116:	3b15      	subs	r3, #21
 8009118:	f023 0303 	bic.w	r3, r3, #3
 800911c:	3304      	adds	r3, #4
 800911e:	3415      	adds	r4, #21
 8009120:	42a6      	cmp	r6, r4
 8009122:	bf38      	it	cc
 8009124:	2304      	movcc	r3, #4
 8009126:	441d      	add	r5, r3
 8009128:	4473      	add	r3, lr
 800912a:	469e      	mov	lr, r3
 800912c:	462e      	mov	r6, r5
 800912e:	4566      	cmp	r6, ip
 8009130:	d30e      	bcc.n	8009150 <__mdiff+0xec>
 8009132:	f10c 0203 	add.w	r2, ip, #3
 8009136:	1b52      	subs	r2, r2, r5
 8009138:	f022 0203 	bic.w	r2, r2, #3
 800913c:	3d03      	subs	r5, #3
 800913e:	45ac      	cmp	ip, r5
 8009140:	bf38      	it	cc
 8009142:	2200      	movcc	r2, #0
 8009144:	441a      	add	r2, r3
 8009146:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800914a:	b17b      	cbz	r3, 800916c <__mdiff+0x108>
 800914c:	6107      	str	r7, [r0, #16]
 800914e:	e7a3      	b.n	8009098 <__mdiff+0x34>
 8009150:	f856 8b04 	ldr.w	r8, [r6], #4
 8009154:	fa11 f288 	uxtah	r2, r1, r8
 8009158:	1414      	asrs	r4, r2, #16
 800915a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800915e:	b292      	uxth	r2, r2
 8009160:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009164:	f84e 2b04 	str.w	r2, [lr], #4
 8009168:	1421      	asrs	r1, r4, #16
 800916a:	e7e0      	b.n	800912e <__mdiff+0xca>
 800916c:	3f01      	subs	r7, #1
 800916e:	e7ea      	b.n	8009146 <__mdiff+0xe2>
 8009170:	0800d123 	.word	0x0800d123
 8009174:	0800d194 	.word	0x0800d194

08009178 <__d2b>:
 8009178:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800917c:	4689      	mov	r9, r1
 800917e:	2101      	movs	r1, #1
 8009180:	ec57 6b10 	vmov	r6, r7, d0
 8009184:	4690      	mov	r8, r2
 8009186:	f7ff fccf 	bl	8008b28 <_Balloc>
 800918a:	4604      	mov	r4, r0
 800918c:	b930      	cbnz	r0, 800919c <__d2b+0x24>
 800918e:	4602      	mov	r2, r0
 8009190:	4b25      	ldr	r3, [pc, #148]	; (8009228 <__d2b+0xb0>)
 8009192:	4826      	ldr	r0, [pc, #152]	; (800922c <__d2b+0xb4>)
 8009194:	f240 310a 	movw	r1, #778	; 0x30a
 8009198:	f000 fd1c 	bl	8009bd4 <__assert_func>
 800919c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80091a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80091a4:	bb35      	cbnz	r5, 80091f4 <__d2b+0x7c>
 80091a6:	2e00      	cmp	r6, #0
 80091a8:	9301      	str	r3, [sp, #4]
 80091aa:	d028      	beq.n	80091fe <__d2b+0x86>
 80091ac:	4668      	mov	r0, sp
 80091ae:	9600      	str	r6, [sp, #0]
 80091b0:	f7ff fd82 	bl	8008cb8 <__lo0bits>
 80091b4:	9900      	ldr	r1, [sp, #0]
 80091b6:	b300      	cbz	r0, 80091fa <__d2b+0x82>
 80091b8:	9a01      	ldr	r2, [sp, #4]
 80091ba:	f1c0 0320 	rsb	r3, r0, #32
 80091be:	fa02 f303 	lsl.w	r3, r2, r3
 80091c2:	430b      	orrs	r3, r1
 80091c4:	40c2      	lsrs	r2, r0
 80091c6:	6163      	str	r3, [r4, #20]
 80091c8:	9201      	str	r2, [sp, #4]
 80091ca:	9b01      	ldr	r3, [sp, #4]
 80091cc:	61a3      	str	r3, [r4, #24]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	bf14      	ite	ne
 80091d2:	2202      	movne	r2, #2
 80091d4:	2201      	moveq	r2, #1
 80091d6:	6122      	str	r2, [r4, #16]
 80091d8:	b1d5      	cbz	r5, 8009210 <__d2b+0x98>
 80091da:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80091de:	4405      	add	r5, r0
 80091e0:	f8c9 5000 	str.w	r5, [r9]
 80091e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80091e8:	f8c8 0000 	str.w	r0, [r8]
 80091ec:	4620      	mov	r0, r4
 80091ee:	b003      	add	sp, #12
 80091f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80091f8:	e7d5      	b.n	80091a6 <__d2b+0x2e>
 80091fa:	6161      	str	r1, [r4, #20]
 80091fc:	e7e5      	b.n	80091ca <__d2b+0x52>
 80091fe:	a801      	add	r0, sp, #4
 8009200:	f7ff fd5a 	bl	8008cb8 <__lo0bits>
 8009204:	9b01      	ldr	r3, [sp, #4]
 8009206:	6163      	str	r3, [r4, #20]
 8009208:	2201      	movs	r2, #1
 800920a:	6122      	str	r2, [r4, #16]
 800920c:	3020      	adds	r0, #32
 800920e:	e7e3      	b.n	80091d8 <__d2b+0x60>
 8009210:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009214:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009218:	f8c9 0000 	str.w	r0, [r9]
 800921c:	6918      	ldr	r0, [r3, #16]
 800921e:	f7ff fd2b 	bl	8008c78 <__hi0bits>
 8009222:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009226:	e7df      	b.n	80091e8 <__d2b+0x70>
 8009228:	0800d123 	.word	0x0800d123
 800922c:	0800d194 	.word	0x0800d194

08009230 <_calloc_r>:
 8009230:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009232:	fba1 2402 	umull	r2, r4, r1, r2
 8009236:	b94c      	cbnz	r4, 800924c <_calloc_r+0x1c>
 8009238:	4611      	mov	r1, r2
 800923a:	9201      	str	r2, [sp, #4]
 800923c:	f000 f87a 	bl	8009334 <_malloc_r>
 8009240:	9a01      	ldr	r2, [sp, #4]
 8009242:	4605      	mov	r5, r0
 8009244:	b930      	cbnz	r0, 8009254 <_calloc_r+0x24>
 8009246:	4628      	mov	r0, r5
 8009248:	b003      	add	sp, #12
 800924a:	bd30      	pop	{r4, r5, pc}
 800924c:	220c      	movs	r2, #12
 800924e:	6002      	str	r2, [r0, #0]
 8009250:	2500      	movs	r5, #0
 8009252:	e7f8      	b.n	8009246 <_calloc_r+0x16>
 8009254:	4621      	mov	r1, r4
 8009256:	f7fe f83b 	bl	80072d0 <memset>
 800925a:	e7f4      	b.n	8009246 <_calloc_r+0x16>

0800925c <_free_r>:
 800925c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800925e:	2900      	cmp	r1, #0
 8009260:	d044      	beq.n	80092ec <_free_r+0x90>
 8009262:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009266:	9001      	str	r0, [sp, #4]
 8009268:	2b00      	cmp	r3, #0
 800926a:	f1a1 0404 	sub.w	r4, r1, #4
 800926e:	bfb8      	it	lt
 8009270:	18e4      	addlt	r4, r4, r3
 8009272:	f000 fe3b 	bl	8009eec <__malloc_lock>
 8009276:	4a1e      	ldr	r2, [pc, #120]	; (80092f0 <_free_r+0x94>)
 8009278:	9801      	ldr	r0, [sp, #4]
 800927a:	6813      	ldr	r3, [r2, #0]
 800927c:	b933      	cbnz	r3, 800928c <_free_r+0x30>
 800927e:	6063      	str	r3, [r4, #4]
 8009280:	6014      	str	r4, [r2, #0]
 8009282:	b003      	add	sp, #12
 8009284:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009288:	f000 be36 	b.w	8009ef8 <__malloc_unlock>
 800928c:	42a3      	cmp	r3, r4
 800928e:	d908      	bls.n	80092a2 <_free_r+0x46>
 8009290:	6825      	ldr	r5, [r4, #0]
 8009292:	1961      	adds	r1, r4, r5
 8009294:	428b      	cmp	r3, r1
 8009296:	bf01      	itttt	eq
 8009298:	6819      	ldreq	r1, [r3, #0]
 800929a:	685b      	ldreq	r3, [r3, #4]
 800929c:	1949      	addeq	r1, r1, r5
 800929e:	6021      	streq	r1, [r4, #0]
 80092a0:	e7ed      	b.n	800927e <_free_r+0x22>
 80092a2:	461a      	mov	r2, r3
 80092a4:	685b      	ldr	r3, [r3, #4]
 80092a6:	b10b      	cbz	r3, 80092ac <_free_r+0x50>
 80092a8:	42a3      	cmp	r3, r4
 80092aa:	d9fa      	bls.n	80092a2 <_free_r+0x46>
 80092ac:	6811      	ldr	r1, [r2, #0]
 80092ae:	1855      	adds	r5, r2, r1
 80092b0:	42a5      	cmp	r5, r4
 80092b2:	d10b      	bne.n	80092cc <_free_r+0x70>
 80092b4:	6824      	ldr	r4, [r4, #0]
 80092b6:	4421      	add	r1, r4
 80092b8:	1854      	adds	r4, r2, r1
 80092ba:	42a3      	cmp	r3, r4
 80092bc:	6011      	str	r1, [r2, #0]
 80092be:	d1e0      	bne.n	8009282 <_free_r+0x26>
 80092c0:	681c      	ldr	r4, [r3, #0]
 80092c2:	685b      	ldr	r3, [r3, #4]
 80092c4:	6053      	str	r3, [r2, #4]
 80092c6:	4421      	add	r1, r4
 80092c8:	6011      	str	r1, [r2, #0]
 80092ca:	e7da      	b.n	8009282 <_free_r+0x26>
 80092cc:	d902      	bls.n	80092d4 <_free_r+0x78>
 80092ce:	230c      	movs	r3, #12
 80092d0:	6003      	str	r3, [r0, #0]
 80092d2:	e7d6      	b.n	8009282 <_free_r+0x26>
 80092d4:	6825      	ldr	r5, [r4, #0]
 80092d6:	1961      	adds	r1, r4, r5
 80092d8:	428b      	cmp	r3, r1
 80092da:	bf04      	itt	eq
 80092dc:	6819      	ldreq	r1, [r3, #0]
 80092de:	685b      	ldreq	r3, [r3, #4]
 80092e0:	6063      	str	r3, [r4, #4]
 80092e2:	bf04      	itt	eq
 80092e4:	1949      	addeq	r1, r1, r5
 80092e6:	6021      	streq	r1, [r4, #0]
 80092e8:	6054      	str	r4, [r2, #4]
 80092ea:	e7ca      	b.n	8009282 <_free_r+0x26>
 80092ec:	b003      	add	sp, #12
 80092ee:	bd30      	pop	{r4, r5, pc}
 80092f0:	20000fa8 	.word	0x20000fa8

080092f4 <sbrk_aligned>:
 80092f4:	b570      	push	{r4, r5, r6, lr}
 80092f6:	4e0e      	ldr	r6, [pc, #56]	; (8009330 <sbrk_aligned+0x3c>)
 80092f8:	460c      	mov	r4, r1
 80092fa:	6831      	ldr	r1, [r6, #0]
 80092fc:	4605      	mov	r5, r0
 80092fe:	b911      	cbnz	r1, 8009306 <sbrk_aligned+0x12>
 8009300:	f000 fb42 	bl	8009988 <_sbrk_r>
 8009304:	6030      	str	r0, [r6, #0]
 8009306:	4621      	mov	r1, r4
 8009308:	4628      	mov	r0, r5
 800930a:	f000 fb3d 	bl	8009988 <_sbrk_r>
 800930e:	1c43      	adds	r3, r0, #1
 8009310:	d00a      	beq.n	8009328 <sbrk_aligned+0x34>
 8009312:	1cc4      	adds	r4, r0, #3
 8009314:	f024 0403 	bic.w	r4, r4, #3
 8009318:	42a0      	cmp	r0, r4
 800931a:	d007      	beq.n	800932c <sbrk_aligned+0x38>
 800931c:	1a21      	subs	r1, r4, r0
 800931e:	4628      	mov	r0, r5
 8009320:	f000 fb32 	bl	8009988 <_sbrk_r>
 8009324:	3001      	adds	r0, #1
 8009326:	d101      	bne.n	800932c <sbrk_aligned+0x38>
 8009328:	f04f 34ff 	mov.w	r4, #4294967295
 800932c:	4620      	mov	r0, r4
 800932e:	bd70      	pop	{r4, r5, r6, pc}
 8009330:	20000fac 	.word	0x20000fac

08009334 <_malloc_r>:
 8009334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009338:	1ccd      	adds	r5, r1, #3
 800933a:	f025 0503 	bic.w	r5, r5, #3
 800933e:	3508      	adds	r5, #8
 8009340:	2d0c      	cmp	r5, #12
 8009342:	bf38      	it	cc
 8009344:	250c      	movcc	r5, #12
 8009346:	2d00      	cmp	r5, #0
 8009348:	4607      	mov	r7, r0
 800934a:	db01      	blt.n	8009350 <_malloc_r+0x1c>
 800934c:	42a9      	cmp	r1, r5
 800934e:	d905      	bls.n	800935c <_malloc_r+0x28>
 8009350:	230c      	movs	r3, #12
 8009352:	603b      	str	r3, [r7, #0]
 8009354:	2600      	movs	r6, #0
 8009356:	4630      	mov	r0, r6
 8009358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800935c:	4e2e      	ldr	r6, [pc, #184]	; (8009418 <_malloc_r+0xe4>)
 800935e:	f000 fdc5 	bl	8009eec <__malloc_lock>
 8009362:	6833      	ldr	r3, [r6, #0]
 8009364:	461c      	mov	r4, r3
 8009366:	bb34      	cbnz	r4, 80093b6 <_malloc_r+0x82>
 8009368:	4629      	mov	r1, r5
 800936a:	4638      	mov	r0, r7
 800936c:	f7ff ffc2 	bl	80092f4 <sbrk_aligned>
 8009370:	1c43      	adds	r3, r0, #1
 8009372:	4604      	mov	r4, r0
 8009374:	d14d      	bne.n	8009412 <_malloc_r+0xde>
 8009376:	6834      	ldr	r4, [r6, #0]
 8009378:	4626      	mov	r6, r4
 800937a:	2e00      	cmp	r6, #0
 800937c:	d140      	bne.n	8009400 <_malloc_r+0xcc>
 800937e:	6823      	ldr	r3, [r4, #0]
 8009380:	4631      	mov	r1, r6
 8009382:	4638      	mov	r0, r7
 8009384:	eb04 0803 	add.w	r8, r4, r3
 8009388:	f000 fafe 	bl	8009988 <_sbrk_r>
 800938c:	4580      	cmp	r8, r0
 800938e:	d13a      	bne.n	8009406 <_malloc_r+0xd2>
 8009390:	6821      	ldr	r1, [r4, #0]
 8009392:	3503      	adds	r5, #3
 8009394:	1a6d      	subs	r5, r5, r1
 8009396:	f025 0503 	bic.w	r5, r5, #3
 800939a:	3508      	adds	r5, #8
 800939c:	2d0c      	cmp	r5, #12
 800939e:	bf38      	it	cc
 80093a0:	250c      	movcc	r5, #12
 80093a2:	4629      	mov	r1, r5
 80093a4:	4638      	mov	r0, r7
 80093a6:	f7ff ffa5 	bl	80092f4 <sbrk_aligned>
 80093aa:	3001      	adds	r0, #1
 80093ac:	d02b      	beq.n	8009406 <_malloc_r+0xd2>
 80093ae:	6823      	ldr	r3, [r4, #0]
 80093b0:	442b      	add	r3, r5
 80093b2:	6023      	str	r3, [r4, #0]
 80093b4:	e00e      	b.n	80093d4 <_malloc_r+0xa0>
 80093b6:	6822      	ldr	r2, [r4, #0]
 80093b8:	1b52      	subs	r2, r2, r5
 80093ba:	d41e      	bmi.n	80093fa <_malloc_r+0xc6>
 80093bc:	2a0b      	cmp	r2, #11
 80093be:	d916      	bls.n	80093ee <_malloc_r+0xba>
 80093c0:	1961      	adds	r1, r4, r5
 80093c2:	42a3      	cmp	r3, r4
 80093c4:	6025      	str	r5, [r4, #0]
 80093c6:	bf18      	it	ne
 80093c8:	6059      	strne	r1, [r3, #4]
 80093ca:	6863      	ldr	r3, [r4, #4]
 80093cc:	bf08      	it	eq
 80093ce:	6031      	streq	r1, [r6, #0]
 80093d0:	5162      	str	r2, [r4, r5]
 80093d2:	604b      	str	r3, [r1, #4]
 80093d4:	4638      	mov	r0, r7
 80093d6:	f104 060b 	add.w	r6, r4, #11
 80093da:	f000 fd8d 	bl	8009ef8 <__malloc_unlock>
 80093de:	f026 0607 	bic.w	r6, r6, #7
 80093e2:	1d23      	adds	r3, r4, #4
 80093e4:	1af2      	subs	r2, r6, r3
 80093e6:	d0b6      	beq.n	8009356 <_malloc_r+0x22>
 80093e8:	1b9b      	subs	r3, r3, r6
 80093ea:	50a3      	str	r3, [r4, r2]
 80093ec:	e7b3      	b.n	8009356 <_malloc_r+0x22>
 80093ee:	6862      	ldr	r2, [r4, #4]
 80093f0:	42a3      	cmp	r3, r4
 80093f2:	bf0c      	ite	eq
 80093f4:	6032      	streq	r2, [r6, #0]
 80093f6:	605a      	strne	r2, [r3, #4]
 80093f8:	e7ec      	b.n	80093d4 <_malloc_r+0xa0>
 80093fa:	4623      	mov	r3, r4
 80093fc:	6864      	ldr	r4, [r4, #4]
 80093fe:	e7b2      	b.n	8009366 <_malloc_r+0x32>
 8009400:	4634      	mov	r4, r6
 8009402:	6876      	ldr	r6, [r6, #4]
 8009404:	e7b9      	b.n	800937a <_malloc_r+0x46>
 8009406:	230c      	movs	r3, #12
 8009408:	603b      	str	r3, [r7, #0]
 800940a:	4638      	mov	r0, r7
 800940c:	f000 fd74 	bl	8009ef8 <__malloc_unlock>
 8009410:	e7a1      	b.n	8009356 <_malloc_r+0x22>
 8009412:	6025      	str	r5, [r4, #0]
 8009414:	e7de      	b.n	80093d4 <_malloc_r+0xa0>
 8009416:	bf00      	nop
 8009418:	20000fa8 	.word	0x20000fa8

0800941c <__ssputs_r>:
 800941c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009420:	688e      	ldr	r6, [r1, #8]
 8009422:	429e      	cmp	r6, r3
 8009424:	4682      	mov	sl, r0
 8009426:	460c      	mov	r4, r1
 8009428:	4690      	mov	r8, r2
 800942a:	461f      	mov	r7, r3
 800942c:	d838      	bhi.n	80094a0 <__ssputs_r+0x84>
 800942e:	898a      	ldrh	r2, [r1, #12]
 8009430:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009434:	d032      	beq.n	800949c <__ssputs_r+0x80>
 8009436:	6825      	ldr	r5, [r4, #0]
 8009438:	6909      	ldr	r1, [r1, #16]
 800943a:	eba5 0901 	sub.w	r9, r5, r1
 800943e:	6965      	ldr	r5, [r4, #20]
 8009440:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009444:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009448:	3301      	adds	r3, #1
 800944a:	444b      	add	r3, r9
 800944c:	106d      	asrs	r5, r5, #1
 800944e:	429d      	cmp	r5, r3
 8009450:	bf38      	it	cc
 8009452:	461d      	movcc	r5, r3
 8009454:	0553      	lsls	r3, r2, #21
 8009456:	d531      	bpl.n	80094bc <__ssputs_r+0xa0>
 8009458:	4629      	mov	r1, r5
 800945a:	f7ff ff6b 	bl	8009334 <_malloc_r>
 800945e:	4606      	mov	r6, r0
 8009460:	b950      	cbnz	r0, 8009478 <__ssputs_r+0x5c>
 8009462:	230c      	movs	r3, #12
 8009464:	f8ca 3000 	str.w	r3, [sl]
 8009468:	89a3      	ldrh	r3, [r4, #12]
 800946a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800946e:	81a3      	strh	r3, [r4, #12]
 8009470:	f04f 30ff 	mov.w	r0, #4294967295
 8009474:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009478:	6921      	ldr	r1, [r4, #16]
 800947a:	464a      	mov	r2, r9
 800947c:	f7fd ff00 	bl	8007280 <memcpy>
 8009480:	89a3      	ldrh	r3, [r4, #12]
 8009482:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009486:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800948a:	81a3      	strh	r3, [r4, #12]
 800948c:	6126      	str	r6, [r4, #16]
 800948e:	6165      	str	r5, [r4, #20]
 8009490:	444e      	add	r6, r9
 8009492:	eba5 0509 	sub.w	r5, r5, r9
 8009496:	6026      	str	r6, [r4, #0]
 8009498:	60a5      	str	r5, [r4, #8]
 800949a:	463e      	mov	r6, r7
 800949c:	42be      	cmp	r6, r7
 800949e:	d900      	bls.n	80094a2 <__ssputs_r+0x86>
 80094a0:	463e      	mov	r6, r7
 80094a2:	6820      	ldr	r0, [r4, #0]
 80094a4:	4632      	mov	r2, r6
 80094a6:	4641      	mov	r1, r8
 80094a8:	f7fd fef8 	bl	800729c <memmove>
 80094ac:	68a3      	ldr	r3, [r4, #8]
 80094ae:	1b9b      	subs	r3, r3, r6
 80094b0:	60a3      	str	r3, [r4, #8]
 80094b2:	6823      	ldr	r3, [r4, #0]
 80094b4:	4433      	add	r3, r6
 80094b6:	6023      	str	r3, [r4, #0]
 80094b8:	2000      	movs	r0, #0
 80094ba:	e7db      	b.n	8009474 <__ssputs_r+0x58>
 80094bc:	462a      	mov	r2, r5
 80094be:	f000 fd21 	bl	8009f04 <_realloc_r>
 80094c2:	4606      	mov	r6, r0
 80094c4:	2800      	cmp	r0, #0
 80094c6:	d1e1      	bne.n	800948c <__ssputs_r+0x70>
 80094c8:	6921      	ldr	r1, [r4, #16]
 80094ca:	4650      	mov	r0, sl
 80094cc:	f7ff fec6 	bl	800925c <_free_r>
 80094d0:	e7c7      	b.n	8009462 <__ssputs_r+0x46>
	...

080094d4 <_svfiprintf_r>:
 80094d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094d8:	4698      	mov	r8, r3
 80094da:	898b      	ldrh	r3, [r1, #12]
 80094dc:	061b      	lsls	r3, r3, #24
 80094de:	b09d      	sub	sp, #116	; 0x74
 80094e0:	4607      	mov	r7, r0
 80094e2:	460d      	mov	r5, r1
 80094e4:	4614      	mov	r4, r2
 80094e6:	d50e      	bpl.n	8009506 <_svfiprintf_r+0x32>
 80094e8:	690b      	ldr	r3, [r1, #16]
 80094ea:	b963      	cbnz	r3, 8009506 <_svfiprintf_r+0x32>
 80094ec:	2140      	movs	r1, #64	; 0x40
 80094ee:	f7ff ff21 	bl	8009334 <_malloc_r>
 80094f2:	6028      	str	r0, [r5, #0]
 80094f4:	6128      	str	r0, [r5, #16]
 80094f6:	b920      	cbnz	r0, 8009502 <_svfiprintf_r+0x2e>
 80094f8:	230c      	movs	r3, #12
 80094fa:	603b      	str	r3, [r7, #0]
 80094fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009500:	e0d1      	b.n	80096a6 <_svfiprintf_r+0x1d2>
 8009502:	2340      	movs	r3, #64	; 0x40
 8009504:	616b      	str	r3, [r5, #20]
 8009506:	2300      	movs	r3, #0
 8009508:	9309      	str	r3, [sp, #36]	; 0x24
 800950a:	2320      	movs	r3, #32
 800950c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009510:	f8cd 800c 	str.w	r8, [sp, #12]
 8009514:	2330      	movs	r3, #48	; 0x30
 8009516:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80096c0 <_svfiprintf_r+0x1ec>
 800951a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800951e:	f04f 0901 	mov.w	r9, #1
 8009522:	4623      	mov	r3, r4
 8009524:	469a      	mov	sl, r3
 8009526:	f813 2b01 	ldrb.w	r2, [r3], #1
 800952a:	b10a      	cbz	r2, 8009530 <_svfiprintf_r+0x5c>
 800952c:	2a25      	cmp	r2, #37	; 0x25
 800952e:	d1f9      	bne.n	8009524 <_svfiprintf_r+0x50>
 8009530:	ebba 0b04 	subs.w	fp, sl, r4
 8009534:	d00b      	beq.n	800954e <_svfiprintf_r+0x7a>
 8009536:	465b      	mov	r3, fp
 8009538:	4622      	mov	r2, r4
 800953a:	4629      	mov	r1, r5
 800953c:	4638      	mov	r0, r7
 800953e:	f7ff ff6d 	bl	800941c <__ssputs_r>
 8009542:	3001      	adds	r0, #1
 8009544:	f000 80aa 	beq.w	800969c <_svfiprintf_r+0x1c8>
 8009548:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800954a:	445a      	add	r2, fp
 800954c:	9209      	str	r2, [sp, #36]	; 0x24
 800954e:	f89a 3000 	ldrb.w	r3, [sl]
 8009552:	2b00      	cmp	r3, #0
 8009554:	f000 80a2 	beq.w	800969c <_svfiprintf_r+0x1c8>
 8009558:	2300      	movs	r3, #0
 800955a:	f04f 32ff 	mov.w	r2, #4294967295
 800955e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009562:	f10a 0a01 	add.w	sl, sl, #1
 8009566:	9304      	str	r3, [sp, #16]
 8009568:	9307      	str	r3, [sp, #28]
 800956a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800956e:	931a      	str	r3, [sp, #104]	; 0x68
 8009570:	4654      	mov	r4, sl
 8009572:	2205      	movs	r2, #5
 8009574:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009578:	4851      	ldr	r0, [pc, #324]	; (80096c0 <_svfiprintf_r+0x1ec>)
 800957a:	f7f6 fe39 	bl	80001f0 <memchr>
 800957e:	9a04      	ldr	r2, [sp, #16]
 8009580:	b9d8      	cbnz	r0, 80095ba <_svfiprintf_r+0xe6>
 8009582:	06d0      	lsls	r0, r2, #27
 8009584:	bf44      	itt	mi
 8009586:	2320      	movmi	r3, #32
 8009588:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800958c:	0711      	lsls	r1, r2, #28
 800958e:	bf44      	itt	mi
 8009590:	232b      	movmi	r3, #43	; 0x2b
 8009592:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009596:	f89a 3000 	ldrb.w	r3, [sl]
 800959a:	2b2a      	cmp	r3, #42	; 0x2a
 800959c:	d015      	beq.n	80095ca <_svfiprintf_r+0xf6>
 800959e:	9a07      	ldr	r2, [sp, #28]
 80095a0:	4654      	mov	r4, sl
 80095a2:	2000      	movs	r0, #0
 80095a4:	f04f 0c0a 	mov.w	ip, #10
 80095a8:	4621      	mov	r1, r4
 80095aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80095ae:	3b30      	subs	r3, #48	; 0x30
 80095b0:	2b09      	cmp	r3, #9
 80095b2:	d94e      	bls.n	8009652 <_svfiprintf_r+0x17e>
 80095b4:	b1b0      	cbz	r0, 80095e4 <_svfiprintf_r+0x110>
 80095b6:	9207      	str	r2, [sp, #28]
 80095b8:	e014      	b.n	80095e4 <_svfiprintf_r+0x110>
 80095ba:	eba0 0308 	sub.w	r3, r0, r8
 80095be:	fa09 f303 	lsl.w	r3, r9, r3
 80095c2:	4313      	orrs	r3, r2
 80095c4:	9304      	str	r3, [sp, #16]
 80095c6:	46a2      	mov	sl, r4
 80095c8:	e7d2      	b.n	8009570 <_svfiprintf_r+0x9c>
 80095ca:	9b03      	ldr	r3, [sp, #12]
 80095cc:	1d19      	adds	r1, r3, #4
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	9103      	str	r1, [sp, #12]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	bfbb      	ittet	lt
 80095d6:	425b      	neglt	r3, r3
 80095d8:	f042 0202 	orrlt.w	r2, r2, #2
 80095dc:	9307      	strge	r3, [sp, #28]
 80095de:	9307      	strlt	r3, [sp, #28]
 80095e0:	bfb8      	it	lt
 80095e2:	9204      	strlt	r2, [sp, #16]
 80095e4:	7823      	ldrb	r3, [r4, #0]
 80095e6:	2b2e      	cmp	r3, #46	; 0x2e
 80095e8:	d10c      	bne.n	8009604 <_svfiprintf_r+0x130>
 80095ea:	7863      	ldrb	r3, [r4, #1]
 80095ec:	2b2a      	cmp	r3, #42	; 0x2a
 80095ee:	d135      	bne.n	800965c <_svfiprintf_r+0x188>
 80095f0:	9b03      	ldr	r3, [sp, #12]
 80095f2:	1d1a      	adds	r2, r3, #4
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	9203      	str	r2, [sp, #12]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	bfb8      	it	lt
 80095fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8009600:	3402      	adds	r4, #2
 8009602:	9305      	str	r3, [sp, #20]
 8009604:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80096d0 <_svfiprintf_r+0x1fc>
 8009608:	7821      	ldrb	r1, [r4, #0]
 800960a:	2203      	movs	r2, #3
 800960c:	4650      	mov	r0, sl
 800960e:	f7f6 fdef 	bl	80001f0 <memchr>
 8009612:	b140      	cbz	r0, 8009626 <_svfiprintf_r+0x152>
 8009614:	2340      	movs	r3, #64	; 0x40
 8009616:	eba0 000a 	sub.w	r0, r0, sl
 800961a:	fa03 f000 	lsl.w	r0, r3, r0
 800961e:	9b04      	ldr	r3, [sp, #16]
 8009620:	4303      	orrs	r3, r0
 8009622:	3401      	adds	r4, #1
 8009624:	9304      	str	r3, [sp, #16]
 8009626:	f814 1b01 	ldrb.w	r1, [r4], #1
 800962a:	4826      	ldr	r0, [pc, #152]	; (80096c4 <_svfiprintf_r+0x1f0>)
 800962c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009630:	2206      	movs	r2, #6
 8009632:	f7f6 fddd 	bl	80001f0 <memchr>
 8009636:	2800      	cmp	r0, #0
 8009638:	d038      	beq.n	80096ac <_svfiprintf_r+0x1d8>
 800963a:	4b23      	ldr	r3, [pc, #140]	; (80096c8 <_svfiprintf_r+0x1f4>)
 800963c:	bb1b      	cbnz	r3, 8009686 <_svfiprintf_r+0x1b2>
 800963e:	9b03      	ldr	r3, [sp, #12]
 8009640:	3307      	adds	r3, #7
 8009642:	f023 0307 	bic.w	r3, r3, #7
 8009646:	3308      	adds	r3, #8
 8009648:	9303      	str	r3, [sp, #12]
 800964a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800964c:	4433      	add	r3, r6
 800964e:	9309      	str	r3, [sp, #36]	; 0x24
 8009650:	e767      	b.n	8009522 <_svfiprintf_r+0x4e>
 8009652:	fb0c 3202 	mla	r2, ip, r2, r3
 8009656:	460c      	mov	r4, r1
 8009658:	2001      	movs	r0, #1
 800965a:	e7a5      	b.n	80095a8 <_svfiprintf_r+0xd4>
 800965c:	2300      	movs	r3, #0
 800965e:	3401      	adds	r4, #1
 8009660:	9305      	str	r3, [sp, #20]
 8009662:	4619      	mov	r1, r3
 8009664:	f04f 0c0a 	mov.w	ip, #10
 8009668:	4620      	mov	r0, r4
 800966a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800966e:	3a30      	subs	r2, #48	; 0x30
 8009670:	2a09      	cmp	r2, #9
 8009672:	d903      	bls.n	800967c <_svfiprintf_r+0x1a8>
 8009674:	2b00      	cmp	r3, #0
 8009676:	d0c5      	beq.n	8009604 <_svfiprintf_r+0x130>
 8009678:	9105      	str	r1, [sp, #20]
 800967a:	e7c3      	b.n	8009604 <_svfiprintf_r+0x130>
 800967c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009680:	4604      	mov	r4, r0
 8009682:	2301      	movs	r3, #1
 8009684:	e7f0      	b.n	8009668 <_svfiprintf_r+0x194>
 8009686:	ab03      	add	r3, sp, #12
 8009688:	9300      	str	r3, [sp, #0]
 800968a:	462a      	mov	r2, r5
 800968c:	4b0f      	ldr	r3, [pc, #60]	; (80096cc <_svfiprintf_r+0x1f8>)
 800968e:	a904      	add	r1, sp, #16
 8009690:	4638      	mov	r0, r7
 8009692:	f7fd fec5 	bl	8007420 <_printf_float>
 8009696:	1c42      	adds	r2, r0, #1
 8009698:	4606      	mov	r6, r0
 800969a:	d1d6      	bne.n	800964a <_svfiprintf_r+0x176>
 800969c:	89ab      	ldrh	r3, [r5, #12]
 800969e:	065b      	lsls	r3, r3, #25
 80096a0:	f53f af2c 	bmi.w	80094fc <_svfiprintf_r+0x28>
 80096a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096a6:	b01d      	add	sp, #116	; 0x74
 80096a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096ac:	ab03      	add	r3, sp, #12
 80096ae:	9300      	str	r3, [sp, #0]
 80096b0:	462a      	mov	r2, r5
 80096b2:	4b06      	ldr	r3, [pc, #24]	; (80096cc <_svfiprintf_r+0x1f8>)
 80096b4:	a904      	add	r1, sp, #16
 80096b6:	4638      	mov	r0, r7
 80096b8:	f7fe f956 	bl	8007968 <_printf_i>
 80096bc:	e7eb      	b.n	8009696 <_svfiprintf_r+0x1c2>
 80096be:	bf00      	nop
 80096c0:	0800d2ec 	.word	0x0800d2ec
 80096c4:	0800d2f6 	.word	0x0800d2f6
 80096c8:	08007421 	.word	0x08007421
 80096cc:	0800941d 	.word	0x0800941d
 80096d0:	0800d2f2 	.word	0x0800d2f2

080096d4 <__sfputc_r>:
 80096d4:	6893      	ldr	r3, [r2, #8]
 80096d6:	3b01      	subs	r3, #1
 80096d8:	2b00      	cmp	r3, #0
 80096da:	b410      	push	{r4}
 80096dc:	6093      	str	r3, [r2, #8]
 80096de:	da08      	bge.n	80096f2 <__sfputc_r+0x1e>
 80096e0:	6994      	ldr	r4, [r2, #24]
 80096e2:	42a3      	cmp	r3, r4
 80096e4:	db01      	blt.n	80096ea <__sfputc_r+0x16>
 80096e6:	290a      	cmp	r1, #10
 80096e8:	d103      	bne.n	80096f2 <__sfputc_r+0x1e>
 80096ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096ee:	f000 b99f 	b.w	8009a30 <__swbuf_r>
 80096f2:	6813      	ldr	r3, [r2, #0]
 80096f4:	1c58      	adds	r0, r3, #1
 80096f6:	6010      	str	r0, [r2, #0]
 80096f8:	7019      	strb	r1, [r3, #0]
 80096fa:	4608      	mov	r0, r1
 80096fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009700:	4770      	bx	lr

08009702 <__sfputs_r>:
 8009702:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009704:	4606      	mov	r6, r0
 8009706:	460f      	mov	r7, r1
 8009708:	4614      	mov	r4, r2
 800970a:	18d5      	adds	r5, r2, r3
 800970c:	42ac      	cmp	r4, r5
 800970e:	d101      	bne.n	8009714 <__sfputs_r+0x12>
 8009710:	2000      	movs	r0, #0
 8009712:	e007      	b.n	8009724 <__sfputs_r+0x22>
 8009714:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009718:	463a      	mov	r2, r7
 800971a:	4630      	mov	r0, r6
 800971c:	f7ff ffda 	bl	80096d4 <__sfputc_r>
 8009720:	1c43      	adds	r3, r0, #1
 8009722:	d1f3      	bne.n	800970c <__sfputs_r+0xa>
 8009724:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009728 <_vfiprintf_r>:
 8009728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800972c:	460d      	mov	r5, r1
 800972e:	b09d      	sub	sp, #116	; 0x74
 8009730:	4614      	mov	r4, r2
 8009732:	4698      	mov	r8, r3
 8009734:	4606      	mov	r6, r0
 8009736:	b118      	cbz	r0, 8009740 <_vfiprintf_r+0x18>
 8009738:	6983      	ldr	r3, [r0, #24]
 800973a:	b90b      	cbnz	r3, 8009740 <_vfiprintf_r+0x18>
 800973c:	f7ff f946 	bl	80089cc <__sinit>
 8009740:	4b89      	ldr	r3, [pc, #548]	; (8009968 <_vfiprintf_r+0x240>)
 8009742:	429d      	cmp	r5, r3
 8009744:	d11b      	bne.n	800977e <_vfiprintf_r+0x56>
 8009746:	6875      	ldr	r5, [r6, #4]
 8009748:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800974a:	07d9      	lsls	r1, r3, #31
 800974c:	d405      	bmi.n	800975a <_vfiprintf_r+0x32>
 800974e:	89ab      	ldrh	r3, [r5, #12]
 8009750:	059a      	lsls	r2, r3, #22
 8009752:	d402      	bmi.n	800975a <_vfiprintf_r+0x32>
 8009754:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009756:	f7ff f9dc 	bl	8008b12 <__retarget_lock_acquire_recursive>
 800975a:	89ab      	ldrh	r3, [r5, #12]
 800975c:	071b      	lsls	r3, r3, #28
 800975e:	d501      	bpl.n	8009764 <_vfiprintf_r+0x3c>
 8009760:	692b      	ldr	r3, [r5, #16]
 8009762:	b9eb      	cbnz	r3, 80097a0 <_vfiprintf_r+0x78>
 8009764:	4629      	mov	r1, r5
 8009766:	4630      	mov	r0, r6
 8009768:	f000 f9c6 	bl	8009af8 <__swsetup_r>
 800976c:	b1c0      	cbz	r0, 80097a0 <_vfiprintf_r+0x78>
 800976e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009770:	07dc      	lsls	r4, r3, #31
 8009772:	d50e      	bpl.n	8009792 <_vfiprintf_r+0x6a>
 8009774:	f04f 30ff 	mov.w	r0, #4294967295
 8009778:	b01d      	add	sp, #116	; 0x74
 800977a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800977e:	4b7b      	ldr	r3, [pc, #492]	; (800996c <_vfiprintf_r+0x244>)
 8009780:	429d      	cmp	r5, r3
 8009782:	d101      	bne.n	8009788 <_vfiprintf_r+0x60>
 8009784:	68b5      	ldr	r5, [r6, #8]
 8009786:	e7df      	b.n	8009748 <_vfiprintf_r+0x20>
 8009788:	4b79      	ldr	r3, [pc, #484]	; (8009970 <_vfiprintf_r+0x248>)
 800978a:	429d      	cmp	r5, r3
 800978c:	bf08      	it	eq
 800978e:	68f5      	ldreq	r5, [r6, #12]
 8009790:	e7da      	b.n	8009748 <_vfiprintf_r+0x20>
 8009792:	89ab      	ldrh	r3, [r5, #12]
 8009794:	0598      	lsls	r0, r3, #22
 8009796:	d4ed      	bmi.n	8009774 <_vfiprintf_r+0x4c>
 8009798:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800979a:	f7ff f9bb 	bl	8008b14 <__retarget_lock_release_recursive>
 800979e:	e7e9      	b.n	8009774 <_vfiprintf_r+0x4c>
 80097a0:	2300      	movs	r3, #0
 80097a2:	9309      	str	r3, [sp, #36]	; 0x24
 80097a4:	2320      	movs	r3, #32
 80097a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80097ae:	2330      	movs	r3, #48	; 0x30
 80097b0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009974 <_vfiprintf_r+0x24c>
 80097b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097b8:	f04f 0901 	mov.w	r9, #1
 80097bc:	4623      	mov	r3, r4
 80097be:	469a      	mov	sl, r3
 80097c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097c4:	b10a      	cbz	r2, 80097ca <_vfiprintf_r+0xa2>
 80097c6:	2a25      	cmp	r2, #37	; 0x25
 80097c8:	d1f9      	bne.n	80097be <_vfiprintf_r+0x96>
 80097ca:	ebba 0b04 	subs.w	fp, sl, r4
 80097ce:	d00b      	beq.n	80097e8 <_vfiprintf_r+0xc0>
 80097d0:	465b      	mov	r3, fp
 80097d2:	4622      	mov	r2, r4
 80097d4:	4629      	mov	r1, r5
 80097d6:	4630      	mov	r0, r6
 80097d8:	f7ff ff93 	bl	8009702 <__sfputs_r>
 80097dc:	3001      	adds	r0, #1
 80097de:	f000 80aa 	beq.w	8009936 <_vfiprintf_r+0x20e>
 80097e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097e4:	445a      	add	r2, fp
 80097e6:	9209      	str	r2, [sp, #36]	; 0x24
 80097e8:	f89a 3000 	ldrb.w	r3, [sl]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	f000 80a2 	beq.w	8009936 <_vfiprintf_r+0x20e>
 80097f2:	2300      	movs	r3, #0
 80097f4:	f04f 32ff 	mov.w	r2, #4294967295
 80097f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097fc:	f10a 0a01 	add.w	sl, sl, #1
 8009800:	9304      	str	r3, [sp, #16]
 8009802:	9307      	str	r3, [sp, #28]
 8009804:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009808:	931a      	str	r3, [sp, #104]	; 0x68
 800980a:	4654      	mov	r4, sl
 800980c:	2205      	movs	r2, #5
 800980e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009812:	4858      	ldr	r0, [pc, #352]	; (8009974 <_vfiprintf_r+0x24c>)
 8009814:	f7f6 fcec 	bl	80001f0 <memchr>
 8009818:	9a04      	ldr	r2, [sp, #16]
 800981a:	b9d8      	cbnz	r0, 8009854 <_vfiprintf_r+0x12c>
 800981c:	06d1      	lsls	r1, r2, #27
 800981e:	bf44      	itt	mi
 8009820:	2320      	movmi	r3, #32
 8009822:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009826:	0713      	lsls	r3, r2, #28
 8009828:	bf44      	itt	mi
 800982a:	232b      	movmi	r3, #43	; 0x2b
 800982c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009830:	f89a 3000 	ldrb.w	r3, [sl]
 8009834:	2b2a      	cmp	r3, #42	; 0x2a
 8009836:	d015      	beq.n	8009864 <_vfiprintf_r+0x13c>
 8009838:	9a07      	ldr	r2, [sp, #28]
 800983a:	4654      	mov	r4, sl
 800983c:	2000      	movs	r0, #0
 800983e:	f04f 0c0a 	mov.w	ip, #10
 8009842:	4621      	mov	r1, r4
 8009844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009848:	3b30      	subs	r3, #48	; 0x30
 800984a:	2b09      	cmp	r3, #9
 800984c:	d94e      	bls.n	80098ec <_vfiprintf_r+0x1c4>
 800984e:	b1b0      	cbz	r0, 800987e <_vfiprintf_r+0x156>
 8009850:	9207      	str	r2, [sp, #28]
 8009852:	e014      	b.n	800987e <_vfiprintf_r+0x156>
 8009854:	eba0 0308 	sub.w	r3, r0, r8
 8009858:	fa09 f303 	lsl.w	r3, r9, r3
 800985c:	4313      	orrs	r3, r2
 800985e:	9304      	str	r3, [sp, #16]
 8009860:	46a2      	mov	sl, r4
 8009862:	e7d2      	b.n	800980a <_vfiprintf_r+0xe2>
 8009864:	9b03      	ldr	r3, [sp, #12]
 8009866:	1d19      	adds	r1, r3, #4
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	9103      	str	r1, [sp, #12]
 800986c:	2b00      	cmp	r3, #0
 800986e:	bfbb      	ittet	lt
 8009870:	425b      	neglt	r3, r3
 8009872:	f042 0202 	orrlt.w	r2, r2, #2
 8009876:	9307      	strge	r3, [sp, #28]
 8009878:	9307      	strlt	r3, [sp, #28]
 800987a:	bfb8      	it	lt
 800987c:	9204      	strlt	r2, [sp, #16]
 800987e:	7823      	ldrb	r3, [r4, #0]
 8009880:	2b2e      	cmp	r3, #46	; 0x2e
 8009882:	d10c      	bne.n	800989e <_vfiprintf_r+0x176>
 8009884:	7863      	ldrb	r3, [r4, #1]
 8009886:	2b2a      	cmp	r3, #42	; 0x2a
 8009888:	d135      	bne.n	80098f6 <_vfiprintf_r+0x1ce>
 800988a:	9b03      	ldr	r3, [sp, #12]
 800988c:	1d1a      	adds	r2, r3, #4
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	9203      	str	r2, [sp, #12]
 8009892:	2b00      	cmp	r3, #0
 8009894:	bfb8      	it	lt
 8009896:	f04f 33ff 	movlt.w	r3, #4294967295
 800989a:	3402      	adds	r4, #2
 800989c:	9305      	str	r3, [sp, #20]
 800989e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009984 <_vfiprintf_r+0x25c>
 80098a2:	7821      	ldrb	r1, [r4, #0]
 80098a4:	2203      	movs	r2, #3
 80098a6:	4650      	mov	r0, sl
 80098a8:	f7f6 fca2 	bl	80001f0 <memchr>
 80098ac:	b140      	cbz	r0, 80098c0 <_vfiprintf_r+0x198>
 80098ae:	2340      	movs	r3, #64	; 0x40
 80098b0:	eba0 000a 	sub.w	r0, r0, sl
 80098b4:	fa03 f000 	lsl.w	r0, r3, r0
 80098b8:	9b04      	ldr	r3, [sp, #16]
 80098ba:	4303      	orrs	r3, r0
 80098bc:	3401      	adds	r4, #1
 80098be:	9304      	str	r3, [sp, #16]
 80098c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c4:	482c      	ldr	r0, [pc, #176]	; (8009978 <_vfiprintf_r+0x250>)
 80098c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098ca:	2206      	movs	r2, #6
 80098cc:	f7f6 fc90 	bl	80001f0 <memchr>
 80098d0:	2800      	cmp	r0, #0
 80098d2:	d03f      	beq.n	8009954 <_vfiprintf_r+0x22c>
 80098d4:	4b29      	ldr	r3, [pc, #164]	; (800997c <_vfiprintf_r+0x254>)
 80098d6:	bb1b      	cbnz	r3, 8009920 <_vfiprintf_r+0x1f8>
 80098d8:	9b03      	ldr	r3, [sp, #12]
 80098da:	3307      	adds	r3, #7
 80098dc:	f023 0307 	bic.w	r3, r3, #7
 80098e0:	3308      	adds	r3, #8
 80098e2:	9303      	str	r3, [sp, #12]
 80098e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098e6:	443b      	add	r3, r7
 80098e8:	9309      	str	r3, [sp, #36]	; 0x24
 80098ea:	e767      	b.n	80097bc <_vfiprintf_r+0x94>
 80098ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80098f0:	460c      	mov	r4, r1
 80098f2:	2001      	movs	r0, #1
 80098f4:	e7a5      	b.n	8009842 <_vfiprintf_r+0x11a>
 80098f6:	2300      	movs	r3, #0
 80098f8:	3401      	adds	r4, #1
 80098fa:	9305      	str	r3, [sp, #20]
 80098fc:	4619      	mov	r1, r3
 80098fe:	f04f 0c0a 	mov.w	ip, #10
 8009902:	4620      	mov	r0, r4
 8009904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009908:	3a30      	subs	r2, #48	; 0x30
 800990a:	2a09      	cmp	r2, #9
 800990c:	d903      	bls.n	8009916 <_vfiprintf_r+0x1ee>
 800990e:	2b00      	cmp	r3, #0
 8009910:	d0c5      	beq.n	800989e <_vfiprintf_r+0x176>
 8009912:	9105      	str	r1, [sp, #20]
 8009914:	e7c3      	b.n	800989e <_vfiprintf_r+0x176>
 8009916:	fb0c 2101 	mla	r1, ip, r1, r2
 800991a:	4604      	mov	r4, r0
 800991c:	2301      	movs	r3, #1
 800991e:	e7f0      	b.n	8009902 <_vfiprintf_r+0x1da>
 8009920:	ab03      	add	r3, sp, #12
 8009922:	9300      	str	r3, [sp, #0]
 8009924:	462a      	mov	r2, r5
 8009926:	4b16      	ldr	r3, [pc, #88]	; (8009980 <_vfiprintf_r+0x258>)
 8009928:	a904      	add	r1, sp, #16
 800992a:	4630      	mov	r0, r6
 800992c:	f7fd fd78 	bl	8007420 <_printf_float>
 8009930:	4607      	mov	r7, r0
 8009932:	1c78      	adds	r0, r7, #1
 8009934:	d1d6      	bne.n	80098e4 <_vfiprintf_r+0x1bc>
 8009936:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009938:	07d9      	lsls	r1, r3, #31
 800993a:	d405      	bmi.n	8009948 <_vfiprintf_r+0x220>
 800993c:	89ab      	ldrh	r3, [r5, #12]
 800993e:	059a      	lsls	r2, r3, #22
 8009940:	d402      	bmi.n	8009948 <_vfiprintf_r+0x220>
 8009942:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009944:	f7ff f8e6 	bl	8008b14 <__retarget_lock_release_recursive>
 8009948:	89ab      	ldrh	r3, [r5, #12]
 800994a:	065b      	lsls	r3, r3, #25
 800994c:	f53f af12 	bmi.w	8009774 <_vfiprintf_r+0x4c>
 8009950:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009952:	e711      	b.n	8009778 <_vfiprintf_r+0x50>
 8009954:	ab03      	add	r3, sp, #12
 8009956:	9300      	str	r3, [sp, #0]
 8009958:	462a      	mov	r2, r5
 800995a:	4b09      	ldr	r3, [pc, #36]	; (8009980 <_vfiprintf_r+0x258>)
 800995c:	a904      	add	r1, sp, #16
 800995e:	4630      	mov	r0, r6
 8009960:	f7fe f802 	bl	8007968 <_printf_i>
 8009964:	e7e4      	b.n	8009930 <_vfiprintf_r+0x208>
 8009966:	bf00      	nop
 8009968:	0800d154 	.word	0x0800d154
 800996c:	0800d174 	.word	0x0800d174
 8009970:	0800d134 	.word	0x0800d134
 8009974:	0800d2ec 	.word	0x0800d2ec
 8009978:	0800d2f6 	.word	0x0800d2f6
 800997c:	08007421 	.word	0x08007421
 8009980:	08009703 	.word	0x08009703
 8009984:	0800d2f2 	.word	0x0800d2f2

08009988 <_sbrk_r>:
 8009988:	b538      	push	{r3, r4, r5, lr}
 800998a:	4d06      	ldr	r5, [pc, #24]	; (80099a4 <_sbrk_r+0x1c>)
 800998c:	2300      	movs	r3, #0
 800998e:	4604      	mov	r4, r0
 8009990:	4608      	mov	r0, r1
 8009992:	602b      	str	r3, [r5, #0]
 8009994:	f7f8 fa7e 	bl	8001e94 <_sbrk>
 8009998:	1c43      	adds	r3, r0, #1
 800999a:	d102      	bne.n	80099a2 <_sbrk_r+0x1a>
 800999c:	682b      	ldr	r3, [r5, #0]
 800999e:	b103      	cbz	r3, 80099a2 <_sbrk_r+0x1a>
 80099a0:	6023      	str	r3, [r4, #0]
 80099a2:	bd38      	pop	{r3, r4, r5, pc}
 80099a4:	20000fb0 	.word	0x20000fb0

080099a8 <__sread>:
 80099a8:	b510      	push	{r4, lr}
 80099aa:	460c      	mov	r4, r1
 80099ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099b0:	f000 fad8 	bl	8009f64 <_read_r>
 80099b4:	2800      	cmp	r0, #0
 80099b6:	bfab      	itete	ge
 80099b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80099ba:	89a3      	ldrhlt	r3, [r4, #12]
 80099bc:	181b      	addge	r3, r3, r0
 80099be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80099c2:	bfac      	ite	ge
 80099c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80099c6:	81a3      	strhlt	r3, [r4, #12]
 80099c8:	bd10      	pop	{r4, pc}

080099ca <__swrite>:
 80099ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80099ce:	461f      	mov	r7, r3
 80099d0:	898b      	ldrh	r3, [r1, #12]
 80099d2:	05db      	lsls	r3, r3, #23
 80099d4:	4605      	mov	r5, r0
 80099d6:	460c      	mov	r4, r1
 80099d8:	4616      	mov	r6, r2
 80099da:	d505      	bpl.n	80099e8 <__swrite+0x1e>
 80099dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80099e0:	2302      	movs	r3, #2
 80099e2:	2200      	movs	r2, #0
 80099e4:	f000 f9f8 	bl	8009dd8 <_lseek_r>
 80099e8:	89a3      	ldrh	r3, [r4, #12]
 80099ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80099ee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80099f2:	81a3      	strh	r3, [r4, #12]
 80099f4:	4632      	mov	r2, r6
 80099f6:	463b      	mov	r3, r7
 80099f8:	4628      	mov	r0, r5
 80099fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80099fe:	f000 b869 	b.w	8009ad4 <_write_r>

08009a02 <__sseek>:
 8009a02:	b510      	push	{r4, lr}
 8009a04:	460c      	mov	r4, r1
 8009a06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a0a:	f000 f9e5 	bl	8009dd8 <_lseek_r>
 8009a0e:	1c43      	adds	r3, r0, #1
 8009a10:	89a3      	ldrh	r3, [r4, #12]
 8009a12:	bf15      	itete	ne
 8009a14:	6560      	strne	r0, [r4, #84]	; 0x54
 8009a16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009a1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009a1e:	81a3      	strheq	r3, [r4, #12]
 8009a20:	bf18      	it	ne
 8009a22:	81a3      	strhne	r3, [r4, #12]
 8009a24:	bd10      	pop	{r4, pc}

08009a26 <__sclose>:
 8009a26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a2a:	f000 b8f1 	b.w	8009c10 <_close_r>
	...

08009a30 <__swbuf_r>:
 8009a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a32:	460e      	mov	r6, r1
 8009a34:	4614      	mov	r4, r2
 8009a36:	4605      	mov	r5, r0
 8009a38:	b118      	cbz	r0, 8009a42 <__swbuf_r+0x12>
 8009a3a:	6983      	ldr	r3, [r0, #24]
 8009a3c:	b90b      	cbnz	r3, 8009a42 <__swbuf_r+0x12>
 8009a3e:	f7fe ffc5 	bl	80089cc <__sinit>
 8009a42:	4b21      	ldr	r3, [pc, #132]	; (8009ac8 <__swbuf_r+0x98>)
 8009a44:	429c      	cmp	r4, r3
 8009a46:	d12b      	bne.n	8009aa0 <__swbuf_r+0x70>
 8009a48:	686c      	ldr	r4, [r5, #4]
 8009a4a:	69a3      	ldr	r3, [r4, #24]
 8009a4c:	60a3      	str	r3, [r4, #8]
 8009a4e:	89a3      	ldrh	r3, [r4, #12]
 8009a50:	071a      	lsls	r2, r3, #28
 8009a52:	d52f      	bpl.n	8009ab4 <__swbuf_r+0x84>
 8009a54:	6923      	ldr	r3, [r4, #16]
 8009a56:	b36b      	cbz	r3, 8009ab4 <__swbuf_r+0x84>
 8009a58:	6923      	ldr	r3, [r4, #16]
 8009a5a:	6820      	ldr	r0, [r4, #0]
 8009a5c:	1ac0      	subs	r0, r0, r3
 8009a5e:	6963      	ldr	r3, [r4, #20]
 8009a60:	b2f6      	uxtb	r6, r6
 8009a62:	4283      	cmp	r3, r0
 8009a64:	4637      	mov	r7, r6
 8009a66:	dc04      	bgt.n	8009a72 <__swbuf_r+0x42>
 8009a68:	4621      	mov	r1, r4
 8009a6a:	4628      	mov	r0, r5
 8009a6c:	f000 f966 	bl	8009d3c <_fflush_r>
 8009a70:	bb30      	cbnz	r0, 8009ac0 <__swbuf_r+0x90>
 8009a72:	68a3      	ldr	r3, [r4, #8]
 8009a74:	3b01      	subs	r3, #1
 8009a76:	60a3      	str	r3, [r4, #8]
 8009a78:	6823      	ldr	r3, [r4, #0]
 8009a7a:	1c5a      	adds	r2, r3, #1
 8009a7c:	6022      	str	r2, [r4, #0]
 8009a7e:	701e      	strb	r6, [r3, #0]
 8009a80:	6963      	ldr	r3, [r4, #20]
 8009a82:	3001      	adds	r0, #1
 8009a84:	4283      	cmp	r3, r0
 8009a86:	d004      	beq.n	8009a92 <__swbuf_r+0x62>
 8009a88:	89a3      	ldrh	r3, [r4, #12]
 8009a8a:	07db      	lsls	r3, r3, #31
 8009a8c:	d506      	bpl.n	8009a9c <__swbuf_r+0x6c>
 8009a8e:	2e0a      	cmp	r6, #10
 8009a90:	d104      	bne.n	8009a9c <__swbuf_r+0x6c>
 8009a92:	4621      	mov	r1, r4
 8009a94:	4628      	mov	r0, r5
 8009a96:	f000 f951 	bl	8009d3c <_fflush_r>
 8009a9a:	b988      	cbnz	r0, 8009ac0 <__swbuf_r+0x90>
 8009a9c:	4638      	mov	r0, r7
 8009a9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009aa0:	4b0a      	ldr	r3, [pc, #40]	; (8009acc <__swbuf_r+0x9c>)
 8009aa2:	429c      	cmp	r4, r3
 8009aa4:	d101      	bne.n	8009aaa <__swbuf_r+0x7a>
 8009aa6:	68ac      	ldr	r4, [r5, #8]
 8009aa8:	e7cf      	b.n	8009a4a <__swbuf_r+0x1a>
 8009aaa:	4b09      	ldr	r3, [pc, #36]	; (8009ad0 <__swbuf_r+0xa0>)
 8009aac:	429c      	cmp	r4, r3
 8009aae:	bf08      	it	eq
 8009ab0:	68ec      	ldreq	r4, [r5, #12]
 8009ab2:	e7ca      	b.n	8009a4a <__swbuf_r+0x1a>
 8009ab4:	4621      	mov	r1, r4
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	f000 f81e 	bl	8009af8 <__swsetup_r>
 8009abc:	2800      	cmp	r0, #0
 8009abe:	d0cb      	beq.n	8009a58 <__swbuf_r+0x28>
 8009ac0:	f04f 37ff 	mov.w	r7, #4294967295
 8009ac4:	e7ea      	b.n	8009a9c <__swbuf_r+0x6c>
 8009ac6:	bf00      	nop
 8009ac8:	0800d154 	.word	0x0800d154
 8009acc:	0800d174 	.word	0x0800d174
 8009ad0:	0800d134 	.word	0x0800d134

08009ad4 <_write_r>:
 8009ad4:	b538      	push	{r3, r4, r5, lr}
 8009ad6:	4d07      	ldr	r5, [pc, #28]	; (8009af4 <_write_r+0x20>)
 8009ad8:	4604      	mov	r4, r0
 8009ada:	4608      	mov	r0, r1
 8009adc:	4611      	mov	r1, r2
 8009ade:	2200      	movs	r2, #0
 8009ae0:	602a      	str	r2, [r5, #0]
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	f7f8 f985 	bl	8001df2 <_write>
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d102      	bne.n	8009af2 <_write_r+0x1e>
 8009aec:	682b      	ldr	r3, [r5, #0]
 8009aee:	b103      	cbz	r3, 8009af2 <_write_r+0x1e>
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	bd38      	pop	{r3, r4, r5, pc}
 8009af4:	20000fb0 	.word	0x20000fb0

08009af8 <__swsetup_r>:
 8009af8:	4b32      	ldr	r3, [pc, #200]	; (8009bc4 <__swsetup_r+0xcc>)
 8009afa:	b570      	push	{r4, r5, r6, lr}
 8009afc:	681d      	ldr	r5, [r3, #0]
 8009afe:	4606      	mov	r6, r0
 8009b00:	460c      	mov	r4, r1
 8009b02:	b125      	cbz	r5, 8009b0e <__swsetup_r+0x16>
 8009b04:	69ab      	ldr	r3, [r5, #24]
 8009b06:	b913      	cbnz	r3, 8009b0e <__swsetup_r+0x16>
 8009b08:	4628      	mov	r0, r5
 8009b0a:	f7fe ff5f 	bl	80089cc <__sinit>
 8009b0e:	4b2e      	ldr	r3, [pc, #184]	; (8009bc8 <__swsetup_r+0xd0>)
 8009b10:	429c      	cmp	r4, r3
 8009b12:	d10f      	bne.n	8009b34 <__swsetup_r+0x3c>
 8009b14:	686c      	ldr	r4, [r5, #4]
 8009b16:	89a3      	ldrh	r3, [r4, #12]
 8009b18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b1c:	0719      	lsls	r1, r3, #28
 8009b1e:	d42c      	bmi.n	8009b7a <__swsetup_r+0x82>
 8009b20:	06dd      	lsls	r5, r3, #27
 8009b22:	d411      	bmi.n	8009b48 <__swsetup_r+0x50>
 8009b24:	2309      	movs	r3, #9
 8009b26:	6033      	str	r3, [r6, #0]
 8009b28:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009b2c:	81a3      	strh	r3, [r4, #12]
 8009b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8009b32:	e03e      	b.n	8009bb2 <__swsetup_r+0xba>
 8009b34:	4b25      	ldr	r3, [pc, #148]	; (8009bcc <__swsetup_r+0xd4>)
 8009b36:	429c      	cmp	r4, r3
 8009b38:	d101      	bne.n	8009b3e <__swsetup_r+0x46>
 8009b3a:	68ac      	ldr	r4, [r5, #8]
 8009b3c:	e7eb      	b.n	8009b16 <__swsetup_r+0x1e>
 8009b3e:	4b24      	ldr	r3, [pc, #144]	; (8009bd0 <__swsetup_r+0xd8>)
 8009b40:	429c      	cmp	r4, r3
 8009b42:	bf08      	it	eq
 8009b44:	68ec      	ldreq	r4, [r5, #12]
 8009b46:	e7e6      	b.n	8009b16 <__swsetup_r+0x1e>
 8009b48:	0758      	lsls	r0, r3, #29
 8009b4a:	d512      	bpl.n	8009b72 <__swsetup_r+0x7a>
 8009b4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b4e:	b141      	cbz	r1, 8009b62 <__swsetup_r+0x6a>
 8009b50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b54:	4299      	cmp	r1, r3
 8009b56:	d002      	beq.n	8009b5e <__swsetup_r+0x66>
 8009b58:	4630      	mov	r0, r6
 8009b5a:	f7ff fb7f 	bl	800925c <_free_r>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	6363      	str	r3, [r4, #52]	; 0x34
 8009b62:	89a3      	ldrh	r3, [r4, #12]
 8009b64:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009b68:	81a3      	strh	r3, [r4, #12]
 8009b6a:	2300      	movs	r3, #0
 8009b6c:	6063      	str	r3, [r4, #4]
 8009b6e:	6923      	ldr	r3, [r4, #16]
 8009b70:	6023      	str	r3, [r4, #0]
 8009b72:	89a3      	ldrh	r3, [r4, #12]
 8009b74:	f043 0308 	orr.w	r3, r3, #8
 8009b78:	81a3      	strh	r3, [r4, #12]
 8009b7a:	6923      	ldr	r3, [r4, #16]
 8009b7c:	b94b      	cbnz	r3, 8009b92 <__swsetup_r+0x9a>
 8009b7e:	89a3      	ldrh	r3, [r4, #12]
 8009b80:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009b84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009b88:	d003      	beq.n	8009b92 <__swsetup_r+0x9a>
 8009b8a:	4621      	mov	r1, r4
 8009b8c:	4630      	mov	r0, r6
 8009b8e:	f000 f95b 	bl	8009e48 <__smakebuf_r>
 8009b92:	89a0      	ldrh	r0, [r4, #12]
 8009b94:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009b98:	f010 0301 	ands.w	r3, r0, #1
 8009b9c:	d00a      	beq.n	8009bb4 <__swsetup_r+0xbc>
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	60a3      	str	r3, [r4, #8]
 8009ba2:	6963      	ldr	r3, [r4, #20]
 8009ba4:	425b      	negs	r3, r3
 8009ba6:	61a3      	str	r3, [r4, #24]
 8009ba8:	6923      	ldr	r3, [r4, #16]
 8009baa:	b943      	cbnz	r3, 8009bbe <__swsetup_r+0xc6>
 8009bac:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009bb0:	d1ba      	bne.n	8009b28 <__swsetup_r+0x30>
 8009bb2:	bd70      	pop	{r4, r5, r6, pc}
 8009bb4:	0781      	lsls	r1, r0, #30
 8009bb6:	bf58      	it	pl
 8009bb8:	6963      	ldrpl	r3, [r4, #20]
 8009bba:	60a3      	str	r3, [r4, #8]
 8009bbc:	e7f4      	b.n	8009ba8 <__swsetup_r+0xb0>
 8009bbe:	2000      	movs	r0, #0
 8009bc0:	e7f7      	b.n	8009bb2 <__swsetup_r+0xba>
 8009bc2:	bf00      	nop
 8009bc4:	20000450 	.word	0x20000450
 8009bc8:	0800d154 	.word	0x0800d154
 8009bcc:	0800d174 	.word	0x0800d174
 8009bd0:	0800d134 	.word	0x0800d134

08009bd4 <__assert_func>:
 8009bd4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009bd6:	4614      	mov	r4, r2
 8009bd8:	461a      	mov	r2, r3
 8009bda:	4b09      	ldr	r3, [pc, #36]	; (8009c00 <__assert_func+0x2c>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4605      	mov	r5, r0
 8009be0:	68d8      	ldr	r0, [r3, #12]
 8009be2:	b14c      	cbz	r4, 8009bf8 <__assert_func+0x24>
 8009be4:	4b07      	ldr	r3, [pc, #28]	; (8009c04 <__assert_func+0x30>)
 8009be6:	9100      	str	r1, [sp, #0]
 8009be8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009bec:	4906      	ldr	r1, [pc, #24]	; (8009c08 <__assert_func+0x34>)
 8009bee:	462b      	mov	r3, r5
 8009bf0:	f000 f8e0 	bl	8009db4 <fiprintf>
 8009bf4:	f000 f9d5 	bl	8009fa2 <abort>
 8009bf8:	4b04      	ldr	r3, [pc, #16]	; (8009c0c <__assert_func+0x38>)
 8009bfa:	461c      	mov	r4, r3
 8009bfc:	e7f3      	b.n	8009be6 <__assert_func+0x12>
 8009bfe:	bf00      	nop
 8009c00:	20000450 	.word	0x20000450
 8009c04:	0800d2fd 	.word	0x0800d2fd
 8009c08:	0800d30a 	.word	0x0800d30a
 8009c0c:	0800d338 	.word	0x0800d338

08009c10 <_close_r>:
 8009c10:	b538      	push	{r3, r4, r5, lr}
 8009c12:	4d06      	ldr	r5, [pc, #24]	; (8009c2c <_close_r+0x1c>)
 8009c14:	2300      	movs	r3, #0
 8009c16:	4604      	mov	r4, r0
 8009c18:	4608      	mov	r0, r1
 8009c1a:	602b      	str	r3, [r5, #0]
 8009c1c:	f7f8 f905 	bl	8001e2a <_close>
 8009c20:	1c43      	adds	r3, r0, #1
 8009c22:	d102      	bne.n	8009c2a <_close_r+0x1a>
 8009c24:	682b      	ldr	r3, [r5, #0]
 8009c26:	b103      	cbz	r3, 8009c2a <_close_r+0x1a>
 8009c28:	6023      	str	r3, [r4, #0]
 8009c2a:	bd38      	pop	{r3, r4, r5, pc}
 8009c2c:	20000fb0 	.word	0x20000fb0

08009c30 <__sflush_r>:
 8009c30:	898a      	ldrh	r2, [r1, #12]
 8009c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c36:	4605      	mov	r5, r0
 8009c38:	0710      	lsls	r0, r2, #28
 8009c3a:	460c      	mov	r4, r1
 8009c3c:	d458      	bmi.n	8009cf0 <__sflush_r+0xc0>
 8009c3e:	684b      	ldr	r3, [r1, #4]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	dc05      	bgt.n	8009c50 <__sflush_r+0x20>
 8009c44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	dc02      	bgt.n	8009c50 <__sflush_r+0x20>
 8009c4a:	2000      	movs	r0, #0
 8009c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c52:	2e00      	cmp	r6, #0
 8009c54:	d0f9      	beq.n	8009c4a <__sflush_r+0x1a>
 8009c56:	2300      	movs	r3, #0
 8009c58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009c5c:	682f      	ldr	r7, [r5, #0]
 8009c5e:	602b      	str	r3, [r5, #0]
 8009c60:	d032      	beq.n	8009cc8 <__sflush_r+0x98>
 8009c62:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009c64:	89a3      	ldrh	r3, [r4, #12]
 8009c66:	075a      	lsls	r2, r3, #29
 8009c68:	d505      	bpl.n	8009c76 <__sflush_r+0x46>
 8009c6a:	6863      	ldr	r3, [r4, #4]
 8009c6c:	1ac0      	subs	r0, r0, r3
 8009c6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009c70:	b10b      	cbz	r3, 8009c76 <__sflush_r+0x46>
 8009c72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c74:	1ac0      	subs	r0, r0, r3
 8009c76:	2300      	movs	r3, #0
 8009c78:	4602      	mov	r2, r0
 8009c7a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009c7c:	6a21      	ldr	r1, [r4, #32]
 8009c7e:	4628      	mov	r0, r5
 8009c80:	47b0      	blx	r6
 8009c82:	1c43      	adds	r3, r0, #1
 8009c84:	89a3      	ldrh	r3, [r4, #12]
 8009c86:	d106      	bne.n	8009c96 <__sflush_r+0x66>
 8009c88:	6829      	ldr	r1, [r5, #0]
 8009c8a:	291d      	cmp	r1, #29
 8009c8c:	d82c      	bhi.n	8009ce8 <__sflush_r+0xb8>
 8009c8e:	4a2a      	ldr	r2, [pc, #168]	; (8009d38 <__sflush_r+0x108>)
 8009c90:	40ca      	lsrs	r2, r1
 8009c92:	07d6      	lsls	r6, r2, #31
 8009c94:	d528      	bpl.n	8009ce8 <__sflush_r+0xb8>
 8009c96:	2200      	movs	r2, #0
 8009c98:	6062      	str	r2, [r4, #4]
 8009c9a:	04d9      	lsls	r1, r3, #19
 8009c9c:	6922      	ldr	r2, [r4, #16]
 8009c9e:	6022      	str	r2, [r4, #0]
 8009ca0:	d504      	bpl.n	8009cac <__sflush_r+0x7c>
 8009ca2:	1c42      	adds	r2, r0, #1
 8009ca4:	d101      	bne.n	8009caa <__sflush_r+0x7a>
 8009ca6:	682b      	ldr	r3, [r5, #0]
 8009ca8:	b903      	cbnz	r3, 8009cac <__sflush_r+0x7c>
 8009caa:	6560      	str	r0, [r4, #84]	; 0x54
 8009cac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009cae:	602f      	str	r7, [r5, #0]
 8009cb0:	2900      	cmp	r1, #0
 8009cb2:	d0ca      	beq.n	8009c4a <__sflush_r+0x1a>
 8009cb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009cb8:	4299      	cmp	r1, r3
 8009cba:	d002      	beq.n	8009cc2 <__sflush_r+0x92>
 8009cbc:	4628      	mov	r0, r5
 8009cbe:	f7ff facd 	bl	800925c <_free_r>
 8009cc2:	2000      	movs	r0, #0
 8009cc4:	6360      	str	r0, [r4, #52]	; 0x34
 8009cc6:	e7c1      	b.n	8009c4c <__sflush_r+0x1c>
 8009cc8:	6a21      	ldr	r1, [r4, #32]
 8009cca:	2301      	movs	r3, #1
 8009ccc:	4628      	mov	r0, r5
 8009cce:	47b0      	blx	r6
 8009cd0:	1c41      	adds	r1, r0, #1
 8009cd2:	d1c7      	bne.n	8009c64 <__sflush_r+0x34>
 8009cd4:	682b      	ldr	r3, [r5, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d0c4      	beq.n	8009c64 <__sflush_r+0x34>
 8009cda:	2b1d      	cmp	r3, #29
 8009cdc:	d001      	beq.n	8009ce2 <__sflush_r+0xb2>
 8009cde:	2b16      	cmp	r3, #22
 8009ce0:	d101      	bne.n	8009ce6 <__sflush_r+0xb6>
 8009ce2:	602f      	str	r7, [r5, #0]
 8009ce4:	e7b1      	b.n	8009c4a <__sflush_r+0x1a>
 8009ce6:	89a3      	ldrh	r3, [r4, #12]
 8009ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009cec:	81a3      	strh	r3, [r4, #12]
 8009cee:	e7ad      	b.n	8009c4c <__sflush_r+0x1c>
 8009cf0:	690f      	ldr	r7, [r1, #16]
 8009cf2:	2f00      	cmp	r7, #0
 8009cf4:	d0a9      	beq.n	8009c4a <__sflush_r+0x1a>
 8009cf6:	0793      	lsls	r3, r2, #30
 8009cf8:	680e      	ldr	r6, [r1, #0]
 8009cfa:	bf08      	it	eq
 8009cfc:	694b      	ldreq	r3, [r1, #20]
 8009cfe:	600f      	str	r7, [r1, #0]
 8009d00:	bf18      	it	ne
 8009d02:	2300      	movne	r3, #0
 8009d04:	eba6 0807 	sub.w	r8, r6, r7
 8009d08:	608b      	str	r3, [r1, #8]
 8009d0a:	f1b8 0f00 	cmp.w	r8, #0
 8009d0e:	dd9c      	ble.n	8009c4a <__sflush_r+0x1a>
 8009d10:	6a21      	ldr	r1, [r4, #32]
 8009d12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009d14:	4643      	mov	r3, r8
 8009d16:	463a      	mov	r2, r7
 8009d18:	4628      	mov	r0, r5
 8009d1a:	47b0      	blx	r6
 8009d1c:	2800      	cmp	r0, #0
 8009d1e:	dc06      	bgt.n	8009d2e <__sflush_r+0xfe>
 8009d20:	89a3      	ldrh	r3, [r4, #12]
 8009d22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d26:	81a3      	strh	r3, [r4, #12]
 8009d28:	f04f 30ff 	mov.w	r0, #4294967295
 8009d2c:	e78e      	b.n	8009c4c <__sflush_r+0x1c>
 8009d2e:	4407      	add	r7, r0
 8009d30:	eba8 0800 	sub.w	r8, r8, r0
 8009d34:	e7e9      	b.n	8009d0a <__sflush_r+0xda>
 8009d36:	bf00      	nop
 8009d38:	20400001 	.word	0x20400001

08009d3c <_fflush_r>:
 8009d3c:	b538      	push	{r3, r4, r5, lr}
 8009d3e:	690b      	ldr	r3, [r1, #16]
 8009d40:	4605      	mov	r5, r0
 8009d42:	460c      	mov	r4, r1
 8009d44:	b913      	cbnz	r3, 8009d4c <_fflush_r+0x10>
 8009d46:	2500      	movs	r5, #0
 8009d48:	4628      	mov	r0, r5
 8009d4a:	bd38      	pop	{r3, r4, r5, pc}
 8009d4c:	b118      	cbz	r0, 8009d56 <_fflush_r+0x1a>
 8009d4e:	6983      	ldr	r3, [r0, #24]
 8009d50:	b90b      	cbnz	r3, 8009d56 <_fflush_r+0x1a>
 8009d52:	f7fe fe3b 	bl	80089cc <__sinit>
 8009d56:	4b14      	ldr	r3, [pc, #80]	; (8009da8 <_fflush_r+0x6c>)
 8009d58:	429c      	cmp	r4, r3
 8009d5a:	d11b      	bne.n	8009d94 <_fflush_r+0x58>
 8009d5c:	686c      	ldr	r4, [r5, #4]
 8009d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d0ef      	beq.n	8009d46 <_fflush_r+0xa>
 8009d66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009d68:	07d0      	lsls	r0, r2, #31
 8009d6a:	d404      	bmi.n	8009d76 <_fflush_r+0x3a>
 8009d6c:	0599      	lsls	r1, r3, #22
 8009d6e:	d402      	bmi.n	8009d76 <_fflush_r+0x3a>
 8009d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d72:	f7fe fece 	bl	8008b12 <__retarget_lock_acquire_recursive>
 8009d76:	4628      	mov	r0, r5
 8009d78:	4621      	mov	r1, r4
 8009d7a:	f7ff ff59 	bl	8009c30 <__sflush_r>
 8009d7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009d80:	07da      	lsls	r2, r3, #31
 8009d82:	4605      	mov	r5, r0
 8009d84:	d4e0      	bmi.n	8009d48 <_fflush_r+0xc>
 8009d86:	89a3      	ldrh	r3, [r4, #12]
 8009d88:	059b      	lsls	r3, r3, #22
 8009d8a:	d4dd      	bmi.n	8009d48 <_fflush_r+0xc>
 8009d8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009d8e:	f7fe fec1 	bl	8008b14 <__retarget_lock_release_recursive>
 8009d92:	e7d9      	b.n	8009d48 <_fflush_r+0xc>
 8009d94:	4b05      	ldr	r3, [pc, #20]	; (8009dac <_fflush_r+0x70>)
 8009d96:	429c      	cmp	r4, r3
 8009d98:	d101      	bne.n	8009d9e <_fflush_r+0x62>
 8009d9a:	68ac      	ldr	r4, [r5, #8]
 8009d9c:	e7df      	b.n	8009d5e <_fflush_r+0x22>
 8009d9e:	4b04      	ldr	r3, [pc, #16]	; (8009db0 <_fflush_r+0x74>)
 8009da0:	429c      	cmp	r4, r3
 8009da2:	bf08      	it	eq
 8009da4:	68ec      	ldreq	r4, [r5, #12]
 8009da6:	e7da      	b.n	8009d5e <_fflush_r+0x22>
 8009da8:	0800d154 	.word	0x0800d154
 8009dac:	0800d174 	.word	0x0800d174
 8009db0:	0800d134 	.word	0x0800d134

08009db4 <fiprintf>:
 8009db4:	b40e      	push	{r1, r2, r3}
 8009db6:	b503      	push	{r0, r1, lr}
 8009db8:	4601      	mov	r1, r0
 8009dba:	ab03      	add	r3, sp, #12
 8009dbc:	4805      	ldr	r0, [pc, #20]	; (8009dd4 <fiprintf+0x20>)
 8009dbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dc2:	6800      	ldr	r0, [r0, #0]
 8009dc4:	9301      	str	r3, [sp, #4]
 8009dc6:	f7ff fcaf 	bl	8009728 <_vfiprintf_r>
 8009dca:	b002      	add	sp, #8
 8009dcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009dd0:	b003      	add	sp, #12
 8009dd2:	4770      	bx	lr
 8009dd4:	20000450 	.word	0x20000450

08009dd8 <_lseek_r>:
 8009dd8:	b538      	push	{r3, r4, r5, lr}
 8009dda:	4d07      	ldr	r5, [pc, #28]	; (8009df8 <_lseek_r+0x20>)
 8009ddc:	4604      	mov	r4, r0
 8009dde:	4608      	mov	r0, r1
 8009de0:	4611      	mov	r1, r2
 8009de2:	2200      	movs	r2, #0
 8009de4:	602a      	str	r2, [r5, #0]
 8009de6:	461a      	mov	r2, r3
 8009de8:	f7f8 f846 	bl	8001e78 <_lseek>
 8009dec:	1c43      	adds	r3, r0, #1
 8009dee:	d102      	bne.n	8009df6 <_lseek_r+0x1e>
 8009df0:	682b      	ldr	r3, [r5, #0]
 8009df2:	b103      	cbz	r3, 8009df6 <_lseek_r+0x1e>
 8009df4:	6023      	str	r3, [r4, #0]
 8009df6:	bd38      	pop	{r3, r4, r5, pc}
 8009df8:	20000fb0 	.word	0x20000fb0

08009dfc <__swhatbuf_r>:
 8009dfc:	b570      	push	{r4, r5, r6, lr}
 8009dfe:	460e      	mov	r6, r1
 8009e00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e04:	2900      	cmp	r1, #0
 8009e06:	b096      	sub	sp, #88	; 0x58
 8009e08:	4614      	mov	r4, r2
 8009e0a:	461d      	mov	r5, r3
 8009e0c:	da08      	bge.n	8009e20 <__swhatbuf_r+0x24>
 8009e0e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009e12:	2200      	movs	r2, #0
 8009e14:	602a      	str	r2, [r5, #0]
 8009e16:	061a      	lsls	r2, r3, #24
 8009e18:	d410      	bmi.n	8009e3c <__swhatbuf_r+0x40>
 8009e1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e1e:	e00e      	b.n	8009e3e <__swhatbuf_r+0x42>
 8009e20:	466a      	mov	r2, sp
 8009e22:	f000 f8c5 	bl	8009fb0 <_fstat_r>
 8009e26:	2800      	cmp	r0, #0
 8009e28:	dbf1      	blt.n	8009e0e <__swhatbuf_r+0x12>
 8009e2a:	9a01      	ldr	r2, [sp, #4]
 8009e2c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009e30:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009e34:	425a      	negs	r2, r3
 8009e36:	415a      	adcs	r2, r3
 8009e38:	602a      	str	r2, [r5, #0]
 8009e3a:	e7ee      	b.n	8009e1a <__swhatbuf_r+0x1e>
 8009e3c:	2340      	movs	r3, #64	; 0x40
 8009e3e:	2000      	movs	r0, #0
 8009e40:	6023      	str	r3, [r4, #0]
 8009e42:	b016      	add	sp, #88	; 0x58
 8009e44:	bd70      	pop	{r4, r5, r6, pc}
	...

08009e48 <__smakebuf_r>:
 8009e48:	898b      	ldrh	r3, [r1, #12]
 8009e4a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e4c:	079d      	lsls	r5, r3, #30
 8009e4e:	4606      	mov	r6, r0
 8009e50:	460c      	mov	r4, r1
 8009e52:	d507      	bpl.n	8009e64 <__smakebuf_r+0x1c>
 8009e54:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009e58:	6023      	str	r3, [r4, #0]
 8009e5a:	6123      	str	r3, [r4, #16]
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	6163      	str	r3, [r4, #20]
 8009e60:	b002      	add	sp, #8
 8009e62:	bd70      	pop	{r4, r5, r6, pc}
 8009e64:	ab01      	add	r3, sp, #4
 8009e66:	466a      	mov	r2, sp
 8009e68:	f7ff ffc8 	bl	8009dfc <__swhatbuf_r>
 8009e6c:	9900      	ldr	r1, [sp, #0]
 8009e6e:	4605      	mov	r5, r0
 8009e70:	4630      	mov	r0, r6
 8009e72:	f7ff fa5f 	bl	8009334 <_malloc_r>
 8009e76:	b948      	cbnz	r0, 8009e8c <__smakebuf_r+0x44>
 8009e78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7c:	059a      	lsls	r2, r3, #22
 8009e7e:	d4ef      	bmi.n	8009e60 <__smakebuf_r+0x18>
 8009e80:	f023 0303 	bic.w	r3, r3, #3
 8009e84:	f043 0302 	orr.w	r3, r3, #2
 8009e88:	81a3      	strh	r3, [r4, #12]
 8009e8a:	e7e3      	b.n	8009e54 <__smakebuf_r+0xc>
 8009e8c:	4b0d      	ldr	r3, [pc, #52]	; (8009ec4 <__smakebuf_r+0x7c>)
 8009e8e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009e90:	89a3      	ldrh	r3, [r4, #12]
 8009e92:	6020      	str	r0, [r4, #0]
 8009e94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e98:	81a3      	strh	r3, [r4, #12]
 8009e9a:	9b00      	ldr	r3, [sp, #0]
 8009e9c:	6163      	str	r3, [r4, #20]
 8009e9e:	9b01      	ldr	r3, [sp, #4]
 8009ea0:	6120      	str	r0, [r4, #16]
 8009ea2:	b15b      	cbz	r3, 8009ebc <__smakebuf_r+0x74>
 8009ea4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ea8:	4630      	mov	r0, r6
 8009eaa:	f000 f893 	bl	8009fd4 <_isatty_r>
 8009eae:	b128      	cbz	r0, 8009ebc <__smakebuf_r+0x74>
 8009eb0:	89a3      	ldrh	r3, [r4, #12]
 8009eb2:	f023 0303 	bic.w	r3, r3, #3
 8009eb6:	f043 0301 	orr.w	r3, r3, #1
 8009eba:	81a3      	strh	r3, [r4, #12]
 8009ebc:	89a0      	ldrh	r0, [r4, #12]
 8009ebe:	4305      	orrs	r5, r0
 8009ec0:	81a5      	strh	r5, [r4, #12]
 8009ec2:	e7cd      	b.n	8009e60 <__smakebuf_r+0x18>
 8009ec4:	08008965 	.word	0x08008965

08009ec8 <__ascii_mbtowc>:
 8009ec8:	b082      	sub	sp, #8
 8009eca:	b901      	cbnz	r1, 8009ece <__ascii_mbtowc+0x6>
 8009ecc:	a901      	add	r1, sp, #4
 8009ece:	b142      	cbz	r2, 8009ee2 <__ascii_mbtowc+0x1a>
 8009ed0:	b14b      	cbz	r3, 8009ee6 <__ascii_mbtowc+0x1e>
 8009ed2:	7813      	ldrb	r3, [r2, #0]
 8009ed4:	600b      	str	r3, [r1, #0]
 8009ed6:	7812      	ldrb	r2, [r2, #0]
 8009ed8:	1e10      	subs	r0, r2, #0
 8009eda:	bf18      	it	ne
 8009edc:	2001      	movne	r0, #1
 8009ede:	b002      	add	sp, #8
 8009ee0:	4770      	bx	lr
 8009ee2:	4610      	mov	r0, r2
 8009ee4:	e7fb      	b.n	8009ede <__ascii_mbtowc+0x16>
 8009ee6:	f06f 0001 	mvn.w	r0, #1
 8009eea:	e7f8      	b.n	8009ede <__ascii_mbtowc+0x16>

08009eec <__malloc_lock>:
 8009eec:	4801      	ldr	r0, [pc, #4]	; (8009ef4 <__malloc_lock+0x8>)
 8009eee:	f7fe be10 	b.w	8008b12 <__retarget_lock_acquire_recursive>
 8009ef2:	bf00      	nop
 8009ef4:	20000fa2 	.word	0x20000fa2

08009ef8 <__malloc_unlock>:
 8009ef8:	4801      	ldr	r0, [pc, #4]	; (8009f00 <__malloc_unlock+0x8>)
 8009efa:	f7fe be0b 	b.w	8008b14 <__retarget_lock_release_recursive>
 8009efe:	bf00      	nop
 8009f00:	20000fa2 	.word	0x20000fa2

08009f04 <_realloc_r>:
 8009f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f08:	4680      	mov	r8, r0
 8009f0a:	4614      	mov	r4, r2
 8009f0c:	460e      	mov	r6, r1
 8009f0e:	b921      	cbnz	r1, 8009f1a <_realloc_r+0x16>
 8009f10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f14:	4611      	mov	r1, r2
 8009f16:	f7ff ba0d 	b.w	8009334 <_malloc_r>
 8009f1a:	b92a      	cbnz	r2, 8009f28 <_realloc_r+0x24>
 8009f1c:	f7ff f99e 	bl	800925c <_free_r>
 8009f20:	4625      	mov	r5, r4
 8009f22:	4628      	mov	r0, r5
 8009f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f28:	f000 f864 	bl	8009ff4 <_malloc_usable_size_r>
 8009f2c:	4284      	cmp	r4, r0
 8009f2e:	4607      	mov	r7, r0
 8009f30:	d802      	bhi.n	8009f38 <_realloc_r+0x34>
 8009f32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f36:	d812      	bhi.n	8009f5e <_realloc_r+0x5a>
 8009f38:	4621      	mov	r1, r4
 8009f3a:	4640      	mov	r0, r8
 8009f3c:	f7ff f9fa 	bl	8009334 <_malloc_r>
 8009f40:	4605      	mov	r5, r0
 8009f42:	2800      	cmp	r0, #0
 8009f44:	d0ed      	beq.n	8009f22 <_realloc_r+0x1e>
 8009f46:	42bc      	cmp	r4, r7
 8009f48:	4622      	mov	r2, r4
 8009f4a:	4631      	mov	r1, r6
 8009f4c:	bf28      	it	cs
 8009f4e:	463a      	movcs	r2, r7
 8009f50:	f7fd f996 	bl	8007280 <memcpy>
 8009f54:	4631      	mov	r1, r6
 8009f56:	4640      	mov	r0, r8
 8009f58:	f7ff f980 	bl	800925c <_free_r>
 8009f5c:	e7e1      	b.n	8009f22 <_realloc_r+0x1e>
 8009f5e:	4635      	mov	r5, r6
 8009f60:	e7df      	b.n	8009f22 <_realloc_r+0x1e>
	...

08009f64 <_read_r>:
 8009f64:	b538      	push	{r3, r4, r5, lr}
 8009f66:	4d07      	ldr	r5, [pc, #28]	; (8009f84 <_read_r+0x20>)
 8009f68:	4604      	mov	r4, r0
 8009f6a:	4608      	mov	r0, r1
 8009f6c:	4611      	mov	r1, r2
 8009f6e:	2200      	movs	r2, #0
 8009f70:	602a      	str	r2, [r5, #0]
 8009f72:	461a      	mov	r2, r3
 8009f74:	f7f7 ff20 	bl	8001db8 <_read>
 8009f78:	1c43      	adds	r3, r0, #1
 8009f7a:	d102      	bne.n	8009f82 <_read_r+0x1e>
 8009f7c:	682b      	ldr	r3, [r5, #0]
 8009f7e:	b103      	cbz	r3, 8009f82 <_read_r+0x1e>
 8009f80:	6023      	str	r3, [r4, #0]
 8009f82:	bd38      	pop	{r3, r4, r5, pc}
 8009f84:	20000fb0 	.word	0x20000fb0

08009f88 <__ascii_wctomb>:
 8009f88:	b149      	cbz	r1, 8009f9e <__ascii_wctomb+0x16>
 8009f8a:	2aff      	cmp	r2, #255	; 0xff
 8009f8c:	bf85      	ittet	hi
 8009f8e:	238a      	movhi	r3, #138	; 0x8a
 8009f90:	6003      	strhi	r3, [r0, #0]
 8009f92:	700a      	strbls	r2, [r1, #0]
 8009f94:	f04f 30ff 	movhi.w	r0, #4294967295
 8009f98:	bf98      	it	ls
 8009f9a:	2001      	movls	r0, #1
 8009f9c:	4770      	bx	lr
 8009f9e:	4608      	mov	r0, r1
 8009fa0:	4770      	bx	lr

08009fa2 <abort>:
 8009fa2:	b508      	push	{r3, lr}
 8009fa4:	2006      	movs	r0, #6
 8009fa6:	f000 f855 	bl	800a054 <raise>
 8009faa:	2001      	movs	r0, #1
 8009fac:	f7f7 fefa 	bl	8001da4 <_exit>

08009fb0 <_fstat_r>:
 8009fb0:	b538      	push	{r3, r4, r5, lr}
 8009fb2:	4d07      	ldr	r5, [pc, #28]	; (8009fd0 <_fstat_r+0x20>)
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	4604      	mov	r4, r0
 8009fb8:	4608      	mov	r0, r1
 8009fba:	4611      	mov	r1, r2
 8009fbc:	602b      	str	r3, [r5, #0]
 8009fbe:	f7f7 ff40 	bl	8001e42 <_fstat>
 8009fc2:	1c43      	adds	r3, r0, #1
 8009fc4:	d102      	bne.n	8009fcc <_fstat_r+0x1c>
 8009fc6:	682b      	ldr	r3, [r5, #0]
 8009fc8:	b103      	cbz	r3, 8009fcc <_fstat_r+0x1c>
 8009fca:	6023      	str	r3, [r4, #0]
 8009fcc:	bd38      	pop	{r3, r4, r5, pc}
 8009fce:	bf00      	nop
 8009fd0:	20000fb0 	.word	0x20000fb0

08009fd4 <_isatty_r>:
 8009fd4:	b538      	push	{r3, r4, r5, lr}
 8009fd6:	4d06      	ldr	r5, [pc, #24]	; (8009ff0 <_isatty_r+0x1c>)
 8009fd8:	2300      	movs	r3, #0
 8009fda:	4604      	mov	r4, r0
 8009fdc:	4608      	mov	r0, r1
 8009fde:	602b      	str	r3, [r5, #0]
 8009fe0:	f7f7 ff3f 	bl	8001e62 <_isatty>
 8009fe4:	1c43      	adds	r3, r0, #1
 8009fe6:	d102      	bne.n	8009fee <_isatty_r+0x1a>
 8009fe8:	682b      	ldr	r3, [r5, #0]
 8009fea:	b103      	cbz	r3, 8009fee <_isatty_r+0x1a>
 8009fec:	6023      	str	r3, [r4, #0]
 8009fee:	bd38      	pop	{r3, r4, r5, pc}
 8009ff0:	20000fb0 	.word	0x20000fb0

08009ff4 <_malloc_usable_size_r>:
 8009ff4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ff8:	1f18      	subs	r0, r3, #4
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	bfbc      	itt	lt
 8009ffe:	580b      	ldrlt	r3, [r1, r0]
 800a000:	18c0      	addlt	r0, r0, r3
 800a002:	4770      	bx	lr

0800a004 <_raise_r>:
 800a004:	291f      	cmp	r1, #31
 800a006:	b538      	push	{r3, r4, r5, lr}
 800a008:	4604      	mov	r4, r0
 800a00a:	460d      	mov	r5, r1
 800a00c:	d904      	bls.n	800a018 <_raise_r+0x14>
 800a00e:	2316      	movs	r3, #22
 800a010:	6003      	str	r3, [r0, #0]
 800a012:	f04f 30ff 	mov.w	r0, #4294967295
 800a016:	bd38      	pop	{r3, r4, r5, pc}
 800a018:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a01a:	b112      	cbz	r2, 800a022 <_raise_r+0x1e>
 800a01c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a020:	b94b      	cbnz	r3, 800a036 <_raise_r+0x32>
 800a022:	4620      	mov	r0, r4
 800a024:	f000 f830 	bl	800a088 <_getpid_r>
 800a028:	462a      	mov	r2, r5
 800a02a:	4601      	mov	r1, r0
 800a02c:	4620      	mov	r0, r4
 800a02e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a032:	f000 b817 	b.w	800a064 <_kill_r>
 800a036:	2b01      	cmp	r3, #1
 800a038:	d00a      	beq.n	800a050 <_raise_r+0x4c>
 800a03a:	1c59      	adds	r1, r3, #1
 800a03c:	d103      	bne.n	800a046 <_raise_r+0x42>
 800a03e:	2316      	movs	r3, #22
 800a040:	6003      	str	r3, [r0, #0]
 800a042:	2001      	movs	r0, #1
 800a044:	e7e7      	b.n	800a016 <_raise_r+0x12>
 800a046:	2400      	movs	r4, #0
 800a048:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a04c:	4628      	mov	r0, r5
 800a04e:	4798      	blx	r3
 800a050:	2000      	movs	r0, #0
 800a052:	e7e0      	b.n	800a016 <_raise_r+0x12>

0800a054 <raise>:
 800a054:	4b02      	ldr	r3, [pc, #8]	; (800a060 <raise+0xc>)
 800a056:	4601      	mov	r1, r0
 800a058:	6818      	ldr	r0, [r3, #0]
 800a05a:	f7ff bfd3 	b.w	800a004 <_raise_r>
 800a05e:	bf00      	nop
 800a060:	20000450 	.word	0x20000450

0800a064 <_kill_r>:
 800a064:	b538      	push	{r3, r4, r5, lr}
 800a066:	4d07      	ldr	r5, [pc, #28]	; (800a084 <_kill_r+0x20>)
 800a068:	2300      	movs	r3, #0
 800a06a:	4604      	mov	r4, r0
 800a06c:	4608      	mov	r0, r1
 800a06e:	4611      	mov	r1, r2
 800a070:	602b      	str	r3, [r5, #0]
 800a072:	f7f7 fe87 	bl	8001d84 <_kill>
 800a076:	1c43      	adds	r3, r0, #1
 800a078:	d102      	bne.n	800a080 <_kill_r+0x1c>
 800a07a:	682b      	ldr	r3, [r5, #0]
 800a07c:	b103      	cbz	r3, 800a080 <_kill_r+0x1c>
 800a07e:	6023      	str	r3, [r4, #0]
 800a080:	bd38      	pop	{r3, r4, r5, pc}
 800a082:	bf00      	nop
 800a084:	20000fb0 	.word	0x20000fb0

0800a088 <_getpid_r>:
 800a088:	f7f7 be74 	b.w	8001d74 <_getpid>
 800a08c:	0000      	movs	r0, r0
	...

0800a090 <floor>:
 800a090:	ec51 0b10 	vmov	r0, r1, d0
 800a094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a098:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800a09c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800a0a0:	2e13      	cmp	r6, #19
 800a0a2:	ee10 5a10 	vmov	r5, s0
 800a0a6:	ee10 8a10 	vmov	r8, s0
 800a0aa:	460c      	mov	r4, r1
 800a0ac:	dc32      	bgt.n	800a114 <floor+0x84>
 800a0ae:	2e00      	cmp	r6, #0
 800a0b0:	da14      	bge.n	800a0dc <floor+0x4c>
 800a0b2:	a333      	add	r3, pc, #204	; (adr r3, 800a180 <floor+0xf0>)
 800a0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b8:	f7f6 f8f0 	bl	800029c <__adddf3>
 800a0bc:	2200      	movs	r2, #0
 800a0be:	2300      	movs	r3, #0
 800a0c0:	f7f6 fd32 	bl	8000b28 <__aeabi_dcmpgt>
 800a0c4:	b138      	cbz	r0, 800a0d6 <floor+0x46>
 800a0c6:	2c00      	cmp	r4, #0
 800a0c8:	da57      	bge.n	800a17a <floor+0xea>
 800a0ca:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800a0ce:	431d      	orrs	r5, r3
 800a0d0:	d001      	beq.n	800a0d6 <floor+0x46>
 800a0d2:	4c2d      	ldr	r4, [pc, #180]	; (800a188 <floor+0xf8>)
 800a0d4:	2500      	movs	r5, #0
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	4628      	mov	r0, r5
 800a0da:	e025      	b.n	800a128 <floor+0x98>
 800a0dc:	4f2b      	ldr	r7, [pc, #172]	; (800a18c <floor+0xfc>)
 800a0de:	4137      	asrs	r7, r6
 800a0e0:	ea01 0307 	and.w	r3, r1, r7
 800a0e4:	4303      	orrs	r3, r0
 800a0e6:	d01f      	beq.n	800a128 <floor+0x98>
 800a0e8:	a325      	add	r3, pc, #148	; (adr r3, 800a180 <floor+0xf0>)
 800a0ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0ee:	f7f6 f8d5 	bl	800029c <__adddf3>
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	f7f6 fd17 	bl	8000b28 <__aeabi_dcmpgt>
 800a0fa:	2800      	cmp	r0, #0
 800a0fc:	d0eb      	beq.n	800a0d6 <floor+0x46>
 800a0fe:	2c00      	cmp	r4, #0
 800a100:	bfbe      	ittt	lt
 800a102:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800a106:	fa43 f606 	asrlt.w	r6, r3, r6
 800a10a:	19a4      	addlt	r4, r4, r6
 800a10c:	ea24 0407 	bic.w	r4, r4, r7
 800a110:	2500      	movs	r5, #0
 800a112:	e7e0      	b.n	800a0d6 <floor+0x46>
 800a114:	2e33      	cmp	r6, #51	; 0x33
 800a116:	dd0b      	ble.n	800a130 <floor+0xa0>
 800a118:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a11c:	d104      	bne.n	800a128 <floor+0x98>
 800a11e:	ee10 2a10 	vmov	r2, s0
 800a122:	460b      	mov	r3, r1
 800a124:	f7f6 f8ba 	bl	800029c <__adddf3>
 800a128:	ec41 0b10 	vmov	d0, r0, r1
 800a12c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a130:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800a134:	f04f 33ff 	mov.w	r3, #4294967295
 800a138:	fa23 f707 	lsr.w	r7, r3, r7
 800a13c:	4207      	tst	r7, r0
 800a13e:	d0f3      	beq.n	800a128 <floor+0x98>
 800a140:	a30f      	add	r3, pc, #60	; (adr r3, 800a180 <floor+0xf0>)
 800a142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a146:	f7f6 f8a9 	bl	800029c <__adddf3>
 800a14a:	2200      	movs	r2, #0
 800a14c:	2300      	movs	r3, #0
 800a14e:	f7f6 fceb 	bl	8000b28 <__aeabi_dcmpgt>
 800a152:	2800      	cmp	r0, #0
 800a154:	d0bf      	beq.n	800a0d6 <floor+0x46>
 800a156:	2c00      	cmp	r4, #0
 800a158:	da02      	bge.n	800a160 <floor+0xd0>
 800a15a:	2e14      	cmp	r6, #20
 800a15c:	d103      	bne.n	800a166 <floor+0xd6>
 800a15e:	3401      	adds	r4, #1
 800a160:	ea25 0507 	bic.w	r5, r5, r7
 800a164:	e7b7      	b.n	800a0d6 <floor+0x46>
 800a166:	2301      	movs	r3, #1
 800a168:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800a16c:	fa03 f606 	lsl.w	r6, r3, r6
 800a170:	4435      	add	r5, r6
 800a172:	4545      	cmp	r5, r8
 800a174:	bf38      	it	cc
 800a176:	18e4      	addcc	r4, r4, r3
 800a178:	e7f2      	b.n	800a160 <floor+0xd0>
 800a17a:	2500      	movs	r5, #0
 800a17c:	462c      	mov	r4, r5
 800a17e:	e7aa      	b.n	800a0d6 <floor+0x46>
 800a180:	8800759c 	.word	0x8800759c
 800a184:	7e37e43c 	.word	0x7e37e43c
 800a188:	bff00000 	.word	0xbff00000
 800a18c:	000fffff 	.word	0x000fffff

0800a190 <_init>:
 800a190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a192:	bf00      	nop
 800a194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a196:	bc08      	pop	{r3}
 800a198:	469e      	mov	lr, r3
 800a19a:	4770      	bx	lr

0800a19c <_fini>:
 800a19c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a19e:	bf00      	nop
 800a1a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a1a2:	bc08      	pop	{r3}
 800a1a4:	469e      	mov	lr, r3
 800a1a6:	4770      	bx	lr
