$date
  Tue Nov  9 11:22:07 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module r8bits_test $end
$var reg 8 ! r_int[7:0] $end
$var reg 8 " r_outt[7:0] $end
$var reg 1 # wrt $end
$var reg 1 $ rstt $end
$var reg 1 % clkt $end
$scope module r8 $end
$var reg 8 & r_in[7:0] $end
$var reg 1 ' wr $end
$var reg 1 ( rst $end
$var reg 1 ) clk $end
$var reg 8 * r_out[7:0] $end
$var reg 8 + d_out[7:0] $end
$var reg 8 , mux_out[7:0] $end
$scope module reg(0) $end
$scope module muxi $end
$var reg 1 - e0 $end
$var reg 1 . e1 $end
$var reg 1 / c $end
$var reg 1 0 s $end
$upscope $end
$scope module basc_di $end
$var reg 1 1 e $end
$var reg 1 2 clk $end
$var reg 1 3 rst $end
$var reg 1 4 set $end
$var reg 1 5 s $end
$upscope $end
$upscope $end
$scope module reg(1) $end
$scope module muxi $end
$var reg 1 6 e0 $end
$var reg 1 7 e1 $end
$var reg 1 8 c $end
$var reg 1 9 s $end
$upscope $end
$scope module basc_di $end
$var reg 1 : e $end
$var reg 1 ; clk $end
$var reg 1 < rst $end
$var reg 1 = set $end
$var reg 1 > s $end
$upscope $end
$upscope $end
$scope module reg(2) $end
$scope module muxi $end
$var reg 1 ? e0 $end
$var reg 1 @ e1 $end
$var reg 1 A c $end
$var reg 1 B s $end
$upscope $end
$scope module basc_di $end
$var reg 1 C e $end
$var reg 1 D clk $end
$var reg 1 E rst $end
$var reg 1 F set $end
$var reg 1 G s $end
$upscope $end
$upscope $end
$scope module reg(3) $end
$scope module muxi $end
$var reg 1 H e0 $end
$var reg 1 I e1 $end
$var reg 1 J c $end
$var reg 1 K s $end
$upscope $end
$scope module basc_di $end
$var reg 1 L e $end
$var reg 1 M clk $end
$var reg 1 N rst $end
$var reg 1 O set $end
$var reg 1 P s $end
$upscope $end
$upscope $end
$scope module reg(4) $end
$scope module muxi $end
$var reg 1 Q e0 $end
$var reg 1 R e1 $end
$var reg 1 S c $end
$var reg 1 T s $end
$upscope $end
$scope module basc_di $end
$var reg 1 U e $end
$var reg 1 V clk $end
$var reg 1 W rst $end
$var reg 1 X set $end
$var reg 1 Y s $end
$upscope $end
$upscope $end
$scope module reg(5) $end
$scope module muxi $end
$var reg 1 Z e0 $end
$var reg 1 [ e1 $end
$var reg 1 \ c $end
$var reg 1 ] s $end
$upscope $end
$scope module basc_di $end
$var reg 1 ^ e $end
$var reg 1 _ clk $end
$var reg 1 ` rst $end
$var reg 1 a set $end
$var reg 1 b s $end
$upscope $end
$upscope $end
$scope module reg(6) $end
$scope module muxi $end
$var reg 1 c e0 $end
$var reg 1 d e1 $end
$var reg 1 e c $end
$var reg 1 f s $end
$upscope $end
$scope module basc_di $end
$var reg 1 g e $end
$var reg 1 h clk $end
$var reg 1 i rst $end
$var reg 1 j set $end
$var reg 1 k s $end
$upscope $end
$upscope $end
$scope module reg(7) $end
$scope module muxi $end
$var reg 1 l e0 $end
$var reg 1 m e1 $end
$var reg 1 n c $end
$var reg 1 o s $end
$upscope $end
$scope module basc_di $end
$var reg 1 p e $end
$var reg 1 q clk $end
$var reg 1 r rst $end
$var reg 1 s set $end
$var reg 1 t s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b10101010 !
b00000000 "
0#
0$
0%
b10101010 &
0'
0(
0)
b00000000 *
bUUUUUUUU +
b10101010 ,
0-
U.
0/
00
01
02
03
14
05
16
U7
08
19
1:
0;
0<
1=
0>
0?
U@
0A
0B
0C
0D
0E
1F
0G
1H
UI
0J
1K
1L
0M
0N
1O
0P
0Q
UR
0S
0T
0U
0V
0W
1X
0Y
1Z
U[
0\
1]
1^
0_
0`
1a
0b
0c
Ud
0e
0f
0g
0h
0i
1j
0k
1l
Um
0n
1o
1p
0q
0r
1s
0t
#5000000
1$
1(
13
1<
1E
1N
1W
1`
1i
1r
#10000000
b10101010 "
1%
1)
b10101010 *
12
1;
1>
1D
1M
1P
1V
1_
1b
1h
1q
1t
#15000000
