2019,ASP-DAC,"Finding placement-relevant clusters with fast modularity-based clustering.",UFRGS,Mateus Fogaça; Andrew B. Kahng; Ricardo Reis; Lutong Wang,https://doi.org/10.1145/3287624.3287676,null,C,no_arxiv,0
2018,ACM TODAES,"Repair of FPGA-Based Real-Time Systems With Variable Slacks.",UFRGS,Leonardo Pereira Santos; Gabriel Luca Nazar; Luigi Carro,https://doi.org/10.1145/3144533,top,J,no_arxiv,0
2018,DAC,"Approximate on-the-fly coarse-grained reconfigurable acceleration for general-purpose applications.",UFRGS,Marcelo Brandalero; Luigi Carro; Antonio Carlos Schneider Beck; Muhammad Shafique 0001,https://doi.org/10.1145/3195970.3195993,top,C,no_arxiv,0
2018,DAC,"Employing classification-based algorithms for general-purpose approximate computing.",UFRGS,Geraldo F. Oliveira; Larissa Rozales Gonçalves; Marcelo Brandalero; Antonio Carlos Schneider Beck; Luigi Carro,https://doi.org/10.1145/3195970.3196043,top,C,no_arxiv,0
2018,DAC,"Extensive evaluation of programming models and ISAs impact on multicore soft error reliability.",UFRGS,Felipe da Rosa; Vitor V. Bandeira; Ricardo Reis; Luciano Ost,https://doi.org/10.1145/3195970.3196050,top,C,no_arxiv,0
2018,ICCAD,"Unlocking fine-grain parallelism for AIG rewriting.",UFRGS,Vinicius Neves Possani; Yi-Shan Lu; Alan Mishchenko; Keshav Pingali; Renato P. Ribas; André Inácio Reis,https://doi.org/10.1145/3240765.3240861,top,C,no_arxiv,0
2018,IEEE TCAD,"A Simple and Effective Heuristic Method for Threshold Logic Identification.",UFRGS,Augusto Neutzling; Mayler G. A. Martins; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/TCAD.2017.2729403,null,J,no_arxiv,2
2018,IEEE TCAS,"40-nm CMOS Wideband High-IF Receiver Using a Modified Charge-Sharing Bandpass Filter to Boost Q-Factor.",UFRGS,Filipe D. Baumgratz; Sandro Binsfeld Ferreira; Michiel S. J. Steyaert; Sergio Bampi; Filip Tavernier,https://doi.org/10.1109/TCSI.2018.2792909,top,J,no_arxiv,0
2018,IEEE TCAS,"A 0.12-0.4 V, Versatile 3-Transistor CMOS Voltage Reference for Ultra-Low Power Systems.",UFRGS,Arthur Campos de Oliveira; David Cordova; Hamilton Klimach; Sergio Bampi,https://doi.org/10.1109/TCSI.2018.2859341,top,J,no_arxiv,0
2018,IEEE TCAS,"NCL Synthesis With Conventional EDA Tools: Technology Mapping and Optimization.",PUC-RS,Matheus T. Moreira; Peter A. Beerel; Marcos L. L. Sartori; Ney Laert Vilar Calazans,https://doi.org/10.1109/TCSI.2017.2772206,top,J,no_arxiv,0
2017,ASP-DAC,"Fast-extract with cube hashing.",UFRGS,Bruno de O. Schmitt; Alan Mishchenko; Victor N. Kravets; Robert K. Brayton; André Inácio Reis,https://doi.org/10.1109/ASPDAC.2017.7858311,null,C,no_arxiv,0
2017,DATE,"A Mechanism for energy-efficient reuse of decoding and scheduling of x86 instruction streams.",UFRGS,Marcelo Brandalero; Antonio Carlos Schneider Beck,https://doi.org/10.23919/DATE.2017.7927223,null,C,no_arxiv,2
2017,DATE,"An energy-efficient memory hierarchy for multi-issue processors.",UFRGS,Tiago T. Jost; Gabriel L. Nazar; Luigi Carro,https://doi.org/10.23919/DATE.2017.7927018,null,C,no_arxiv,0
2017,DATE,"Operand size reconfiguration for big data processing in memory.",UFRGS,Paulo C. Santos; Geraldo F. Oliveira; Diego G. Tome; Marco Antonio Zanata Alves; Eduardo Cunha de Almeida; Luigi Carro,https://doi.org/10.23919/DATE.2017.7927081,null,C,no_arxiv,3
2017,IEEE TCAD,"Incremental Layer Assignment Driven by an External Signoff Timing Engine.",UFSC,Vinicius S. Livramento; Derong Liu 0002; Salim Chowdhury; Bei Yu 0001; Xiaoqing Xu; David Z. Pan; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/TCAD.2016.2638450,null,J,no_arxiv,1
2017,IEEE TCAD,"Transistor Count Optimization in IG FinFET Network Design.",UFRGS,Vinicius Neves Possani; André Inácio Reis; Renato P. Ribas; Felipe S. Marques; Leomar S. da Rosa Jr.,https://doi.org/10.1109/TCAD.2016.2629451,null,J,no_arxiv,0
2017,IEEE TCAS,"Picowatt, 0.45-0.6 V Self-Biased Subthreshold CMOS Voltage Reference.",UFRGS,Arthur Campos de Oliveira; David Cordova; Hamilton Klimach; Sergio Bampi,https://doi.org/10.1109/TCSI.2017.2754644,top,J,no_arxiv,4
2017,IEEE TCAS,"Power-Efficient Sum of Absolute Differences Hardware Architecture Using Adder Compressors for Integer Motion Estimation Design.",UFRGS,Bianca Silveira; Guilherme Paim; Brunno Abreu; Mateus Grellert; Cláudio Machado Diniz; Eduardo A. C. da Costa; Sergio Bampi,https://doi.org/10.1109/TCSI.2017.2728802,top,J,no_arxiv,4
2017,IEEE Trans. Computers,"Application-Guided Power-Efficient Fault Tolerance for H.264 Context Adaptive Variable Length Coding.",UFPEL,Muhammad Shafique 0001; Semeen Rehman; Florian Kriebel; Muhammad Usman Karim Khan; Bruno Zatt; Arun Subramaniyan 0001; Bruno Boessio Vizzotto; Jörg Henkel,https://doi.org/10.1109/TC.2016.2616313,null,J,no_arxiv,0
2017,IEEE Trans. Computers,"Towards an Energy-Efficient Anomaly-Based Intrusion Detection Engine for Embedded Systems.",PUC-PR; UFPR,Eduardo Viegas; Altair Olivo Santin; Andre Luiz Pereira de Franca; Ricardo P. Jasinski; Volnei A. Pedroni; Luiz S. Oliveira,https://doi.org/10.1109/TC.2016.2560839,null,J,no_arxiv,18
2016,ACM TODAES,"Clock-Tree-Aware Incremental Timing-Driven Placement.",UFSC,Vinicius S. Livramento; Renan Netto; Chrystian Guth; José Luís Güntzel; Luiz Cláudio Villar dos Santos,https://doi.org/10.1145/2858793,top,J,no_arxiv,0
2016,DATE,"A reconfigurable heterogeneous multicore with a homogeneous ISA.",UFRGS,Jeckson Dellagostin Souza; Luigi Carro; Mateus Beck Rutzig; Antonio Carlos Schneider Beck,http://ieeexplore.ieee.org/document/7459568/,null,C,no_arxiv,
2016,DATE,"Large vector extensions inside the HMC.",UFRGS,Marco Antonio Zanata Alves; Matthias Diener; Paulo C. Santos; Luigi Carro,http://ieeexplore.ieee.org/document/7459502/,null,C,no_arxiv,
2016,DATE,"Run-time phase prediction for a reconfigurable VLIW processor.",UFRGS,Qi Guo; Anderson Luiz Sartor; Anthony Brandon; Antonio C. S. Beck; Xuehai Zhou; Stephan Wong,http://ieeexplore.ieee.org/document/7459574/,null,C,no_arxiv,
2016,IEEE TCAD,"Cell-Internal Electromigration: Analysis and Pin Placement Based Optimization.",UFRGS,Gracieli Posser; Vivek Mishra; Palkesh Jain; Ricardo Reis; Sachin S. Sapatnekar,https://doi.org/10.1109/TCAD.2015.2456427,null,J,no_arxiv,4
2016,IEEE TCAD,"Formal Verification of Arithmetic Circuits by Function Extraction.",UNESP,Cunxi Yu; Walter Brown; Duo Liu; André Rossi; Maciej J. Ciesielski,https://doi.org/10.1109/TCAD.2016.2547898,null,J,no_arxiv,5
2016,IEEE TCAS,"Testable MUTEX Design.",PUC-RS,Yang Zhang 0014; Leandro S. Heck; Matheus T. Moreira; David Zar; Melvin A. Breuer; Ney Laert Vilar Calazans; Peter A. Beerel,https://doi.org/10.1109/TCSI.2016.2561906,top,J,no_arxiv,1
2016,IEEE TVLSI,"Graph-Based Transistor Network Generation Method for Supergate Design.",UFRGS,Vinicius Neves Possani; Vinicius Callegaro; André Inácio Reis; Renato P. Ribas; Felipe de Souza Marques; Leomar Soares da Rosa Jr.,https://doi.org/10.1109/TVLSI.2015.2410764,null,J,no_arxiv,10
2016,IEEE Trans. Computers,"A Decentralized Damage Detection System for Wireless Sensor and Actuator Networks.",DCC/UFRJ; NCE/UFRJ,Igor Leão dos Santos; Luci Pirmez; Luiz F. R. C. Carmo; Paulo F. Pires; Flávia Coimbra Delicato; Samee Ullah Khan; Albert Y. Zomaya,https://doi.org/10.1109/TC.2015.2479608,null,J,no_arxiv,3
2016,IEEE Trans. Computers,"Evaluation and Mitigation of Radiation-Induced Soft Errors in Graphics Processing Units.",UFSC,Daniel Alfonso Gonçalves de Oliveira; Laércio Lima Pilla; Thiago Santini; Paolo Rech,https://doi.org/10.1109/TC.2015.2444855,null,J,no_arxiv,18
2016,IEEE Trans. Computers,"Geographic and Opportunistic Routing for Underwater Sensor Networks.",UFMG,Rodolfo Wanderson Lima Coutinho; Azzedine Boukerche; Luiz Filipe Menezes Vieira; Antonio Alfredo Ferreira Loureiro,https://doi.org/10.1109/TC.2015.2423677,null,J,no_arxiv,55
2016,IEEE Trans. Computers,"Lyra2: Efficient Password Hashing with High Security against Time-Memory Trade-Offs.",POLI/USP,Ewerton R. Andrade; Marcos A. Simplício Jr.; Paulo S. L. M. Barreto; Paulo C. F. dos Santos,https://doi.org/10.1109/TC.2016.2516011,null,J,no_arxiv,3
2015,ASP-DAC,"Gate sizing and threshold voltage assignment for high performance microprocessor designs.",UFRGS,Tiago Reimann; Cliff C. N. Sze; Ricardo Reis,https://doi.org/10.1109/ASPDAC.2015.7059007,null,C,no_arxiv,3
2015,DAC,"Verification of gate-level arithmetic circuits by function extraction.",UNESP,Maciej J. Ciesielski; Cunxi Yu; Walter Brown; Duo Liu; André Rossi,https://doi.org/10.1145/2744769.2744925,top,C,no_arxiv,22
2015,DATE,"A deblocking filter hardware architecture for the high efficiency video coding standard.",UFRGS,Cláudio Machado Diniz; Muhammad Shafique 0001; Felipe Vogel Dalcin; Sergio Bampi; Jörg Henkel,http://dl.acm.org/citation.cfm?id=2757160,null,C,no_arxiv,
2015,ICCAD,"Exploiting Non-Critical Steiner Tree Branches for Post-Placement Timing Optimization.",UFSC,Vinicius S. Livramento; Chrystian Guth; Renan Netto; José Luís Almada Güntzel; Luiz C. V. dos Santos,https://doi.org/10.1109/ICCAD.2015.7372615,top,C,no_arxiv,0
2015,ICCAD,"Threshold Logic Synthesis Based on Cut Pruning.",UFRGS,Augusto Neutzling; Jody Maick Matos; André Inácio Reis; Renato P. Ribas; Alan Mishchenko,https://doi.org/10.1109/ICCAD.2015.7372610,top,C,no_arxiv,7
2015,IEEE TCAD,"A Reconfigurable Hardware Architecture for Fractional Pixel Interpolation in High Efficiency Video Coding.",UFRGS,Cláudio Machado Diniz; Muhammad Shafique 0001; Sergio Bampi; Jörg Henkel,https://doi.org/10.1109/TCAD.2014.2384517,null,J,no_arxiv,9
2015,IEEE TVLSI,"Fine-Grained Fast Field-Programmable Gate Array Scrubbing.",UFRGS,Gabriel Luca Nazar; Leonardo Pereira Santos; Luigi Carro,https://doi.org/10.1109/TVLSI.2014.2330742,null,J,no_arxiv,9
2015,IEEE TVLSI,"Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCs.",PUC-RS,Marcelo Ruaro; Everton Alceu Carara; Fernando Gehm Moraes,https://doi.org/10.1109/TVLSI.2014.2331135,null,J,no_arxiv,6
2015,IEEE Trans. Computers,"A Reactive and Scalable Unicast Solution for Video Streaming over VANETs.",UFMG; UFAL,Cristiano G. Rezende; Azzedine Boukerche; Heitor S. Ramos; Antonio A. F. Loureiro,https://doi.org/10.1109/TC.2014.2308176,null,J,no_arxiv,18
2015,JETCAS,"Factored Forms for Memristive Material Implication Stateful Logic.",UFRGS,Felipe S. Marranghello; Vinicius Callegaro; Mayler G. A. Martins; André Inácio Reis; Renato P. Ribas,https://doi.org/10.1109/JETCAS.2015.2426511,null,J,no_arxiv,3
2014,ACM TODAES,"A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation.",UFSC; UFRGS,Vinicius S. Livramento; Chrystian Guth; José Luís Almada Güntzel; Marcelo de Oliveira Johann,https://doi.org/10.1145/2647956,top,J,no_arxiv,3
2014,DATE,"GPGPUs: How to combine high computational power with high reliability.",UFRGS,Leonardo Arturo Bautista-Gomez; Franck Cappello; Luigi Carro; Nathan DeBardeleben; Bo Fang; Sudhanva Gurumurthi; Karthik Pattabiraman; Paolo Rech; Matteo Sonza Reorda,https://doi.org/10.7873/DATE.2014.354,null,C,no_arxiv,6
2014,DATE,"dSVM: Energy-efficient distributed Scratchpad Video Memory Architecture for the next-generation High Efficiency Video Coding.",UFPEL; UFRGS,Felipe Sampaio; Muhammad Shafique 0001; Bruno Zatt; Sergio Bampi; Jörg Henkel,https://doi.org/10.7873/DATE.2014.033,null,C,no_arxiv,3
2014,ICCAD,"A systematic approach for analyzing and optimizing cell-internal signal electromigration.",UFRGS,Gracieli Posser; Vivek Mishra; Palkesh Jain; Ricardo Reis; Sachin S. Sapatnekar,https://doi.org/10.1109/ICCAD.2014.7001395,top,C,no_arxiv,7
2014,ICCAD,"Energy-efficient architecture for advanced video memory.",UFPEL; UFRGS,Felipe Sampaio; Muhammad Shafique 0001; Bruno Zatt; Sergio Bampi; Jörg Henkel,https://doi.org/10.1109/ICCAD.2014.7001343,top,C,no_arxiv,11
2014,IEEE TCAD,"Effective Method for Simultaneous Gate Sizing and $V$ th Assignment Using Lagrangian Relaxation.",UFRGS,Guilherme Flach; Tiago Reimann; Gracieli Posser; Marcelo de Oliveira Johann; Ricardo Reis,https://doi.org/10.1109/TCAD.2014.2305847,null,J,no_arxiv,16
2014,IEEE Trans. Computers,"Differentiated Communication Services for NoC-Based MPSoCs.",PUC-RS,Everton Alceu Carara; Ney Laert Vilar Calazans; Fernando Gehm Moraes,https://doi.org/10.1109/TC.2012.123,null,J,no_arxiv,6
2014,IEEE Trans. Computers,"MuSA: Multivariate Sampling Algorithmfor Wireless Sensor Networks.",UFAL; PUC Minas,André L. L. de Aquino; Orlando Silva Junior; Alejandro César Frery; Édler Lins de Albuquerque; Raquel A. F. Mini,https://doi.org/10.1109/TC.2012.229,null,J,no_arxiv,5
2014,IEEE Trans. Computers,"Toward Unified Design of Hardware and Software Components Using C++.",UFSC,Tiago Rogério Mück; Antônio Augusto Fröhlich,https://doi.org/10.1109/TC.2013.159,null,J,no_arxiv,4
