{"context": "\n\n\u306f\u3058\u3081\u306b\nPYNQ \u306e PL \u90e8\u306e\u30d3\u30eb\u30c9\u74b0\u5883\u4e00\u5f0f\u306f github \u3067\u516c\u958b\u3055\u308c\u3066\u3044\u3066\u3001\u81ea\u5206\u3067\u30ab\u30b9\u30bf\u30de\u30a4\u30ba\u3059\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\n\u3053\u306e\u8a18\u4e8b\u3067\u306f\u3001PYNQ \u306e PL \u90e8\u3092 Vivado 2016.2 \u3067\u518d\u30d3\u30eb\u30c9\u3057\u305f\u6642\u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u89e3\u6d88\u3059\u308b\u65b9\u6cd5\u3092\u8aac\u660e\u3057\u307e\u3059\u3002\n\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u653e\u7f6e\u3057\u3066\u3044\u308b\u3068\u52d5\u4f5c\u4e2d\u306b\u6642\u3005\u304a\u304b\u3057\u304f\u306a\u308b\u7b49\u306e\u3068\u3066\u3082\u9762\u5012\u306a\u554f\u984c\u3092\u5f15\u304d\u8d77\u3053\u3059\u306e\u3067\u3001\u653e\u7f6e\u306f\u53b3\u7981\u3067\u3059\u3002\n\u305f\u3060\u3057\u3001\u79c1\u306f PYNQ \u3092\u6301\u3063\u3066\u3044\u306a\u3044\u306e\u3067\u5b9f\u6a5f\u3067\u306e\u78ba\u8a8d\u306f\u3057\u3066\u3044\u307e\u305b\u3093\u3002\u3042\u304f\u307e\u3067\u3082 Vivado \u306e\u958b\u767a\u74b0\u5883\u3067\u306e\u7d50\u679c\u3067\u3059\u3002\n\n\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\ngithub \u304b\u3089\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\nhttps://github.com/Xilinx/PYNQ\n\nshell$ git clone https://github.com/Xilinx/PYNQ\nshell$ cd PYNQ\n\n\nVivado 2016.1 \u3067\u518d\u30d3\u30eb\u30c9\n\u73fe\u5728 github \u3067\u516c\u958b\u3055\u308c\u3066\u3044\u308b\u30ea\u30dd\u30b8\u30c8\u30ea\u306f Vivado 2016.1 \u7528\u3067\u3059\u3002\nVivado 2016.1 \u3092\u8d77\u52d5\u3057\u3066\u3001Tcl Console \u3092\u958b\u3044\u3066\u6b21\u306e\u3088\u3046\u306b\u5165\u529b\u3059\u308c\u3070\u30d3\u30c3\u30c8\u30b9\u30c8\u30ea\u30fc\u30e0\u304c\u51fa\u6765\u307e\u3059\u3002\ncd <clone\u3057\u305f\u30c7\u30a3\u30ec\u30af\u30c8\u30ea>/Pynq-Z1/vivado/base\nsource ../../bitstream/base.tcl\n\n\nVivado 2016.2 \u3067\u518d\u30d3\u30eb\u30c9\nVivado 2016.2 \u3092\u8d77\u52d5\u3057\u3066\u524d\u7bc0\u306e\u3088\u3046\u306b\u5165\u529b\u3057\u3066\u3082\u3001\u6b21\u306e\u3088\u3046\u306a\u30a8\u30e9\u30fc\u304c\u51fa\u3066\u5931\u6557\u3057\u307e\u3059\u3002\nERROR: [BD_TCL-109] This script was generated using Vivado <2016.1> and is being run in <2016.2> of Vivado.\nPlease run the script in Vivado <2016.1> then open the design in Vivado <2016.2>.\nUpgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script.\n\n\u3053\u306e\u30a8\u30e9\u30fc\u306f Pynq-Z1/bitstream/base.tcl \u3092\u6b21\u306e\u3088\u3046\u306b\u4fee\u6b63\u3059\u308c\u3070\u56de\u907f\u3067\u304d\u307e\u3059\u3002\n\nPynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u524d)\n################################################################\n# Check if script is running in correct Vivado version.\n################################################################\nset scripts_vivado_version 2016.1\nset current_vivado_version [version -short]\n\n\n\nPynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u5f8c)\n################################################################\n# Check if script is running in correct Vivado version.\n################################################################\nset scripts_vivado_version 2016.2\nset current_vivado_version [version -short]\n\n\n\u6b8b\u5ff5\u306a\u304c\u3089\u3053\u306e\u65b9\u6cd5\u3067\u30a8\u30e9\u30fc\u3092\u56de\u907f\u3067\u304d\u308b\u306e\u306f Vivado 2016.2 \u307e\u3067\u3067\u3001Vivado 2016.4 \u3067\u306f IP \u306e\u30d0\u30fc\u30b8\u30e7\u30f3\u306e\u9055\u3044\u304b\u3089\u304b\u5931\u6557\u3057\u307e\u3059\u3002\n\n\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u89e3\u6d88\u3059\u308b\nVivado \u3067\u30d3\u30c3\u30c8\u30b9\u30c8\u30ea\u30fc\u30e0\u3092\u518d\u30d3\u30eb\u30c9\u3059\u308b\u3068\u3001\u4f55\u6545\u304b\u3001\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u767a\u751f\u3057\u307e\u3059\u3002\n\n\n\u30af\u30ed\u30c3\u30af\u9593\u306e\u975e\u540c\u671f\u8a2d\u5b9a\nTiming Report \u3092\u307f\u308b\u3068\u3001\u307e\u305a\u76ee\u306b\u3064\u304f\u306e\u306f Inter-Clock Paths \u306e clk_fpga_0-to-clk_fpga_3 \u3067\u3059\u3002\u3068\u3053\u308d\u304c\u3001\u305d\u3082\u305d\u3082 clk_fpga_0\u3001clk_fpga_1\u3001clk_fpga_2\u3001clk_fpga_3 \u306f\u4e92\u3044\u306b\u975e\u540c\u671f\u306e\u306f\u305a\u306a\u306e\u3067\u3053\u306e\u3088\u3046\u306a\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u51fa\u308b\u306e\u306f\u304a\u304b\u3057\u3044\u306e\u3067\u3059\u3002\u3069\u3046\u3084\u3089\u3001\u3053\u308c\u3089\u306e\u30af\u30ed\u30c3\u30af\u304c\u4e92\u3044\u306b\u975e\u540c\u671f\u3067\u3042\u308b\u3053\u3068\u3092\u6307\u5b9a\u3057\u3066\u3044\u306a\u3044\u3088\u3046\u3067\u3059\u3002\u306a\u305c\u6307\u5b9a\u3057\u3066\u3044\u306a\u3044\u306e\u304b\u306f\u308f\u304b\u308a\u307e\u305b\u3093(\u624b\u629c\u304d\uff1f)\u3002\n\u305d\u3053\u3067 Pynq-Z1/vivado/base/src/constraints/top.xdc \u306e\u6700\u5f8c\u306b\u6b21\u306e\u884c\u3092\u8ffd\u52a0\u3059\u308b\u3053\u3068\u3067\u3001\u3053\u308c\u3089\u306e\u30af\u30ed\u30c3\u30af\u304c\u4e92\u3044\u306b\u975e\u540c\u671f\u95a2\u4fc2\u3067\u3042\u308b\u3053\u3068\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\nPynq-Z1/vivado/base/src/constraints/top.xdc\n  :\n (\u524d\u7565)\n  :\nset_clock_groups -asynchronous -group {clk_fpga_0} -group {clk_fpga_1} -group {clk_fpga_2} -group {clk_fpga_3}\n\n\n\u4e0a\u8a18\u306e Timing Report \u3092\u307f\u308b\u3068\u3001clk_fpga_0-to-clk_fpga_3 \u4ee5\u5916\u306b\u3082 Intra-Clock Path \u306e clk_fpga_0\u3001clk_fpga_1\u3001clk_fpga_3 \u306b\u3082\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u767a\u751f\u3057\u3066\u3044\u307e\u3059\u3002\n\u3057\u304b\u3057\u3001Vivado (\u307e\u305f\u306f Quartus II \u306a\u3069)\u306e\u914d\u7f6e\u914d\u7dda\u30d7\u30ed\u30b0\u30e9\u30e0\u306f\u3001\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u767a\u751f\u3057\u305f\u6642\u306f\u6700\u3082\u60aa\u3044\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u89e3\u6d88\u3057\u3088\u3046\u3068\u9811\u5f35\u308b\u306e\u3067\u3059\u304c\u3001\u305d\u308c\u3088\u308a\u3082\u30de\u30b7\u306a\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u8ae6\u3081\u3066\u3057\u307e\u3044\u307e\u3059\u3002\u88cf\u3092\u8fd4\u305b\u3070\u3001\u6700\u3082\u60aa\u3044\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u89e3\u6d88\u3059\u308b\u3068\u914d\u7f6e\u914d\u7dda\u30d7\u30ed\u30b0\u30e9\u30e0\u306f\u305d\u308c\u3088\u308a\u3082\u30de\u30b7\u306a\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3082\u89e3\u6d88\u3057\u3088\u3046\u3068\u9811\u5f35\u308b\u306e\u3067\u3001\u7d50\u679c\u7684\u306b\u4ed6\u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u89e3\u6d88\u3055\u308c\u308b\u53ef\u80fd\u6027\u304c\u3042\u308a\u307e\u3059\u3002\n\u305d\u3053\u3067\u307e\u305a\u306f\u3001\u3053\u306e\u4fee\u6b63\u3057\u305f top.xdc \u3092\u4f7f\u3063\u3066\u518d\u30d3\u30eb\u30c9\u3057\u3066\u307f\u307e\u3057\u3087\u3046\u3002\u3059\u308b\u3068\u3001\u6b21\u306e\u3088\u3046\u306b\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u304b\u306a\u308a\u6e1b\u5c11\u3057\u307e\u3059\u3002clk_fpga_0-to-clk_fpga_3 \u3068clk_fpga_0 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u7121\u304f\u306a\u308a\u3001clk_fpga_1 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f -0.266ns \u304b\u3089 -0.072ns\u306b\u3001clk_fpga_3 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f -2.137ns \u304b\u3089 -0.649ns \u306b\u6539\u5584\u3055\u308c\u3066\u3044\u308b\u3053\u3068\u304c\u308f\u304b\u308a\u307e\u3059\u3002\n\n\nImplementation Strategy \u306e\u5909\u66f4\n\u524d\u7bc0\u306e\u3084\u308a\u65b9\u3067\u3082\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u307e\u3060\u6b8b\u3063\u3066\u3044\u307e\u3059\u3002\u305d\u3053\u3067\u914d\u7f6e\u914d\u7dda\u30d7\u30ed\u30b0\u30e9\u30e0\u306b\u3082\u3046\u5c11\u3057\u9811\u5f35\u3063\u3066\u3082\u3089\u3044\u307e\u3057\u3087\u3046\u3002\u624b\u3063\u53d6\u308a\u65e9\u304f\u9811\u5f35\u3063\u3066\u3082\u3089\u3046\u305f\u3081\u306b\u3001Vivado \u306e\u914d\u7f6e\u914d\u7dda\u306e\u6226\u7565(Implementation Strategy) \u3092 Default \u304b\u3089 Performance_ExplorePostRoutePhysOpt\u3000\u306b\u5909\u66f4\u3057\u307e\u3059\u3002\n\nPynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u524d)\n# call implement\nlaunch_runs impl_1 -to_step write_bitstream -jobs 4\nwait_on_run impl_1\n\n\n\nPynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u5f8c)\n#\nset_property strategy \"Performance_ExplorePostRoutePhysOpt\"  [get_runs impl_1]\n\n# call implement\nlaunch_runs impl_1 -to_step write_bitstream -jobs 4\nwait_on_run impl_1\n\n\n\u914d\u7f6e\u914d\u7dda\u306b\u6642\u9593\u306f\u304b\u304b\u308a\u307e\u3059\u304c\u3001\u6b21\u306e\u3088\u3046\u306b\u3001clk_fpga_1 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u7121\u304f\u306a\u308a\u3001clk_fpga_3 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f -0.649ns \u304b\u3089 -0.514ns \u306b\u5c11\u3057\u3067\u3059\u304c\u6539\u5584\u3055\u308c\u3066\u3044\u307e\u3059\u3002\n\n\nclk_fpga_3 \u306e\u52d5\u4f5c\u5468\u6ce2\u6570\u3092\u5909\u66f4\n\u6b8b\u5ff5\u306a\u304c\u3089\u3001\u914d\u7f6e\u914d\u7dda\u30d7\u30ed\u30b0\u30e9\u30e0\u306e\u9811\u5f35\u308a\u3092\u3082\u3063\u3066\u3057\u3066\u3082 clk_fpga_3 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u7121\u304f\u306a\u308a\u307e\u305b\u3093\u3067\u3057\u305f\u3002\u3053\u306e\u307e\u307e\u3067\u306f\u4f7f\u3044\u7269\u306b\u306a\u308a\u307e\u305b\u3093\u3002\u3057\u304b\u3082\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u8d77\u3053\u3057\u3066\u3044\u308b\u306e\u304c Xilinx \u793e\u306e\u63d0\u4f9b\u3057\u3066\u3044\u308b axi_dma \u3068\u3044\u3046 IP \u306e\u4e2d\u306a\u306e\u3067\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u306b\u624b\u3092\u5165\u308c\u3066\u6539\u5584\u3059\u308b\u3053\u3068\u3082\u3067\u304d\u307e\u305b\u3093\u3002\u305d\u3053\u3067\u3068\u308a\u3042\u3048\u305a\u3001clk_fpga_3 \u306e\u5468\u6ce2\u6570\u3092 166.6MHz(6nsec) \u304b\u3089 100MHz(10nsec) \u306b\u4e0b\u3052\u3066\u3057\u307e\u3044\u307e\u3057\u3087\u3046\u3002\nclk_fpga_3 \u306f tracebuffer_arduino \u3001tracebuffer_pmods \u3068\u3044\u3046\u30e2\u30b8\u30e5\u30fc\u30eb\u306e\u57fa\u672c\u30af\u30ed\u30c3\u30af\u3068\u3057\u3066\u4f7f\u308f\u308c\u3066\u3044\u307e\u3059\u3002tracebuffer \u306f\u5916\u90e8\u304b\u3089\u306e\u5165\u529b\u3092\u30b5\u30f3\u30d7\u30ea\u30f3\u30b0\u3057\u3066 Zynq \u306e\u30e1\u30e2\u30ea\u306b DMA \u3092\u4f7f\u3063\u3066\u66f8\u304d\u8fbc\u3080\u30e2\u30b8\u30e5\u30fc\u30eb\u3067\u3059\u3002clk_fpga_3 \u306e\u5468\u6ce2\u6570\u3092\u4e0b\u3052\u308b\u3068\u30b5\u30f3\u30d7\u30ea\u30f3\u30b0\u3059\u308b\u5468\u6ce2\u6570\u3082\u4e0b\u304c\u3063\u3066\u3057\u307e\u3044\u307e\u3059\u304c\u3001\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306e\u307e\u307e\u4f7f\u3046\u3068\u52d5\u4f5c\u4e2d\u306b\u9762\u5012\u306a\u554f\u984c\u3092\u5f15\u304d\u8d77\u3053\u3057\u307e\u3059\u306e\u3067\u3001\u80cc\u306b\u8179\u306f\u4ee3\u3048\u3089\u308c\u307e\u305b\u3093\u3002\nclk_fpga_3 \u306e\u52d5\u4f5c\u5468\u6ce2\u6570\u3092 100MHz \u306b\u3059\u308b\u306b\u306f base.tcl \u306b\u8a18\u8ff0\u3055\u308c\u3066\u3044\u308b processing_system7_0 \u306e\u30d7\u30ed\u30d1\u30c6\u30a3\u3092\u5909\u66f4\u3057\u307e\u3059\u3002\u5177\u4f53\u7684\u306b\u306f CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ \u3092 100.000000 \u306b\u3001CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 \u3068 CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 \u3092\u305d\u308c\u305e\u308c 5 \u3068 2 \u306b\u3001CONFIG.PCW_FPGA3_PERIPHERAL_FREQMH \u3092 100 \u306b\u5909\u66f4\u3057\u307e\u3059\u3002\n\nPynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u524d)\n (\u524d\u7565)\n   :\n  # Create instance: processing_system7_0, and set properties\n  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]\n  set_property -dict [ list \\\nCONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \\\nCONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \\\nCONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \\\nCONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \\\nCONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \\\nCONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \\\nCONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \\\nCONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \\\nCONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {142.857132} \\\nCONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {200.000000} \\\nCONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {166.666672} \\\n   :\n (\u4e2d\u7565)\n   :\nCONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \\\nCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {6} \\\nCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \\\nCONFIG.PCW_FCLK_CLK0_BUF {true} \\\nCONFIG.PCW_FCLK_CLK1_BUF {true} \\\nCONFIG.PCW_FCLK_CLK2_BUF {true} \\\nCONFIG.PCW_FCLK_CLK3_BUF {true} \\\nCONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \\\nCONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {142} \\\nCONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200} \\\nCONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {160} \\\n   :\n (\u5f8c\u7565)\n\n\n\nPynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u5f8c)\n(\u524d\u7565)\n   :\n  # Create instance: processing_system7_0, and set properties\n  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]\n  set_property -dict [ list \\\nCONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \\\nCONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \\\nCONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \\\nCONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \\\nCONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \\\nCONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \\\nCONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \\\nCONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \\\nCONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {142.857132} \\\nCONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {200.000000} \\\nCONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {100.000000} \\\n   :\n (\u4e2d\u7565)\n   :\nCONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \\\nCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {5} \\\nCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {2} \\\nCONFIG.PCW_FCLK_CLK0_BUF {true} \\\nCONFIG.PCW_FCLK_CLK1_BUF {true} \\\nCONFIG.PCW_FCLK_CLK2_BUF {true} \\\nCONFIG.PCW_FCLK_CLK3_BUF {true} \\\nCONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \\\nCONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {142} \\\nCONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200} \\\nCONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {100} \\\n   :\n (\u5f8c\u7565)\n\n\n\u6700\u7d42\u7684\u306b\u6b21\u306e\u3088\u3046\u306a\u7d50\u679c\u306b\u306a\u308a\u307e\u3057\u305f\u3002\u7121\u4e8b\u306b\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3082\u7121\u304f\u306a\u3063\u3066\u3044\u307e\u3059\u3002\n\n\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u306e\u30b5\u30f3\u30d7\u30eb\u5468\u6ce2\u6570\u3092\u4e0b\u3052\u305f\u5834\u5408\u3001\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u306e\u65b9\u3082\u305d\u308c\u306b\u5bfe\u5fdc\u3057\u3066\u5909\u66f4\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\npython/pynq/drivers/trace_buffer.py(\u4fee\u6b63\u524d)\nfrom pynq import PL\nfrom pynq import MMIO\nfrom pynq.drivers import DMA\nfrom pynq.iop import PMODA\nfrom pynq.iop import PMODB\nfrom pynq.iop import ARDUINO\n\nMAX_SAMPLE_RATE             = 166666667\n\n\n\npython/pynq/drivers/trace_buffer.py(\u4fee\u6b63\u5f8c)\nfrom pynq import PL\nfrom pynq import MMIO\nfrom pynq.drivers import DMA\nfrom pynq.iop import PMODA\nfrom pynq.iop import PMODB\nfrom pynq.iop import ARDUINO\n\nMAX_SAMPLE_RATE             = 100000000\n\n\n## \u306f\u3058\u3081\u306b\n\nPYNQ \u306e PL \u90e8\u306e\u30d3\u30eb\u30c9\u74b0\u5883\u4e00\u5f0f\u306f github \u3067\u516c\u958b\u3055\u308c\u3066\u3044\u3066\u3001\u81ea\u5206\u3067\u30ab\u30b9\u30bf\u30de\u30a4\u30ba\u3059\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059\u3002\n\u3053\u306e\u8a18\u4e8b\u3067\u306f\u3001PYNQ \u306e PL \u90e8\u3092 Vivado 2016.2 \u3067\u518d\u30d3\u30eb\u30c9\u3057\u305f\u6642\u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u89e3\u6d88\u3059\u308b\u65b9\u6cd5\u3092\u8aac\u660e\u3057\u307e\u3059\u3002\n\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u653e\u7f6e\u3057\u3066\u3044\u308b\u3068\u52d5\u4f5c\u4e2d\u306b\u6642\u3005\u304a\u304b\u3057\u304f\u306a\u308b\u7b49\u306e\u3068\u3066\u3082\u9762\u5012\u306a\u554f\u984c\u3092\u5f15\u304d\u8d77\u3053\u3059\u306e\u3067\u3001\u653e\u7f6e\u306f\u53b3\u7981\u3067\u3059\u3002\n\u305f\u3060\u3057\u3001\u79c1\u306f PYNQ \u3092\u6301\u3063\u3066\u3044\u306a\u3044\u306e\u3067\u5b9f\u6a5f\u3067\u306e\u78ba\u8a8d\u306f\u3057\u3066\u3044\u307e\u305b\u3093\u3002\u3042\u304f\u307e\u3067\u3082 Vivado \u306e\u958b\u767a\u74b0\u5883\u3067\u306e\u7d50\u679c\u3067\u3059\u3002\n\n## \u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\n\ngithub \u304b\u3089\u30c0\u30a6\u30f3\u30ed\u30fc\u30c9\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n* [https://github.com/Xilinx/PYNQ](https://github.com/Xilinx/PYNQ)\n\n```\nshell$ git clone https://github.com/Xilinx/PYNQ\nshell$ cd PYNQ\n```\n\n## Vivado 2016.1 \u3067\u518d\u30d3\u30eb\u30c9\n\n\u73fe\u5728 github \u3067\u516c\u958b\u3055\u308c\u3066\u3044\u308b\u30ea\u30dd\u30b8\u30c8\u30ea\u306f Vivado 2016.1 \u7528\u3067\u3059\u3002\nVivado 2016.1 \u3092\u8d77\u52d5\u3057\u3066\u3001Tcl Console \u3092\u958b\u3044\u3066\u6b21\u306e\u3088\u3046\u306b\u5165\u529b\u3059\u308c\u3070\u30d3\u30c3\u30c8\u30b9\u30c8\u30ea\u30fc\u30e0\u304c\u51fa\u6765\u307e\u3059\u3002\n\n```\ncd <clone\u3057\u305f\u30c7\u30a3\u30ec\u30af\u30c8\u30ea>/Pynq-Z1/vivado/base\nsource ../../bitstream/base.tcl\n```\n\n## Vivado 2016.2 \u3067\u518d\u30d3\u30eb\u30c9\n\nVivado 2016.2 \u3092\u8d77\u52d5\u3057\u3066\u524d\u7bc0\u306e\u3088\u3046\u306b\u5165\u529b\u3057\u3066\u3082\u3001\u6b21\u306e\u3088\u3046\u306a\u30a8\u30e9\u30fc\u304c\u51fa\u3066\u5931\u6557\u3057\u307e\u3059\u3002\n\n```\nERROR: [BD_TCL-109] This script was generated using Vivado <2016.1> and is being run in <2016.2> of Vivado.\nPlease run the script in Vivado <2016.1> then open the design in Vivado <2016.2>.\nUpgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script.\n```\n\n\u3053\u306e\u30a8\u30e9\u30fc\u306f Pynq-Z1/bitstream/base.tcl \u3092\u6b21\u306e\u3088\u3046\u306b\u4fee\u6b63\u3059\u308c\u3070\u56de\u907f\u3067\u304d\u307e\u3059\u3002\n\n```Tcl:Pynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u524d)\n################################################################\n# Check if script is running in correct Vivado version.\n################################################################\nset scripts_vivado_version 2016.1\nset current_vivado_version [version -short]\n```\n\n```Tcl:Pynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u5f8c)\n################################################################\n# Check if script is running in correct Vivado version.\n################################################################\nset scripts_vivado_version 2016.2\nset current_vivado_version [version -short]\n```\n\n\u6b8b\u5ff5\u306a\u304c\u3089\u3053\u306e\u65b9\u6cd5\u3067\u30a8\u30e9\u30fc\u3092\u56de\u907f\u3067\u304d\u308b\u306e\u306f Vivado 2016.2 \u307e\u3067\u3067\u3001Vivado 2016.4 \u3067\u306f IP \u306e\u30d0\u30fc\u30b8\u30e7\u30f3\u306e\u9055\u3044\u304b\u3089\u304b\u5931\u6557\u3057\u307e\u3059\u3002\n\n## \u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u89e3\u6d88\u3059\u308b\n\nVivado \u3067\u30d3\u30c3\u30c8\u30b9\u30c8\u30ea\u30fc\u30e0\u3092\u518d\u30d3\u30eb\u30c9\u3059\u308b\u3068\u3001\u4f55\u6545\u304b\u3001\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u767a\u751f\u3057\u307e\u3059\u3002\n\n![timing.jpg](https://qiita-image-store.s3.amazonaws.com/0/24981/7a44064a-b96c-5a54-4dcd-d5d901ae6f05.jpeg)\n\n### \u30af\u30ed\u30c3\u30af\u9593\u306e\u975e\u540c\u671f\u8a2d\u5b9a\n\nTiming Report \u3092\u307f\u308b\u3068\u3001\u307e\u305a\u76ee\u306b\u3064\u304f\u306e\u306f Inter-Clock Paths \u306e clk_fpga_0-to-clk_fpga_3 \u3067\u3059\u3002\u3068\u3053\u308d\u304c\u3001\u305d\u3082\u305d\u3082 clk_fpga_0\u3001clk_fpga_1\u3001clk_fpga_2\u3001clk_fpga_3 \u306f\u4e92\u3044\u306b\u975e\u540c\u671f\u306e\u306f\u305a\u306a\u306e\u3067\u3053\u306e\u3088\u3046\u306a\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u51fa\u308b\u306e\u306f\u304a\u304b\u3057\u3044\u306e\u3067\u3059\u3002\u3069\u3046\u3084\u3089\u3001\u3053\u308c\u3089\u306e\u30af\u30ed\u30c3\u30af\u304c\u4e92\u3044\u306b\u975e\u540c\u671f\u3067\u3042\u308b\u3053\u3068\u3092\u6307\u5b9a\u3057\u3066\u3044\u306a\u3044\u3088\u3046\u3067\u3059\u3002\u306a\u305c\u6307\u5b9a\u3057\u3066\u3044\u306a\u3044\u306e\u304b\u306f\u308f\u304b\u308a\u307e\u305b\u3093(\u624b\u629c\u304d\uff1f)\u3002\n\u305d\u3053\u3067 Pynq-Z1/vivado/base/src/constraints/top.xdc \u306e\u6700\u5f8c\u306b\u6b21\u306e\u884c\u3092\u8ffd\u52a0\u3059\u308b\u3053\u3068\u3067\u3001\u3053\u308c\u3089\u306e\u30af\u30ed\u30c3\u30af\u304c\u4e92\u3044\u306b\u975e\u540c\u671f\u95a2\u4fc2\u3067\u3042\u308b\u3053\u3068\u3092\u6307\u5b9a\u3057\u307e\u3059\u3002\n\n```xdc:Pynq-Z1/vivado/base/src/constraints/top.xdc\n  :\n (\u524d\u7565)\n  :\nset_clock_groups -asynchronous -group {clk_fpga_0} -group {clk_fpga_1} -group {clk_fpga_2} -group {clk_fpga_3}\n```\n\n\u4e0a\u8a18\u306e Timing Report \u3092\u307f\u308b\u3068\u3001clk_fpga_0-to-clk_fpga_3 \u4ee5\u5916\u306b\u3082 Intra-Clock Path \u306e clk_fpga_0\u3001clk_fpga_1\u3001clk_fpga_3 \u306b\u3082\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u767a\u751f\u3057\u3066\u3044\u307e\u3059\u3002\n\u3057\u304b\u3057\u3001Vivado (\u307e\u305f\u306f Quartus II \u306a\u3069)\u306e\u914d\u7f6e\u914d\u7dda\u30d7\u30ed\u30b0\u30e9\u30e0\u306f\u3001\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u767a\u751f\u3057\u305f\u6642\u306f\u6700\u3082\u60aa\u3044\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u89e3\u6d88\u3057\u3088\u3046\u3068\u9811\u5f35\u308b\u306e\u3067\u3059\u304c\u3001\u305d\u308c\u3088\u308a\u3082\u30de\u30b7\u306a\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u8ae6\u3081\u3066\u3057\u307e\u3044\u307e\u3059\u3002\u88cf\u3092\u8fd4\u305b\u3070\u3001\u6700\u3082\u60aa\u3044\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u89e3\u6d88\u3059\u308b\u3068\u914d\u7f6e\u914d\u7dda\u30d7\u30ed\u30b0\u30e9\u30e0\u306f\u305d\u308c\u3088\u308a\u3082\u30de\u30b7\u306a\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3082\u89e3\u6d88\u3057\u3088\u3046\u3068\u9811\u5f35\u308b\u306e\u3067\u3001\u7d50\u679c\u7684\u306b\u4ed6\u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u304c\u89e3\u6d88\u3055\u308c\u308b\u53ef\u80fd\u6027\u304c\u3042\u308a\u307e\u3059\u3002\n\n\u305d\u3053\u3067\u307e\u305a\u306f\u3001\u3053\u306e\u4fee\u6b63\u3057\u305f top.xdc \u3092\u4f7f\u3063\u3066\u518d\u30d3\u30eb\u30c9\u3057\u3066\u307f\u307e\u3057\u3087\u3046\u3002\u3059\u308b\u3068\u3001\u6b21\u306e\u3088\u3046\u306b\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u304b\u306a\u308a\u6e1b\u5c11\u3057\u307e\u3059\u3002clk_fpga_0-to-clk_fpga_3 \u3068clk_fpga_0 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u7121\u304f\u306a\u308a\u3001clk_fpga_1 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f -0.266ns \u304b\u3089 -0.072ns\u306b\u3001clk_fpga_3 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f -2.137ns \u304b\u3089 -0.649ns \u306b\u6539\u5584\u3055\u308c\u3066\u3044\u308b\u3053\u3068\u304c\u308f\u304b\u308a\u307e\u3059\u3002\n\n![timing.jpg](https://qiita-image-store.s3.amazonaws.com/0/24981/469b8f52-045a-ac93-e0e1-7ee8430fb40f.jpeg)\n\n\n### Implementation Strategy \u306e\u5909\u66f4\n\n\u524d\u7bc0\u306e\u3084\u308a\u65b9\u3067\u3082\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u307e\u3060\u6b8b\u3063\u3066\u3044\u307e\u3059\u3002\u305d\u3053\u3067\u914d\u7f6e\u914d\u7dda\u30d7\u30ed\u30b0\u30e9\u30e0\u306b\u3082\u3046\u5c11\u3057\u9811\u5f35\u3063\u3066\u3082\u3089\u3044\u307e\u3057\u3087\u3046\u3002\u624b\u3063\u53d6\u308a\u65e9\u304f\u9811\u5f35\u3063\u3066\u3082\u3089\u3046\u305f\u3081\u306b\u3001Vivado \u306e\u914d\u7f6e\u914d\u7dda\u306e\u6226\u7565(Implementation Strategy) \u3092 Default \u304b\u3089 Performance_ExplorePostRoutePhysOpt\u3000\u306b\u5909\u66f4\u3057\u307e\u3059\u3002\n\n```Tcl:Pynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u524d)\n# call implement\nlaunch_runs impl_1 -to_step write_bitstream -jobs 4\nwait_on_run impl_1\n```\n\n```Tcl:Pynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u5f8c)\n#\nset_property strategy \"Performance_ExplorePostRoutePhysOpt\"  [get_runs impl_1]\n\n# call implement\nlaunch_runs impl_1 -to_step write_bitstream -jobs 4\nwait_on_run impl_1\n```\n\n\u914d\u7f6e\u914d\u7dda\u306b\u6642\u9593\u306f\u304b\u304b\u308a\u307e\u3059\u304c\u3001\u6b21\u306e\u3088\u3046\u306b\u3001clk_fpga_1 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u7121\u304f\u306a\u308a\u3001clk_fpga_3 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f -0.649ns \u304b\u3089 -0.514ns \u306b\u5c11\u3057\u3067\u3059\u304c\u6539\u5584\u3055\u308c\u3066\u3044\u307e\u3059\u3002\n\n![timing.jpg](https://qiita-image-store.s3.amazonaws.com/0/24981/ba55da1c-1881-957c-bfa4-f65d230251c2.jpeg)\n\n\n### clk_fpga_3 \u306e\u52d5\u4f5c\u5468\u6ce2\u6570\u3092\u5909\u66f4\n\n\u6b8b\u5ff5\u306a\u304c\u3089\u3001\u914d\u7f6e\u914d\u7dda\u30d7\u30ed\u30b0\u30e9\u30e0\u306e\u9811\u5f35\u308a\u3092\u3082\u3063\u3066\u3057\u3066\u3082 clk_fpga_3 \u306e\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306f\u7121\u304f\u306a\u308a\u307e\u305b\u3093\u3067\u3057\u305f\u3002\u3053\u306e\u307e\u307e\u3067\u306f\u4f7f\u3044\u7269\u306b\u306a\u308a\u307e\u305b\u3093\u3002\u3057\u304b\u3082\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3092\u8d77\u3053\u3057\u3066\u3044\u308b\u306e\u304c Xilinx \u793e\u306e\u63d0\u4f9b\u3057\u3066\u3044\u308b axi_dma \u3068\u3044\u3046 IP \u306e\u4e2d\u306a\u306e\u3067\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u306b\u624b\u3092\u5165\u308c\u3066\u6539\u5584\u3059\u308b\u3053\u3068\u3082\u3067\u304d\u307e\u305b\u3093\u3002\u305d\u3053\u3067\u3068\u308a\u3042\u3048\u305a\u3001clk_fpga_3 \u306e\u5468\u6ce2\u6570\u3092 166.6MHz(6nsec) \u304b\u3089 100MHz(10nsec) \u306b\u4e0b\u3052\u3066\u3057\u307e\u3044\u307e\u3057\u3087\u3046\u3002\nclk_fpga_3 \u306f tracebuffer_arduino \u3001tracebuffer_pmods \u3068\u3044\u3046\u30e2\u30b8\u30e5\u30fc\u30eb\u306e\u57fa\u672c\u30af\u30ed\u30c3\u30af\u3068\u3057\u3066\u4f7f\u308f\u308c\u3066\u3044\u307e\u3059\u3002tracebuffer \u306f\u5916\u90e8\u304b\u3089\u306e\u5165\u529b\u3092\u30b5\u30f3\u30d7\u30ea\u30f3\u30b0\u3057\u3066 Zynq \u306e\u30e1\u30e2\u30ea\u306b DMA \u3092\u4f7f\u3063\u3066\u66f8\u304d\u8fbc\u3080\u30e2\u30b8\u30e5\u30fc\u30eb\u3067\u3059\u3002clk_fpga_3 \u306e\u5468\u6ce2\u6570\u3092\u4e0b\u3052\u308b\u3068\u30b5\u30f3\u30d7\u30ea\u30f3\u30b0\u3059\u308b\u5468\u6ce2\u6570\u3082\u4e0b\u304c\u3063\u3066\u3057\u307e\u3044\u307e\u3059\u304c\u3001\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u306e\u307e\u307e\u4f7f\u3046\u3068\u52d5\u4f5c\u4e2d\u306b\u9762\u5012\u306a\u554f\u984c\u3092\u5f15\u304d\u8d77\u3053\u3057\u307e\u3059\u306e\u3067\u3001\u80cc\u306b\u8179\u306f\u4ee3\u3048\u3089\u308c\u307e\u305b\u3093\u3002\n\nclk_fpga_3 \u306e\u52d5\u4f5c\u5468\u6ce2\u6570\u3092 100MHz \u306b\u3059\u308b\u306b\u306f base.tcl \u306b\u8a18\u8ff0\u3055\u308c\u3066\u3044\u308b processing_system7_0 \u306e\u30d7\u30ed\u30d1\u30c6\u30a3\u3092\u5909\u66f4\u3057\u307e\u3059\u3002\u5177\u4f53\u7684\u306b\u306f CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ \u3092 100.000000 \u306b\u3001CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 \u3068 CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 \u3092\u305d\u308c\u305e\u308c 5 \u3068 2 \u306b\u3001CONFIG.PCW_FPGA3_PERIPHERAL_FREQMH \u3092 100 \u306b\u5909\u66f4\u3057\u307e\u3059\u3002\n\n```Tcl:Pynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u524d)\n (\u524d\u7565)\n   :\n  # Create instance: processing_system7_0, and set properties\n  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]\n  set_property -dict [ list \\\nCONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \\\nCONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \\\nCONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \\\nCONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \\\nCONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \\\nCONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \\\nCONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \\\nCONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \\\nCONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {142.857132} \\\nCONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {200.000000} \\\nCONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {166.666672} \\\n   :\n (\u4e2d\u7565)\n   :\nCONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \\\nCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {6} \\\nCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \\\nCONFIG.PCW_FCLK_CLK0_BUF {true} \\\nCONFIG.PCW_FCLK_CLK1_BUF {true} \\\nCONFIG.PCW_FCLK_CLK2_BUF {true} \\\nCONFIG.PCW_FCLK_CLK3_BUF {true} \\\nCONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \\\nCONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {142} \\\nCONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200} \\\nCONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {160} \\\n   :\n (\u5f8c\u7565)\n```\n\n```Tcl:Pynq-Z1/bitstream/base.tcl(\u4fee\u6b63\u5f8c)\n(\u524d\u7565)\n   :\n  # Create instance: processing_system7_0, and set properties\n  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]\n  set_property -dict [ list \\\nCONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \\\nCONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \\\nCONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \\\nCONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \\\nCONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \\\nCONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \\\nCONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \\\nCONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \\\nCONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {142.857132} \\\nCONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {200.000000} \\\nCONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {100.000000} \\\n   :\n (\u4e2d\u7565)\n   :\nCONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \\\nCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {5} \\\nCONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {2} \\\nCONFIG.PCW_FCLK_CLK0_BUF {true} \\\nCONFIG.PCW_FCLK_CLK1_BUF {true} \\\nCONFIG.PCW_FCLK_CLK2_BUF {true} \\\nCONFIG.PCW_FCLK_CLK3_BUF {true} \\\nCONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \\\nCONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {142} \\\nCONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {200} \\\nCONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {100} \\\n   :\n (\u5f8c\u7565)\n```\n\n\u6700\u7d42\u7684\u306b\u6b21\u306e\u3088\u3046\u306a\u7d50\u679c\u306b\u306a\u308a\u307e\u3057\u305f\u3002\u7121\u4e8b\u306b\u30bf\u30a4\u30df\u30f3\u30b0\u9055\u53cd\u3082\u7121\u304f\u306a\u3063\u3066\u3044\u307e\u3059\u3002\n\n![vivado.jpg](https://qiita-image-store.s3.amazonaws.com/0/24981/90c9188c-3a00-55c6-cabb-5bdf2e44d01c.jpeg)\n\n\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u306e\u30b5\u30f3\u30d7\u30eb\u5468\u6ce2\u6570\u3092\u4e0b\u3052\u305f\u5834\u5408\u3001\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u306e\u65b9\u3082\u305d\u308c\u306b\u5bfe\u5fdc\u3057\u3066\u5909\u66f4\u3059\u308b\u5fc5\u8981\u304c\u3042\u308a\u307e\u3059\u3002\n\n```python:python/pynq/drivers/trace_buffer.py(\u4fee\u6b63\u524d)\nfrom pynq import PL\nfrom pynq import MMIO\nfrom pynq.drivers import DMA\nfrom pynq.iop import PMODA\nfrom pynq.iop import PMODB\nfrom pynq.iop import ARDUINO\n\nMAX_SAMPLE_RATE             = 166666667\n```\n\n```python:python/pynq/drivers/trace_buffer.py(\u4fee\u6b63\u5f8c)\nfrom pynq import PL\nfrom pynq import MMIO\nfrom pynq.drivers import DMA\nfrom pynq.iop import PMODA\nfrom pynq.iop import PMODB\nfrom pynq.iop import ARDUINO\n\nMAX_SAMPLE_RATE             = 100000000\n```\n\n\n\n", "tags": ["PYNQ", "Vivado", "FPGA", "zynq"]}