
---------- Begin Simulation Statistics ----------
final_tick                               2542181648500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 235885                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   235883                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.80                       # Real time elapsed on the host
host_tick_rate                              683944080                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197876                       # Number of instructions simulated
sim_ops                                       4197876                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012172                       # Number of seconds simulated
sim_ticks                                 12171803500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.641659                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  374255                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               802405                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2746                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            116186                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            867642                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              45120                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          283960                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           238840                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1074670                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71793                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        31981                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197876                       # Number of instructions committed
system.cpu.committedOps                       4197876                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.795779                       # CPI: cycles per instruction
system.cpu.discardedOps                        298395                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620409                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1478769                       # DTB hits
system.cpu.dtb.data_misses                       8729                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   418214                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874394                       # DTB read hits
system.cpu.dtb.read_misses                       7792                       # DTB read misses
system.cpu.dtb.write_accesses                  202195                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      604375                       # DTB write hits
system.cpu.dtb.write_misses                       937                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18160                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3674756                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1162247                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           687936                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17095713                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172539                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1004859                       # ITB accesses
system.cpu.itb.fetch_acv                          961                       # ITB acv
system.cpu.itb.fetch_hits                      997358                       # ITB hits
system.cpu.itb.fetch_misses                      7501                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11229536500     92.23%     92.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9404500      0.08%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19425500      0.16%     92.47% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               917337500      7.53%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12175704000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8171846500     67.12%     67.12% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4003857500     32.88%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24329963                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542539     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839783     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592854     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197876                       # Class of committed instruction
system.cpu.quiesceCycles                        13644                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7234250                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318350                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22787457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22787457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22787457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22787457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116858.753846                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116858.753846                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116858.753846                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116858.753846                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13022493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13022493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13022493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13022493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66782.015385                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66782.015385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66782.015385                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66782.015385                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22437960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22437960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116864.375000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116864.375000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12822996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12822996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66786.437500                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66786.437500                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.288707                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539678727000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.288707                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205544                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205544                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130918                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34912                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88869                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34570                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28979                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28979                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89459                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41354                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210394                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478493                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11409024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11409024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6724032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724473                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18144761                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160207                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002715                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052037                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159772     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160207                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836375039                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378339750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474421500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5721408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4500928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10222336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5721408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5721408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159724                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34912                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34912                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470054253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369783163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839837416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470054253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470054253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183569181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183569181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183569181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470054253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369783163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023406597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000208916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7473                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7473                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414396                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114095                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159724                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123565                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159724                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123565                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10417                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2074                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5786                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045116000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4844622250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13697.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32447.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105655                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82039                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159724                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123565                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83079                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.584119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.333259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.878690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35122     42.28%     42.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24732     29.77%     72.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10250     12.34%     84.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4639      5.58%     89.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2498      3.01%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1453      1.75%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          952      1.15%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          593      0.71%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2840      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83079                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.979392                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.385056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.697660                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1364     18.25%     18.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5612     75.10%     93.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           310      4.15%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.19%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            9      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7473                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7473                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254918                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.763124                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6636     88.80%     88.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               87      1.16%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              504      6.74%     96.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              181      2.42%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.79%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7473                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9555648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7774272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10222336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7908160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12171798500                       # Total gap between requests
system.mem_ctrls.avgGap                      42966.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5087040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4468608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7774272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417936421.665039181709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367127845.926858723164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638711592.739728331566                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123565                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2585151500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2259470750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298418956750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28917.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32128.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415076.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318808140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169439160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569464980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314123940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5318131920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        195545760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7846196220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.620678                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    455836750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11309586750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274425900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145845645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496587000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319965120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     960682320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5251222470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        251890560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7700619015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.660478                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    601592000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11163831500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1000457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              140000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12164603500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1706321                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1706321                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1706321                       # number of overall hits
system.cpu.icache.overall_hits::total         1706321                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89460                       # number of overall misses
system.cpu.icache.overall_misses::total         89460                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5512226000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5512226000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5512226000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5512226000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1795781                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1795781                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1795781                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1795781                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049817                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049817                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049817                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049817                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61616.655488                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61616.655488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61616.655488                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61616.655488                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88869                       # number of writebacks
system.cpu.icache.writebacks::total             88869                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5422767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5422767000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5422767000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5422767000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049817                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049817                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049817                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049817                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60616.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60616.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60616.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60616.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                  88869                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1706321                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1706321                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89460                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5512226000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5512226000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1795781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1795781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049817                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049817                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61616.655488                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61616.655488                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5422767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5422767000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049817                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60616.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60616.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.843760                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1762284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88947                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.812742                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.843760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995789                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3681021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3681021                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335679                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335679                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335679                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335679                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106106                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106106                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106106                       # number of overall misses
system.cpu.dcache.overall_misses::total        106106                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6798418000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6798418000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6798418000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6798418000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441785                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441785                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441785                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073593                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073593                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073593                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073593                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64071.946921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64071.946921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64071.946921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64071.946921                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34736                       # number of writebacks
system.cpu.dcache.writebacks::total             34736                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36640                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36640                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36640                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69466                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69466                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69466                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4421014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4421014500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4421014500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4421014500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048181                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048181                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048181                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048181                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63642.854058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63642.854058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63642.854058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63642.854058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69303                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321307000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321307000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854167                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854167                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66872.850642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66872.850642                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9192                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40474                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2698868000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2698868000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047384                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66681.523941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66681.523941                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531178                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3477111000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3477111000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61607.211198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61607.211198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28992                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722146500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722146500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049338                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59400.748482                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59400.748482                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10307                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          879                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64619500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64619500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078580                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078580                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73514.789534                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73514.789534                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          879                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63740500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63740500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078580                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078580                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72514.789534                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72514.789534                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542181648500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.300680                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398355                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69303                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.177409                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.300680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998509                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998509                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548911564500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1079828                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                  1079804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.76                       # Real time elapsed on the host
host_tick_rate                              771230778                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6215072                       # Number of instructions simulated
sim_ops                                       6215072                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004439                       # Number of seconds simulated
sim_ticks                                  4439018000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.768946                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  100167                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               280039                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                898                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             32838                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            279239                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              16496                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          131063                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           114567                       # Number of indirect misses.
system.cpu.branchPred.lookups                  354625                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   29471                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13266                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1277971                       # Number of instructions committed
system.cpu.committedOps                       1277971                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.887126                       # CPI: cycles per instruction
system.cpu.discardedOps                         87294                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57681                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       421736                       # DTB hits
system.cpu.dtb.data_misses                       1654                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37201                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       255070                       # DTB read hits
system.cpu.dtb.read_misses                       1384                       # DTB read misses
system.cpu.dtb.write_accesses                   20480                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166666                       # DTB write hits
system.cpu.dtb.write_misses                       270                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 717                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1083475                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            319601                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           187330                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6618508                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.145198                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  163111                       # ITB accesses
system.cpu.itb.fetch_acv                           89                       # ITB acv
system.cpu.itb.fetch_hits                      161399                       # ITB hits
system.cpu.itb.fetch_misses                      1712                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.33%      4.33% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.54% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2997     79.60%     84.14% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.82%     86.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.99% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.01% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.16%     93.17% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.37% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.48% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.50%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3765                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5470                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1326     40.71%     40.71% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1903     58.43%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3257                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1325     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1325     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2678                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2940511000     66.21%     66.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40371000      0.91%     67.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 6626000      0.15%     67.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1454012000     32.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4441520000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999246                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.696269                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.822229                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.521519                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.685524                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3903128000     87.88%     87.88% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            538392000     12.12%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8801547                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21471      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804165     62.93%     64.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2349      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251431     19.67%     84.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165661     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30652      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1277971                       # Class of committed instruction
system.cpu.quiesceCycles                        76489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2183039                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152094                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2206681644                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2206681644                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2206681644                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2206681644                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118225.643932                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118225.643932                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118225.643932                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118225.643932                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           284                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   10                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.400000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1272395594                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1272395594                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1272395594                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1272395594                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68170.136298                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68170.136298                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68170.136298                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68170.136298                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4721482                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4721482                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115158.097561                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115158.097561                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2671482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2671482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65158.097561                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65158.097561                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2201960162                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2201960162                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118232.397015                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118232.397015                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1269724112                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1269724112                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68176.767182                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68176.767182                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51401                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27373                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42445                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6170                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6434                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6433                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42446                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8486                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       127337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       127337                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5433024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5433024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1512000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1513487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8138447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76886                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001522                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038980                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76769     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     117      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76886                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1513500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           438139460                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81805500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          225561500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2716544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         952128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3668672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2716544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2716544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1751872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1751872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27373                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27373                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611969584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214490682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826460267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611969584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611969584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      394653052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            394653052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      394653052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611969584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214490682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1221113318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39575.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092227250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4239                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4239                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              156524                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65402                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57323                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69777                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57323                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69777                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2913                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   735                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3915                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3358                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    863195500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  272050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1883383000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15864.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34614.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       110                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38678                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48915                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57323                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69777                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    336                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.286455                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.650315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.920145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14580     40.64%     40.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10810     30.13%     70.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4504     12.56%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1987      5.54%     88.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1101      3.07%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          588      1.64%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          352      0.98%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          260      0.72%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1691      4.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35873                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4239                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.838405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.828923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.411019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1173     27.67%     27.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              33      0.78%     28.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            107      2.52%     30.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           438     10.33%     41.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2036     48.03%     89.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           294      6.94%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            73      1.72%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.78%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            16      0.38%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            13      0.31%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             6      0.14%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-115            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4239                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.289927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271147                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.830444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3608     85.11%     85.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              256      6.04%     91.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              246      5.80%     96.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      1.96%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.64%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.17%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.09%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4239                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3482240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  186432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4419392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3668672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4465728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       995.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1006.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4439018000                       # Total gap between requests
system.mem_ctrls.avgGap                      34925.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2532800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       949440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4419392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570576645.555390834808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213885143.065425723791                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 995578751.877104282379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14877                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69777                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1355093500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    528289500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 112376633250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31925.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35510.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1610511.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            146698440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77956890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           219176580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188217540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     350344800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1925714790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         84176640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2992285680                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.087305                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    201787000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    148200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4092281250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            109620420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58245660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169639260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172489680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     350344800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1909631670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         97763040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2867734530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.029038                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    237773750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    148200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4056405750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               115500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97295644                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              793000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              542500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               45000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6689116000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       477546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           477546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       477546                       # number of overall hits
system.cpu.icache.overall_hits::total          477546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42446                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42446                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42446                       # number of overall misses
system.cpu.icache.overall_misses::total         42446                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2774320500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2774320500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2774320500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2774320500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       519992                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       519992                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       519992                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       519992                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081628                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081628                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081628                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081628                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65361.176554                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65361.176554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65361.176554                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65361.176554                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42445                       # number of writebacks
system.cpu.icache.writebacks::total             42445                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42446                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42446                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42446                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42446                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2731874500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2731874500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2731874500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2731874500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.081628                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.081628                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.081628                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.081628                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64361.176554                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64361.176554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64361.176554                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64361.176554                       # average overall mshr miss latency
system.cpu.icache.replacements                  42445                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       477546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          477546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42446                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42446                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2774320500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2774320500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       519992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       519992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081628                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081628                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65361.176554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65361.176554                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42446                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42446                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2731874500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2731874500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.081628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.081628                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64361.176554                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64361.176554                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997467                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              567856                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42445                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.378631                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997467                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1082430                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1082430                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       385248                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           385248                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       385248                       # number of overall hits
system.cpu.dcache.overall_hits::total          385248                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21847                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21847                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21847                       # number of overall misses
system.cpu.dcache.overall_misses::total         21847                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1447623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1447623500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1447623500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1447623500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       407095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       407095                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       407095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       407095                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053666                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053666                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053666                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053666                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66261.889504                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66261.889504                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66261.889504                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66261.889504                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8749                       # number of writebacks
system.cpu.dcache.writebacks::total              8749                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7264                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7264                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7264                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14583                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14583                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14583                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14583                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    979072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    979072500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    979072500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    979072500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91339000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91339000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035822                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035822                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035822                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035822                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67137.934581                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67137.934581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67137.934581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67137.934581                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102628.089888                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102628.089888                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       237769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          237769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    684377500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    684377500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       247315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       247315                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038599                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71692.593757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71692.593757                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8145                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    590148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    590148000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91339000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91339000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032934                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72455.248619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72455.248619                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194752.665245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194752.665245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12301                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    763246000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    763246000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159780                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076987                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62047.475815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62047.475815                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5863                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6438                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    388924500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    388924500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040293                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60410.764212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60410.764212                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5016                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5016                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          302                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          302                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23574500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23574500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.056788                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.056788                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78061.258278                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78061.258278                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23272500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23272500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.056788                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.056788                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77061.258278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77061.258278                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5198                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5198                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6729916000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              368315                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14878                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.755680                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            850100                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           850100                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2934944359500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 318704                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743808                       # Number of bytes of host memory used
host_op_rate                                   318704                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1771.18                       # Real time elapsed on the host
host_tick_rate                              217952268                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   564481529                       # Number of instructions simulated
sim_ops                                     564481529                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.386033                       # Number of seconds simulated
sim_ticks                                386032795000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             24.137756                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                36326696                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            150497403                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2454                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4129197                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         162631759                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12905317                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        87155486                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         74250169                       # Number of indirect misses.
system.cpu.branchPred.lookups               178232834                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 6333838                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        84770                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   558266457                       # Number of instructions committed
system.cpu.committedOps                     558266457                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.382479                       # CPI: cycles per instruction
system.cpu.discardedOps                      28150787                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                196150160                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    199391506                       # DTB hits
system.cpu.dtb.data_misses                       2752                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                130404392                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    132192254                       # DTB read hits
system.cpu.dtb.read_misses                       1140                       # DTB read misses
system.cpu.dtb.write_accesses                65745768                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    67199252                       # DTB write hits
system.cpu.dtb.write_misses                      1612                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1873                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          330306595                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         149107608                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         74025422                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91385808                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.723338                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               173785738                       # ITB accesses
system.cpu.itb.fetch_acv                          159                       # ITB acv
system.cpu.itb.fetch_hits                   173785487                       # ITB hits
system.cpu.itb.fetch_misses                       251                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    29      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 16155      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                    1091      0.02%      0.28% # number of callpals executed
system.cpu.kern.callpal::rti                     2484      0.04%      0.32% # number of callpals executed
system.cpu.kern.callpal::callsys                 1263      0.02%      0.34% # number of callpals executed
system.cpu.kern.callpal::rdunique             6196766     99.66%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                6217789                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    6220408                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      183                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6809     35.66%     35.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      61      0.32%     35.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     395      2.07%     38.05% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11830     61.95%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                19095                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6808     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       61      0.43%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      395      2.81%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6808     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 14072                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             376918752500     97.66%     97.66% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               120025000      0.03%     97.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               435988000      0.11%     97.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8491547000      2.20%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         385966312500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999853                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.575486                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.736947                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2404                      
system.cpu.kern.mode_good::user                  2404                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              2513                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2404                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.956626                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977832                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        35780853500      9.27%      9.27% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         350185459000     90.73%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       29                       # number of times the context was actually changed
system.cpu.numCycles                        771791549                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       183                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            25644163      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               311098048     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  15533      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1487      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              147986139     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              67198831     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               666      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              646      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              6320936      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                558266457                       # Class of committed instruction
system.cpu.quiesceCycles                       274041                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       680405741                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  5312512                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 647                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        650                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       819841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1639346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        83185                       # number of demand (read+write) misses
system.iocache.demand_misses::total             83185                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        83185                       # number of overall misses
system.iocache.overall_misses::total            83185                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   9800719978                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   9800719978                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   9800719978                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   9800719978                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        83185                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           83185                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        83185                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          83185                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117818.356410                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117818.356410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117818.356410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117818.356410                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           378                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   16                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    23.625000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          83008                       # number of writebacks
system.iocache.writebacks::total                83008                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        83185                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        83185                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        83185                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        83185                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5636798026                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5636798026                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5636798026                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5636798026                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67762.193016                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67762.193016                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67762.193016                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67762.193016                       # average overall mshr miss latency
system.iocache.replacements                     83185                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          177                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              177                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     22357938                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     22357938                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          177                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            177                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 126316.033898                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 126316.033898                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          177                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          177                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13507938                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13507938                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 76316.033898                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 76316.033898                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        83008                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        83008                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   9778362040                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   9778362040                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        83008                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        83008                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117800.236604                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117800.236604                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        83008                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        83008                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5623290088                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5623290088                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67743.953450                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67743.953450                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  83201                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                83201                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               748665                       # Number of tag accesses
system.iocache.tags.data_accesses              748665                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 629                       # Transaction distribution
system.membus.trans_dist::ReadResp             603348                       # Transaction distribution
system.membus.trans_dist::WriteReq               1451                       # Transaction distribution
system.membus.trans_dist::WriteResp              1451                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       391450                       # Transaction distribution
system.membus.trans_dist::WritebackClean       278286                       # Transaction distribution
system.membus.trans_dist::CleanEvict           149770                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133778                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133779                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         278286                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        324433                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         83008                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       166388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       166388                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       834858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       834858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         4160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1374122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1378282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2379528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5313664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5313664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     35620608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     35620608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         6575                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     49054528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     49061103                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                89995375                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              159                       # Total snoops (count)
system.membus.snoopTraffic                      10176                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            821603                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000195                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013954                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  821443     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     160      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              821603                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4217500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4406786860                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             952688                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2467499500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1484842500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       17810304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       29314176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           47125632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     17810304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17810304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25052800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25052800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          278286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          458034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              736338                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       391450                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             391450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          46136764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          75937009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             122076758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     46136764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         46136764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       64898113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             64898113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       64898113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         46136764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         75937009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186974871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    668456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    263639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    445910.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        17.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000580200750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        40305                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        40305                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2055290                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             630450                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      736338                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     669736                       # Number of write requests accepted
system.mem_ctrls.readBursts                    736338                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   669736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26772                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1280                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             40817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             40142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             50492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             43003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             47932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             42387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            52001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            72479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            49966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            58286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            41445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            40381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             57133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             49311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             42303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            47605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            52149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            33359                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10964241500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3547830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             24268604000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15452.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34202.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       317                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   418759                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  456175                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                736338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               669736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  644131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   63781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  35489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  36479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  37202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  39766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  40178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  40299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  40996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       503091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.305637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.778819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.679296                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       259125     51.51%     51.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       144993     28.82%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        44438      8.83%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18544      3.69%     92.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9005      1.79%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4986      0.99%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3148      0.63%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2321      0.46%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        16531      3.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       503091                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        40305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.604466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.496748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4890     12.13%     12.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4460     11.07%     23.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         24273     60.22%     83.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4521     11.22%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1600      3.97%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           433      1.07%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            84      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            19      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            13      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         40305                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        40305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.584841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.496392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.887823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         39680     98.45%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           463      1.15%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            40      0.10%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            26      0.06%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            18      0.04%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             7      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            10      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             8      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            11      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             4      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-155            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         40305                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45412224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1713408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                42780928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                47125632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42863104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       117.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    122.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  386032477000                       # Total gap between requests
system.mem_ctrls.avgGap                     274546.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16872896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28538240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         1088                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     42780928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 43708452.283179722726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 73926983.327932029963                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2818.413394126268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110822004.125323086977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       278286                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       458034                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       669736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   9156113500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  15110820250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1670250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9133265311750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32901.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32990.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     92791.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13637112.70                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2181298560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1159395270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2890821780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1902977100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30473236560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     121718804340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45736547520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       206063081130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.796827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 117768947250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12890540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 255373307750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1410721200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            749835075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2175479460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1586342340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30473236560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      73486381320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      86353324800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       196235320755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.338471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 223750203000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12890540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 149392052000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  806                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 806                       # Transaction distribution
system.iobus.trans_dist::WriteReq               84459                       # Transaction distribution
system.iobus.trans_dist::WriteResp              84459                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2928                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4160                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       166370                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       166370                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  170530                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1647                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6575                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      5313928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      5313928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  5320503                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1325000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                66500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            83362000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2709000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           433416978                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2826000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 366                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           183                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283618.688453                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          183    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             183                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    385886395000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    146400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    177408559                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        177408559                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    177408559                       # number of overall hits
system.cpu.icache.overall_hits::total       177408559                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       278285                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         278285                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       278285                       # number of overall misses
system.cpu.icache.overall_misses::total        278285                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  18467026500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18467026500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  18467026500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18467026500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    177686844                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    177686844                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    177686844                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    177686844                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001566                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001566                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001566                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001566                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66360.121818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66360.121818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66360.121818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66360.121818                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       278286                       # number of writebacks
system.cpu.icache.writebacks::total            278286                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       278285                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       278285                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       278285                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       278285                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  18188740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18188740500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  18188740500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18188740500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001566                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001566                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001566                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001566                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65360.118224                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65360.118224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65360.118224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65360.118224                       # average overall mshr miss latency
system.cpu.icache.replacements                 278286                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    177408559                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       177408559                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       278285                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        278285                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  18467026500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18467026500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    177686844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    177686844                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66360.121818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66360.121818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       278285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       278285                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  18188740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18188740500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65360.118224                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65360.118224                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           177694735                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            278798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            637.360150                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         355651974                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        355651974                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    179866671                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        179866671                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    179866671                       # number of overall hits
system.cpu.dcache.overall_hits::total       179866671                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       567405                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         567405                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       567405                       # number of overall misses
system.cpu.dcache.overall_misses::total        567405                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  36615236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  36615236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  36615236000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  36615236000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    180434076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    180434076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    180434076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    180434076                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003145                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003145                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003145                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003145                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64531.042201                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64531.042201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64531.042201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64531.042201                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       308442                       # number of writebacks
system.cpu.dcache.writebacks::total            308442                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       112607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       112607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       112607                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       112607                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       454798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       454798                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       454798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       454798                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2080                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2080                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29261946500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29261946500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29261946500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29261946500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     98529500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     98529500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002521                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002521                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64340.534699                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64340.534699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64340.534699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64340.534699                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 47369.951923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 47369.951923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 458035                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    125340601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       125340601                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       321551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        321551                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21812764500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21812764500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    125662152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    125662152                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67836.095985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67836.095985                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          549                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       321002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       321002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          629                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          629                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21453755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21453755000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     98529500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     98529500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66833.711316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66833.711316                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156644.674086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156644.674086                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     54526070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       54526070                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       245854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       245854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14802471500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14802471500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     54771924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     54771924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004489                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60208.381804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60208.381804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       112058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       112058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       133796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       133796                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1451                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1451                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7808191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7808191500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58358.930760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58358.930760                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     12415806                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     12415806                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3260                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3260                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    255977500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    255977500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     12419066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     12419066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78520.705521                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78520.705521                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3254                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3254                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    252357500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    252357500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000262                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000262                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77553.011678                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77553.011678                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     12419031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     12419031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     12419031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     12419031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 386032795000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           205233067                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            459059                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            447.073398                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         411002381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        411002381                       # Number of data accesses

---------- End Simulation Statistics   ----------
