Warning (10268): Verilog HDL information at top.v(115): always construct contains both blocking and non-blocking assignments File: E:/github/line_follower/top.v Line: 115
Warning (10268): Verilog HDL information at uart.v(57): always construct contains both blocking and non-blocking assignments File: E:/github/line_follower/uart.v Line: 57
Warning (10268): Verilog HDL information at top_color.v(20): always construct contains both blocking and non-blocking assignments File: E:/github/line_follower/top_color.v Line: 20
