module slowClock( input logic clk,
						output logic slowclk1,
						output logic slowclk2
						);
			
		logic slowclk1, slowclk2
		logic [3:0] counter1, counter2;
		
		
		assign slowclk1 = 1;
		assign slowclk2 = 1;
		
		
		if(counter1 = 4'b0011)
		begin
		counter = 4'b0000;
		slowclk1 = 1;
		end
		else
		slowclk1 = 0;
		endmodule
