# RUN: python %s | FileCheck %s


import wave_lang.kernel.lang as tkl
import wave_lang.kernel.wave as tkw
from wave_lang.kernel.lang.global_symbols import *
from wave_lang.kernel.wave.compile import WaveCompileOptions, wave_compile
from wave_lang.kernel.wave.utils.general_utils import (
    run_test,
)
from wave_lang.support.location_config import (
    LocationCaptureConfig,
    LocationCaptureLevel,
)

M = tkl.sym.M
N = tkl.sym.N
K = tkl.sym.K
B = tkl.sym.B
BLOCK_M = tkl.sym.BLOCK_M
BLOCK_N = tkl.sym.BLOCK_N
BLOCK_K = tkl.sym.BLOCK_K
BLOCK_B = tkl.sym.BLOCK_B
LOAD_ELEMS_PER_THREAD = tkl.sym.LOAD_ELEMS_PER_THREAD
STORE_ELEMS_PER_THREAD = tkl.sym.STORE_ELEMS_PER_THREAD
ADDRESS_SPACE = tkl.sym.ADDRESS_SPACE
ADDRESS_SPACE_0 = tkl.sym.ADDRESS_SPACE_0


def get_wave_compile_options(
    canonicalize: bool = False,
    dynamic_symbols=[],
    additional_symbols={},
    location_capture_config=LocationCaptureConfig(
        level=LocationCaptureLevel.FILE_LINE_COL
    ),
    drop_debug_info_before_mlir=True,
):
    bindings = {
        M: 16,
        N: 16,
        K: 16,
        BLOCK_M: 16,
        BLOCK_N: 16,
        BLOCK_K: 16,
        ADDRESS_SPACE: GLOBAL_ADDRESS_SPACE,
    }
    bindings.update(additional_symbols)

    # Remove dynamic symbols from the bindings.
    for sym in dynamic_symbols:
        if sym in bindings:
            del bindings[sym]

    return WaveCompileOptions(
        subs=bindings,
        canonicalize=canonicalize,
        dynamic_symbols=dynamic_symbols,
        compile_to_mlir=True,
        location_capture_config=location_capture_config,
        drop_debug_info_before_mlir=drop_debug_info_before_mlir,
    )


@run_test
def test_read_write():
    constraints: list[tkw.Constraint] = [
        tkw.HardwareConstraint(threads_per_wave=64, vector_shapes={M: 16, N: 16})
    ]
    constraints += [tkw.WorkgroupConstraint(M, BLOCK_M, 0)]
    constraints += [tkw.WorkgroupConstraint(N, BLOCK_N, 1)]
    constraints += [tkw.WaveConstraint(M, BLOCK_M)]
    constraints += [tkw.WaveConstraint(N, BLOCK_N)]

    @tkw.wave(constraints)
    def read_write(
        a: tkl.Memory[M, N, ADDRESS_SPACE, tkl.f16],
        b: tkl.Memory[M, N, ADDRESS_SPACE, tkl.f16],
    ):
        res = tkw.read(a)
        tkw.write(res, b)

    options = get_wave_compile_options(canonicalize=True)
    # Compile to AMDGCN assembly (for lit tests, no clang++).
    options.compile_to_asm = True

    read_write = wave_compile(options, read_write)
    print(read_write.asm)

    # CHECK-LABEL:    test_read_write
    # CHECK:          .text
    # CHECK:          .protected read_write
    # CHECK:          .globl read_write
    # CHECK:          .p2align 8
    # CHECK:          .type read_write,@function
    # CHECK:          .section .rodata,#alloc
    # CHECK:          .p2align 6
    # CHECK:          .amdhsa_kernel read_write
    # CHECK:          .amdhsa_user_sgpr_kernarg_segment_ptr 1
    # CHECK:          .amdhsa_accum_offset {{[0-9]+}}
    # CHECK:          .amdhsa_next_free_vgpr {{[0-9]+}}
    # CHECK:          .amdhsa_next_free_sgpr {{[0-9]+}}
    # CHECK:          .amdhsa_group_segment_fixed_size 0
    # CHECK:          .amdhsa_private_segment_fixed_size 0
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_x {{[01]}}
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_y {{[01]}}
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_z {{[01]}}
    # CHECK:          .amdhsa_system_vgpr_workitem_id {{[0-9]+}}
    # CHECK:          .amdhsa_float_denorm_mode_32 3
    # CHECK:          .amdhsa_float_denorm_mode_16_64 3
    # CHECK:          .end_amdhsa_kernel
    # CHECK:          .text
    # CHECK:          # SRD upper word (gfx9xx): data_format=4 => 0x20000
    # CHECK:          .set Srd127_96, 131072
    # CHECK:          read_write:
    # CHECK:              s_load_dwordx2 s[{{[0-9]+}}:{{[0-9]+}}], s[0:1], {{[0-9]+}}
    # CHECK:              s_load_dwordx2 s[{{[0-9]+}}:{{[0-9]+}}], s[0:1], {{[0-9]+}}
    # CHECK:              s_waitcnt lgkmcnt(0)
    # CHECK:              s_mov_b32 s{{[0-9]+}}, {{.*}}
    # CHECK:              s_mov_b32 s{{[0-9]+}}, {{.*}}
    # CHECK:              s_mov_b32 s{{[0-9]+}}, {{.*}}
    # CHECK:              s_mov_b32 s{{[0-9]+}}, {{.*}}
    # CHECK:              v_mbcnt_lo_u32_b32 v{{[0-9]+}}, -1
    # CHECK:              v_mbcnt_hi_u32_b32 v{{[0-9]+}}, -1, v{{[0-9]+}}
    # CHECK:              v_lshlrev_b32 v{{[0-9]+}}, {{[0-9]+}}, v{{[0-9]+}}
    # CHECK:              buffer_load_dwordx4 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              buffer_load_dwordx4 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen offset:16
    # CHECK:              s_waitcnt vmcnt({{[0-9]+}})
    # CHECK:              buffer_store_dwordx4 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              s_waitcnt vmcnt({{[0-9]+}})
    # CHECK:              buffer_store_dwordx4 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen offset:16
    # CHECK:              s_endpgm


@run_test
def test_mma():
    constraints: list[tkw.Constraint] = [tkw.WorkgroupConstraint(M, BLOCK_M, 0)]
    constraints += [tkw.WorkgroupConstraint(N, BLOCK_N, 1)]
    constraints += [tkw.WaveConstraint(M, BLOCK_M)]
    constraints += [tkw.WaveConstraint(N, BLOCK_N)]

    constraints += [
        tkw.HardwareConstraint(
            threads_per_wave=64,
            mma_type=tkw.MMAType.F32_16x16x16_F16,
        )
    ]

    @tkw.wave(constraints)
    def mma(
        a: tkl.Memory[M, K, ADDRESS_SPACE, tkl.f16],
        b: tkl.Memory[N, K, ADDRESS_SPACE, tkl.f16],
        c: tkl.Memory[M, N, ADDRESS_SPACE_0, tkl.f32],
    ):
        c_reg = tkl.Register[M, N, tkl.f32](0.0)
        a_reg = tkw.read(a, elements_per_thread=LOAD_ELEMS_PER_THREAD)
        b_reg = tkw.read(b, elements_per_thread=LOAD_ELEMS_PER_THREAD)
        acc = tkw.mma(a_reg, b_reg, c_reg)
        tkw.write(acc, c, elements_per_thread=STORE_ELEMS_PER_THREAD)

    compile_options = WaveCompileOptions(
        subs={
            M: 16,
            N: 16,
            K: 16,
            BLOCK_M: 16,
            BLOCK_N: 16,
            LOAD_ELEMS_PER_THREAD: 4,
            STORE_ELEMS_PER_THREAD: 4,
            ADDRESS_SPACE: SHARED_ADDRESS_SPACE,
            ADDRESS_SPACE_0: GLOBAL_ADDRESS_SPACE,
        },
        canonicalize=True,
        compile_to_mlir=True,
    )
    # Compile to AMDGCN assembly (for lit tests, no clang++).
    compile_options.compile_to_asm = True
    mma = wave_compile(compile_options, mma)
    print(mma.asm)

    # CHECK-LABEL:    test_mma
    # CHECK:          .text
    # CHECK:          .protected mma
    # CHECK:          .globl mma
    # CHECK:          .p2align 8
    # CHECK:          .type mma,@function
    # CHECK:          .section .rodata,#alloc
    # CHECK:          .p2align 6
    # CHECK:          .amdhsa_kernel mma
    # CHECK:          .amdhsa_user_sgpr_kernarg_segment_ptr 1
    # CHECK:          .amdhsa_accum_offset {{[0-9]+}}
    # CHECK:          .amdhsa_next_free_vgpr {{[0-9]+}}
    # CHECK:          .amdhsa_next_free_sgpr {{[0-9]+}}
    # CHECK:          .amdhsa_group_segment_fixed_size {{[0-9]+}}
    # CHECK:          .amdhsa_private_segment_fixed_size 0
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_x {{[01]}}
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_y {{[01]}}
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_z {{[01]}}
    # CHECK:          .amdhsa_system_vgpr_workitem_id {{[0-9]+}}
    # CHECK:          .amdhsa_float_denorm_mode_32 3
    # CHECK:          .amdhsa_float_denorm_mode_16_64 3
    # CHECK:          .end_amdhsa_kernel
    # CHECK:          .text
    # CHECK:          # SRD upper word (gfx9xx): data_format=4 => 0x20000
    # CHECK:          .set Srd127_96, 131072
    # CHECK:          mma:
    # CHECK:              s_load_dwordx2 s[{{[0-9]+}}:{{[0-9]+}}], s[0:1], {{[0-9x]+}}
    # CHECK:              s_load_dwordx2 s[{{[0-9]+}}:{{[0-9]+}}], s[0:1], {{[0-9x]+}}
    # CHECK:              s_load_dwordx2 s[{{[0-9]+}}:{{[0-9]+}}], s[0:1], {{[0-9x]+}}
    # CHECK:              s_waitcnt lgkmcnt(0)
    # CHECK:              s_mov_b32 s{{[0-9]+}}, {{.*}}
    # CHECK:              s_mov_b32 s{{[0-9]+}}, {{.*}}
    # CHECK:              v_mbcnt_lo_u32_b32 v{{[0-9]+}}, -1
    # CHECK:              v_mbcnt_hi_u32_b32 v{{[0-9]+}}, -1, v{{[0-9]+}}
    # CHECK:              buffer_load_dwordx2 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              s_waitcnt vmcnt(0)
    # CHECK:              ds_write_b64 v{{[0-9]+}}, v[{{[0-9]+}}:{{[0-9]+}}]
    # CHECK:              buffer_load_dwordx2 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              s_waitcnt vmcnt(0)
    # CHECK:              ds_write_b64 v{{[0-9]+}}, v[{{[0-9]+}}:{{[0-9]+}}]
    # CHECK:              s_barrier
    # CHECK:              ds_read_b64 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}
    # CHECK:              ds_read_b64 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}
    # CHECK:              v_mfma_f32_16x16x16_f16 v[{{[0-9]+}}:{{[0-9]+}}], v[{{[0-9]+}}:{{[0-9]+}}], v[{{[0-9]+}}:{{[0-9]+}}], 0
    # CHECK:              buffer_store_dword v{{.*}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              buffer_store_dword v{{.*}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              buffer_store_dword v{{.*}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              buffer_store_dword v{{.*}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              s_endpgm


@run_test
def test_mma_16x16x32():
    """
    Test MMA with 16x16x32 variant (F32_16x16x32_F16).

    This variant uses K=32 instead of K=16, requiring 8 elements per thread
    for loads (vs 4 for 16x16x16). The MFMA instruction is v_mfma_f32_16x16x32_f16.
    """
    constraints: list[tkw.Constraint] = [tkw.WorkgroupConstraint(M, BLOCK_M, 0)]
    constraints += [tkw.WorkgroupConstraint(N, BLOCK_N, 1)]
    constraints += [tkw.WaveConstraint(M, BLOCK_M)]
    constraints += [tkw.WaveConstraint(N, BLOCK_N)]

    constraints += [
        tkw.HardwareConstraint(
            threads_per_wave=64,
            mma_type=tkw.MMAType.F32_16x16x32_F16,
        )
    ]

    @tkw.wave(constraints)
    def mma_16x16x32(
        a: tkl.Memory[M, K, ADDRESS_SPACE, tkl.f16],
        b: tkl.Memory[N, K, ADDRESS_SPACE, tkl.f16],
        c: tkl.Memory[M, N, ADDRESS_SPACE_0, tkl.f32],
    ):
        c_reg = tkl.Register[M, N, tkl.f32](0.0)
        a_reg = tkw.read(a, elements_per_thread=LOAD_ELEMS_PER_THREAD)
        b_reg = tkw.read(b, elements_per_thread=LOAD_ELEMS_PER_THREAD)
        acc = tkw.mma(a_reg, b_reg, c_reg)
        tkw.write(acc, c, elements_per_thread=STORE_ELEMS_PER_THREAD)

    compile_options = WaveCompileOptions(
        subs={
            M: 16,
            N: 16,
            K: 32,
            BLOCK_M: 16,
            BLOCK_N: 16,
            LOAD_ELEMS_PER_THREAD: 8,
            STORE_ELEMS_PER_THREAD: 4,
            ADDRESS_SPACE: SHARED_ADDRESS_SPACE,
            ADDRESS_SPACE_0: GLOBAL_ADDRESS_SPACE,
        },
        canonicalize=True,
        compile_to_mlir=True,
    )
    # Compile to AMDGCN assembly (for lit tests, no clang++).
    compile_options.compile_to_asm = True
    mma_16x16x32 = wave_compile(compile_options, mma_16x16x32)
    print(mma_16x16x32.asm)

    # CHECK-LABEL:    test_mma_16x16x32
    # CHECK:          .text
    # CHECK:          .protected mma_16x16x32
    # CHECK:          .globl mma_16x16x32
    # CHECK:          .p2align 8
    # CHECK:          .type mma_16x16x32,@function
    # CHECK:          .section .rodata,#alloc
    # CHECK:          .p2align 6
    # CHECK:          .amdhsa_kernel mma_16x16x32
    # CHECK:          .amdhsa_user_sgpr_kernarg_segment_ptr 1
    # CHECK:          .amdhsa_accum_offset {{[0-9]+}}
    # CHECK:          .amdhsa_next_free_vgpr {{[0-9]+}}
    # CHECK:          .amdhsa_next_free_sgpr {{[0-9]+}}
    # CHECK:          .amdhsa_group_segment_fixed_size {{[0-9]+}}
    # CHECK:          .amdhsa_private_segment_fixed_size 0
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_x {{[01]}}
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_y {{[01]}}
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_z {{[01]}}
    # CHECK:          .amdhsa_system_vgpr_workitem_id {{[0-9]+}}
    # CHECK:          .amdhsa_float_denorm_mode_32 3
    # CHECK:          .amdhsa_float_denorm_mode_16_64 3
    # CHECK:          .end_amdhsa_kernel
    # CHECK:          .text
    # CHECK:          mma_16x16x32:
    # CHECK:              s_load_dwordx2 s[{{[0-9]+}}:{{[0-9]+}}], s[0:1], {{[0-9x]+}}
    # CHECK:              s_load_dwordx2 s[{{[0-9]+}}:{{[0-9]+}}], s[0:1], {{[0-9x]+}}
    # CHECK:              s_load_dwordx2 s[{{[0-9]+}}:{{[0-9]+}}], s[0:1], {{[0-9x]+}}
    # CHECK:              s_waitcnt lgkmcnt(0)
    # CHECK:              v_mbcnt_lo_u32_b32 v{{[0-9]+}}, -1
    # CHECK:              v_mbcnt_hi_u32_b32 v{{[0-9]+}}, -1, v{{[0-9]+}}
    # CHECK:              buffer_load_dwordx4 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              ds_write_b128 v{{[0-9]+}}, v[{{[0-9]+}}:{{[0-9]+}}]
    # CHECK:              buffer_load_dwordx4 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              ds_write_b128 v{{[0-9]+}}, v[{{[0-9]+}}:{{[0-9]+}}]
    # CHECK:              s_barrier
    # CHECK:              ds_read_b128 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}
    # CHECK:              ds_read_b128 v[{{[0-9]+}}:{{[0-9]+}}], v{{[0-9]+}}
    # CHECK:              v_mfma_f32_16x16x32_f16 v[{{[0-9]+}}:{{[0-9]+}}], v[{{[0-9]+}}:{{[0-9]+}}], v[{{[0-9]+}}:{{[0-9]+}}], 0
    # CHECK:              buffer_store_dword v{{.*}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              buffer_store_dword v{{.*}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              buffer_store_dword v{{.*}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              buffer_store_dword v{{.*}}, v{{[0-9]+}}, s[{{[0-9]+}}:{{[0-9]+}}], 0 offen
    # CHECK:              s_endpgm


@run_test
def test_mma_multi_workgroup_multi_wave():
    """
    Test MMA with multi-workgroup, multi-wave constraint structure.

    Uses 1024x1024x16 shape to test multi-workgroup code generation.
    With BLOCK_M=16, BLOCK_N=16, this creates a 64x64 grid of workgroups.

    Note: This test verifies that the constraint structure and assembly
    generation work correctly for the multi-workgroup case. The centralized
    ticketing system ensures uniform VMEM/LGKM ticket issuance across all
    workgroups and waves.
    """
    constraints: list[tkw.Constraint] = [tkw.WorkgroupConstraint(M, BLOCK_M, 0)]
    constraints += [tkw.WorkgroupConstraint(N, BLOCK_N, 1)]
    constraints += [tkw.WaveConstraint(M, BLOCK_M)]
    constraints += [tkw.WaveConstraint(N, BLOCK_N)]

    constraints += [
        tkw.HardwareConstraint(
            threads_per_wave=64,
            mma_type=tkw.MMAType.F32_16x16x16_F16,
        )
    ]

    @tkw.wave(constraints)
    def mma_multi(
        a: tkl.Memory[M, K, ADDRESS_SPACE, tkl.f16],
        b: tkl.Memory[N, K, ADDRESS_SPACE, tkl.f16],
        c: tkl.Memory[M, N, ADDRESS_SPACE_0, tkl.f32],
    ):
        c_reg = tkl.Register[M, N, tkl.f32](0.0)
        a_reg = tkw.read(a, elements_per_thread=LOAD_ELEMS_PER_THREAD)
        b_reg = tkw.read(b, elements_per_thread=LOAD_ELEMS_PER_THREAD)
        acc = tkw.mma(a_reg, b_reg, c_reg)
        tkw.write(acc, c, elements_per_thread=STORE_ELEMS_PER_THREAD)

    compile_options = WaveCompileOptions(
        subs={
            M: 1024,
            N: 1024,
            K: 16,
            BLOCK_M: 16,
            BLOCK_N: 16,
            LOAD_ELEMS_PER_THREAD: 4,
            STORE_ELEMS_PER_THREAD: 4,
            ADDRESS_SPACE: SHARED_ADDRESS_SPACE,
            ADDRESS_SPACE_0: GLOBAL_ADDRESS_SPACE,
        },
        canonicalize=True,
        compile_to_mlir=True,
    )
    # Compile to AMDGCN assembly (for lit tests, no clang++).
    compile_options.compile_to_asm = True
    mma_multi = wave_compile(compile_options, mma_multi)
    print(mma_multi.asm)

    # CHECK-LABEL:    test_mma_multi_workgroup_multi_wave
    # CHECK:          .protected mma_multi
    # CHECK:          .amdhsa_kernel mma_multi
    # CHECK:          .amdhsa_user_sgpr_kernarg_segment_ptr 1
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_x 1
    # CHECK:          .amdhsa_system_sgpr_workgroup_id_y 1
    # CHECK:          mma_multi:
    # CHECK:          v_mfma_f32_16x16x16_f16
    # CHECK:          buffer_store_dword
    # CHECK:          s_endpgm


@run_test
def test_cse_intermediate_caching():
    """
    Test that expression-level CSE caches intermediate results in Add/Mul.

    This test creates a kernel with 4 tensor reads that share address calculation
    patterns. The expression emitter computes addresses like:
        base + (lane_id % 64) + ((lane_id / 16) << 4) + ...

    When computing 'a + b + c', the emitter now caches the intermediate 'a + b',
    so if another expression needs 'a + b', it reuses the cached register instead
    of emitting a duplicate v_add_u32/v_or_b32.

    Without intermediate caching: ~4x address calc instructions (one per read)
    With intermediate caching: shared intermediates are computed once

    Verifies:
    - Lane ID computation (v_mbcnt_lo/hi) appears only once
    - All 4 buffer loads execute correctly
    - No duplicate lane_id computations before s_endpgm
    """
    constraints: list[tkw.Constraint] = [tkw.WorkgroupConstraint(M, BLOCK_M, 0)]
    constraints += [tkw.WorkgroupConstraint(N, BLOCK_N, 1)]
    constraints += [tkw.WaveConstraint(M, BLOCK_M)]
    constraints += [tkw.WaveConstraint(N, BLOCK_N)]

    constraints += [
        tkw.HardwareConstraint(
            threads_per_wave=64,
            mma_type=tkw.MMAType.F32_16x16x16_F16,
        )
    ]

    @tkw.wave(constraints)
    def cse_test(
        a: tkl.Memory[M, K, ADDRESS_SPACE, tkl.f16],
        b: tkl.Memory[M, K, ADDRESS_SPACE, tkl.f16],
        c: tkl.Memory[N, K, ADDRESS_SPACE, tkl.f16],
        d: tkl.Memory[N, K, ADDRESS_SPACE, tkl.f16],
        out: tkl.Memory[M, N, ADDRESS_SPACE_0, tkl.f32],
    ):
        # Initialize accumulator
        acc = tkl.Register[M, N, tkl.f32](0.0)

        # Read from 4 tensors - a and b have same layout, c and d have same layout
        # This generates address calculations with shared intermediate expressions
        a_reg = tkw.read(a, elements_per_thread=LOAD_ELEMS_PER_THREAD)
        b_reg = tkw.read(b, elements_per_thread=LOAD_ELEMS_PER_THREAD)
        c_reg = tkw.read(c, elements_per_thread=LOAD_ELEMS_PER_THREAD)
        d_reg = tkw.read(d, elements_per_thread=LOAD_ELEMS_PER_THREAD)

        # Use MMA to consume the reads (prevents DCE)
        acc = tkw.mma(a_reg, c_reg, acc)
        acc = tkw.mma(b_reg, d_reg, acc)

        tkw.write(acc, out, elements_per_thread=STORE_ELEMS_PER_THREAD)

    compile_options = WaveCompileOptions(
        subs={
            M: 16,
            N: 16,
            K: 16,
            BLOCK_M: 16,
            BLOCK_N: 16,
            LOAD_ELEMS_PER_THREAD: 4,
            STORE_ELEMS_PER_THREAD: 4,
            ADDRESS_SPACE: SHARED_ADDRESS_SPACE,
            ADDRESS_SPACE_0: GLOBAL_ADDRESS_SPACE,
        },
        canonicalize=True,
        compile_to_mlir=True,
    )
    compile_options.compile_to_asm = True
    cse_test = wave_compile(compile_options, cse_test)
    print(cse_test.asm)

    # CHECK-LABEL:    test_cse_intermediate_caching
    # CHECK:          .protected cse_test
    # CHECK:          .amdhsa_kernel cse_test
    # CHECK:          cse_test:

    # Lane ID computation should appear exactly ONCE at the start.
    # v_mbcnt_lo_u32_b32 computes low 32 bits of lane mask popcount
    # v_mbcnt_hi_u32_b32 combines with high bits to get full lane_id (0-63)
    # Without CSE intermediate caching, this would be duplicated per tensor.
    # CHECK:          v_mbcnt_lo_u32_b32 v[[LANEID_LO:[0-9]+]], -1
    # CHECK:          v_mbcnt_hi_u32_b32 v[[LANEID:[0-9]+]], -1, v[[LANEID_LO]]

    # All 4 buffer loads should be present (reading from a, b, c, d tensors)
    # CHECK:          buffer_load_dwordx2
    # CHECK:          buffer_load_dwordx2
    # CHECK:          buffer_load_dwordx2
    # CHECK:          buffer_load_dwordx2

    # Both MMA instructions should execute
    # CHECK:          v_mfma_f32_16x16x16_f16
    # CHECK:          v_mfma_f32_16x16x16_f16

    # CSE verification: After the initial v_mbcnt pair, there should be NO more
    # v_mbcnt_lo instructions before s_endpgm. Without intermediate caching,
    # we would see 4 pairs (one per tensor read).
    # CHECK-NOT:      v_mbcnt_lo_u32_b32 v{{[0-9]+}}, -1{{$}}

    # CHECK:          s_endpgm
