
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//more_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401950 <.init>:
  401950:	stp	x29, x30, [sp, #-16]!
  401954:	mov	x29, sp
  401958:	bl	401ef0 <tigetstr@plt+0x60>
  40195c:	ldp	x29, x30, [sp], #16
  401960:	ret

Disassembly of section .plt:

0000000000401970 <mbrtowc@plt-0x20>:
  401970:	stp	x16, x30, [sp, #-16]!
  401974:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401978:	ldr	x17, [x16, #4088]
  40197c:	add	x16, x16, #0xff8
  401980:	br	x17
  401984:	nop
  401988:	nop
  40198c:	nop

0000000000401990 <mbrtowc@plt>:
  401990:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401994:	ldr	x17, [x16]
  401998:	add	x16, x16, #0x0
  40199c:	br	x17

00000000004019a0 <memcpy@plt>:
  4019a0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019a4:	ldr	x17, [x16, #8]
  4019a8:	add	x16, x16, #0x8
  4019ac:	br	x17

00000000004019b0 <memmove@plt>:
  4019b0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019b4:	ldr	x17, [x16, #16]
  4019b8:	add	x16, x16, #0x10
  4019bc:	br	x17

00000000004019c0 <ngettext@plt>:
  4019c0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019c4:	ldr	x17, [x16, #24]
  4019c8:	add	x16, x16, #0x18
  4019cc:	br	x17

00000000004019d0 <_exit@plt>:
  4019d0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019d4:	ldr	x17, [x16, #32]
  4019d8:	add	x16, x16, #0x20
  4019dc:	br	x17

00000000004019e0 <strlen@plt>:
  4019e0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019e4:	ldr	x17, [x16, #40]
  4019e8:	add	x16, x16, #0x28
  4019ec:	br	x17

00000000004019f0 <fputs@plt>:
  4019f0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019f4:	ldr	x17, [x16, #48]
  4019f8:	add	x16, x16, #0x30
  4019fc:	br	x17

0000000000401a00 <exit@plt>:
  401a00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a04:	ldr	x17, [x16, #56]
  401a08:	add	x16, x16, #0x38
  401a0c:	br	x17

0000000000401a10 <dup@plt>:
  401a10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a14:	ldr	x17, [x16, #64]
  401a18:	add	x16, x16, #0x40
  401a1c:	br	x17

0000000000401a20 <setupterm@plt>:
  401a20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a24:	ldr	x17, [x16, #72]
  401a28:	add	x16, x16, #0x48
  401a2c:	br	x17

0000000000401a30 <sigprocmask@plt>:
  401a30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a34:	ldr	x17, [x16, #80]
  401a38:	add	x16, x16, #0x50
  401a3c:	br	x17

0000000000401a40 <__sigsetjmp@plt>:
  401a40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a44:	ldr	x17, [x16, #88]
  401a48:	add	x16, x16, #0x58
  401a4c:	br	x17

0000000000401a50 <putp@plt>:
  401a50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a54:	ldr	x17, [x16, #96]
  401a58:	add	x16, x16, #0x60
  401a5c:	br	x17

0000000000401a60 <sprintf@plt>:
  401a60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a64:	ldr	x17, [x16, #104]
  401a68:	add	x16, x16, #0x68
  401a6c:	br	x17

0000000000401a70 <__cxa_atexit@plt>:
  401a70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a74:	ldr	x17, [x16, #112]
  401a78:	add	x16, x16, #0x70
  401a7c:	br	x17

0000000000401a80 <fputc@plt>:
  401a80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a84:	ldr	x17, [x16, #120]
  401a88:	add	x16, x16, #0x78
  401a8c:	br	x17

0000000000401a90 <kill@plt>:
  401a90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a94:	ldr	x17, [x16, #128]
  401a98:	add	x16, x16, #0x80
  401a9c:	br	x17

0000000000401aa0 <fork@plt>:
  401aa0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401aa4:	ldr	x17, [x16, #136]
  401aa8:	add	x16, x16, #0x88
  401aac:	br	x17

0000000000401ab0 <tcgetattr@plt>:
  401ab0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ab4:	ldr	x17, [x16, #144]
  401ab8:	add	x16, x16, #0x90
  401abc:	br	x17

0000000000401ac0 <fileno@plt>:
  401ac0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ac4:	ldr	x17, [x16, #152]
  401ac8:	add	x16, x16, #0x98
  401acc:	br	x17

0000000000401ad0 <signal@plt>:
  401ad0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ad4:	ldr	x17, [x16, #160]
  401ad8:	add	x16, x16, #0xa0
  401adc:	br	x17

0000000000401ae0 <fclose@plt>:
  401ae0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ae4:	ldr	x17, [x16, #168]
  401ae8:	add	x16, x16, #0xa8
  401aec:	br	x17

0000000000401af0 <fopen@plt>:
  401af0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401af4:	ldr	x17, [x16, #176]
  401af8:	add	x16, x16, #0xb0
  401afc:	br	x17

0000000000401b00 <malloc@plt>:
  401b00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b04:	ldr	x17, [x16, #184]
  401b08:	add	x16, x16, #0xb8
  401b0c:	br	x17

0000000000401b10 <wcwidth@plt>:
  401b10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b14:	ldr	x17, [x16, #192]
  401b18:	add	x16, x16, #0xc0
  401b1c:	br	x17

0000000000401b20 <open@plt>:
  401b20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b24:	ldr	x17, [x16, #200]
  401b28:	add	x16, x16, #0xc8
  401b2c:	br	x17

0000000000401b30 <tparm@plt>:
  401b30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b34:	ldr	x17, [x16, #208]
  401b38:	add	x16, x16, #0xd0
  401b3c:	br	x17

0000000000401b40 <sigemptyset@plt>:
  401b40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b44:	ldr	x17, [x16, #216]
  401b48:	add	x16, x16, #0xd8
  401b4c:	br	x17

0000000000401b50 <bindtextdomain@plt>:
  401b50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b54:	ldr	x17, [x16, #224]
  401b58:	add	x16, x16, #0xe0
  401b5c:	br	x17

0000000000401b60 <__libc_start_main@plt>:
  401b60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b64:	ldr	x17, [x16, #232]
  401b68:	add	x16, x16, #0xe8
  401b6c:	br	x17

0000000000401b70 <tigetflag@plt>:
  401b70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b74:	ldr	x17, [x16, #240]
  401b78:	add	x16, x16, #0xf0
  401b7c:	br	x17

0000000000401b80 <sleep@plt>:
  401b80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b84:	ldr	x17, [x16, #248]
  401b88:	add	x16, x16, #0xf8
  401b8c:	br	x17

0000000000401b90 <realloc@plt>:
  401b90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b94:	ldr	x17, [x16, #256]
  401b98:	add	x16, x16, #0x100
  401b9c:	br	x17

0000000000401ba0 <getc@plt>:
  401ba0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ba4:	ldr	x17, [x16, #264]
  401ba8:	add	x16, x16, #0x108
  401bac:	br	x17

0000000000401bb0 <strdup@plt>:
  401bb0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401bb4:	ldr	x17, [x16, #272]
  401bb8:	add	x16, x16, #0x110
  401bbc:	br	x17

0000000000401bc0 <close@plt>:
  401bc0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401bc4:	ldr	x17, [x16, #280]
  401bc8:	add	x16, x16, #0x118
  401bcc:	br	x17

0000000000401bd0 <strrchr@plt>:
  401bd0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401bd4:	ldr	x17, [x16, #288]
  401bd8:	add	x16, x16, #0x120
  401bdc:	br	x17

0000000000401be0 <__gmon_start__@plt>:
  401be0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401be4:	ldr	x17, [x16, #296]
  401be8:	add	x16, x16, #0x128
  401bec:	br	x17

0000000000401bf0 <fseek@plt>:
  401bf0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401bf4:	ldr	x17, [x16, #304]
  401bf8:	add	x16, x16, #0x130
  401bfc:	br	x17

0000000000401c00 <abort@plt>:
  401c00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c04:	ldr	x17, [x16, #312]
  401c08:	add	x16, x16, #0x138
  401c0c:	br	x17

0000000000401c10 <feof@plt>:
  401c10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c14:	ldr	x17, [x16, #320]
  401c18:	add	x16, x16, #0x140
  401c1c:	br	x17

0000000000401c20 <puts@plt>:
  401c20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c24:	ldr	x17, [x16, #328]
  401c28:	add	x16, x16, #0x148
  401c2c:	br	x17

0000000000401c30 <textdomain@plt>:
  401c30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c34:	ldr	x17, [x16, #336]
  401c38:	add	x16, x16, #0x150
  401c3c:	br	x17

0000000000401c40 <execvp@plt>:
  401c40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c44:	ldr	x17, [x16, #344]
  401c48:	add	x16, x16, #0x158
  401c4c:	br	x17

0000000000401c50 <strcmp@plt>:
  401c50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c54:	ldr	x17, [x16, #352]
  401c58:	add	x16, x16, #0x160
  401c5c:	br	x17

0000000000401c60 <warn@plt>:
  401c60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c64:	ldr	x17, [x16, #360]
  401c68:	add	x16, x16, #0x168
  401c6c:	br	x17

0000000000401c70 <__ctype_b_loc@plt>:
  401c70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c74:	ldr	x17, [x16, #368]
  401c78:	add	x16, x16, #0x170
  401c7c:	br	x17

0000000000401c80 <fread@plt>:
  401c80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c84:	ldr	x17, [x16, #376]
  401c88:	add	x16, x16, #0x178
  401c8c:	br	x17

0000000000401c90 <free@plt>:
  401c90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c94:	ldr	x17, [x16, #384]
  401c98:	add	x16, x16, #0x180
  401c9c:	br	x17

0000000000401ca0 <ungetc@plt>:
  401ca0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ca4:	ldr	x17, [x16, #392]
  401ca8:	add	x16, x16, #0x188
  401cac:	br	x17

0000000000401cb0 <__ctype_get_mb_cur_max@plt>:
  401cb0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401cb4:	ldr	x17, [x16, #400]
  401cb8:	add	x16, x16, #0x190
  401cbc:	br	x17

0000000000401cc0 <siglongjmp@plt>:
  401cc0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401cc4:	ldr	x17, [x16, #408]
  401cc8:	add	x16, x16, #0x198
  401ccc:	br	x17

0000000000401cd0 <fwrite@plt>:
  401cd0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401cd4:	ldr	x17, [x16, #416]
  401cd8:	add	x16, x16, #0x1a0
  401cdc:	br	x17

0000000000401ce0 <fcntl@plt>:
  401ce0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ce4:	ldr	x17, [x16, #424]
  401ce8:	add	x16, x16, #0x1a8
  401cec:	br	x17

0000000000401cf0 <wait@plt>:
  401cf0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401cf4:	ldr	x17, [x16, #432]
  401cf8:	add	x16, x16, #0x1b0
  401cfc:	br	x17

0000000000401d00 <fflush@plt>:
  401d00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d04:	ldr	x17, [x16, #440]
  401d08:	add	x16, x16, #0x1b8
  401d0c:	br	x17

0000000000401d10 <strcpy@plt>:
  401d10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d14:	ldr	x17, [x16, #448]
  401d18:	add	x16, x16, #0x1c0
  401d1c:	br	x17

0000000000401d20 <warnx@plt>:
  401d20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d24:	ldr	x17, [x16, #456]
  401d28:	add	x16, x16, #0x1c8
  401d2c:	br	x17

0000000000401d30 <read@plt>:
  401d30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d34:	ldr	x17, [x16, #464]
  401d38:	add	x16, x16, #0x1d0
  401d3c:	br	x17

0000000000401d40 <tcsetattr@plt>:
  401d40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d44:	ldr	x17, [x16, #472]
  401d48:	add	x16, x16, #0x1d8
  401d4c:	br	x17

0000000000401d50 <isatty@plt>:
  401d50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d54:	ldr	x17, [x16, #480]
  401d58:	add	x16, x16, #0x1e0
  401d5c:	br	x17

0000000000401d60 <regexec@plt>:
  401d60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d64:	ldr	x17, [x16, #488]
  401d68:	add	x16, x16, #0x1e8
  401d6c:	br	x17

0000000000401d70 <regfree@plt>:
  401d70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d74:	ldr	x17, [x16, #496]
  401d78:	add	x16, x16, #0x1f0
  401d7c:	br	x17

0000000000401d80 <regcomp@plt>:
  401d80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d84:	ldr	x17, [x16, #504]
  401d88:	add	x16, x16, #0x1f8
  401d8c:	br	x17

0000000000401d90 <strncpy@plt>:
  401d90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d94:	ldr	x17, [x16, #512]
  401d98:	add	x16, x16, #0x200
  401d9c:	br	x17

0000000000401da0 <sigaddset@plt>:
  401da0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401da4:	ldr	x17, [x16, #520]
  401da8:	add	x16, x16, #0x208
  401dac:	br	x17

0000000000401db0 <printf@plt>:
  401db0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401db4:	ldr	x17, [x16, #528]
  401db8:	add	x16, x16, #0x210
  401dbc:	br	x17

0000000000401dc0 <__assert_fail@plt>:
  401dc0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401dc4:	ldr	x17, [x16, #536]
  401dc8:	add	x16, x16, #0x218
  401dcc:	br	x17

0000000000401dd0 <__errno_location@plt>:
  401dd0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401dd4:	ldr	x17, [x16, #544]
  401dd8:	add	x16, x16, #0x220
  401ddc:	br	x17

0000000000401de0 <regerror@plt>:
  401de0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401de4:	ldr	x17, [x16, #552]
  401de8:	add	x16, x16, #0x228
  401dec:	br	x17

0000000000401df0 <getenv@plt>:
  401df0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401df4:	ldr	x17, [x16, #560]
  401df8:	add	x16, x16, #0x230
  401dfc:	br	x17

0000000000401e00 <putchar@plt>:
  401e00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e04:	ldr	x17, [x16, #568]
  401e08:	add	x16, x16, #0x238
  401e0c:	br	x17

0000000000401e10 <__xstat@plt>:
  401e10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e14:	ldr	x17, [x16, #576]
  401e18:	add	x16, x16, #0x240
  401e1c:	br	x17

0000000000401e20 <tigetnum@plt>:
  401e20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e24:	ldr	x17, [x16, #584]
  401e28:	add	x16, x16, #0x248
  401e2c:	br	x17

0000000000401e30 <gettext@plt>:
  401e30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e34:	ldr	x17, [x16, #592]
  401e38:	add	x16, x16, #0x250
  401e3c:	br	x17

0000000000401e40 <fprintf@plt>:
  401e40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e44:	ldr	x17, [x16, #600]
  401e48:	add	x16, x16, #0x258
  401e4c:	br	x17

0000000000401e50 <err@plt>:
  401e50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e54:	ldr	x17, [x16, #608]
  401e58:	add	x16, x16, #0x260
  401e5c:	br	x17

0000000000401e60 <ioctl@plt>:
  401e60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e64:	ldr	x17, [x16, #616]
  401e68:	add	x16, x16, #0x268
  401e6c:	br	x17

0000000000401e70 <setlocale@plt>:
  401e70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e74:	ldr	x17, [x16, #624]
  401e78:	add	x16, x16, #0x270
  401e7c:	br	x17

0000000000401e80 <ferror@plt>:
  401e80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e84:	ldr	x17, [x16, #632]
  401e88:	add	x16, x16, #0x278
  401e8c:	br	x17

0000000000401e90 <tigetstr@plt>:
  401e90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e94:	ldr	x17, [x16, #640]
  401e98:	add	x16, x16, #0x280
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	mov	x29, #0x0                   	// #0
  401ea4:	mov	x30, #0x0                   	// #0
  401ea8:	mov	x5, x0
  401eac:	ldr	x1, [sp]
  401eb0:	add	x2, sp, #0x8
  401eb4:	mov	x6, sp
  401eb8:	movz	x0, #0x0, lsl #48
  401ebc:	movk	x0, #0x0, lsl #32
  401ec0:	movk	x0, #0x40, lsl #16
  401ec4:	movk	x0, #0x1fac
  401ec8:	movz	x3, #0x0, lsl #48
  401ecc:	movk	x3, #0x0, lsl #32
  401ed0:	movk	x3, #0x40, lsl #16
  401ed4:	movk	x3, #0x7e20
  401ed8:	movz	x4, #0x0, lsl #48
  401edc:	movk	x4, #0x0, lsl #32
  401ee0:	movk	x4, #0x40, lsl #16
  401ee4:	movk	x4, #0x7ea0
  401ee8:	bl	401b60 <__libc_start_main@plt>
  401eec:	bl	401c00 <abort@plt>
  401ef0:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  401ef4:	ldr	x0, [x0, #4064]
  401ef8:	cbz	x0, 401f00 <tigetstr@plt+0x70>
  401efc:	b	401be0 <__gmon_start__@plt>
  401f00:	ret
  401f04:	nop
  401f08:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  401f0c:	add	x0, x0, #0x2a0
  401f10:	adrp	x1, 41a000 <tigetstr@plt+0x18170>
  401f14:	add	x1, x1, #0x2a0
  401f18:	cmp	x1, x0
  401f1c:	b.eq	401f34 <tigetstr@plt+0xa4>  // b.none
  401f20:	adrp	x1, 407000 <tigetstr@plt+0x5170>
  401f24:	ldr	x1, [x1, #3808]
  401f28:	cbz	x1, 401f34 <tigetstr@plt+0xa4>
  401f2c:	mov	x16, x1
  401f30:	br	x16
  401f34:	ret
  401f38:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  401f3c:	add	x0, x0, #0x2a0
  401f40:	adrp	x1, 41a000 <tigetstr@plt+0x18170>
  401f44:	add	x1, x1, #0x2a0
  401f48:	sub	x1, x1, x0
  401f4c:	lsr	x2, x1, #63
  401f50:	add	x1, x2, x1, asr #3
  401f54:	cmp	xzr, x1, asr #1
  401f58:	asr	x1, x1, #1
  401f5c:	b.eq	401f74 <tigetstr@plt+0xe4>  // b.none
  401f60:	adrp	x2, 407000 <tigetstr@plt+0x5170>
  401f64:	ldr	x2, [x2, #3816]
  401f68:	cbz	x2, 401f74 <tigetstr@plt+0xe4>
  401f6c:	mov	x16, x2
  401f70:	br	x16
  401f74:	ret
  401f78:	stp	x29, x30, [sp, #-32]!
  401f7c:	mov	x29, sp
  401f80:	str	x19, [sp, #16]
  401f84:	adrp	x19, 41a000 <tigetstr@plt+0x18170>
  401f88:	ldrb	w0, [x19, #704]
  401f8c:	cbnz	w0, 401f9c <tigetstr@plt+0x10c>
  401f90:	bl	401f08 <tigetstr@plt+0x78>
  401f94:	mov	w0, #0x1                   	// #1
  401f98:	strb	w0, [x19, #704]
  401f9c:	ldr	x19, [sp, #16]
  401fa0:	ldp	x29, x30, [sp], #32
  401fa4:	ret
  401fa8:	b	401f38 <tigetstr@plt+0xa8>
  401fac:	stp	x29, x30, [sp, #-32]!
  401fb0:	str	x28, [sp, #16]
  401fb4:	mov	x29, sp
  401fb8:	sub	sp, sp, #0x780
  401fbc:	mov	x8, xzr
  401fc0:	adrp	x9, 408000 <tigetstr@plt+0x6170>
  401fc4:	add	x9, x9, #0x288
  401fc8:	mov	x2, #0x6b8                 	// #1720
  401fcc:	adrp	x10, 41a000 <tigetstr@plt+0x18170>
  401fd0:	add	x10, x10, #0x2c8
  401fd4:	mov	w11, #0x6                   	// #6
  401fd8:	adrp	x12, 409000 <tigetstr@plt+0x7170>
  401fdc:	add	x12, x12, #0x4dd
  401fe0:	adrp	x13, 408000 <tigetstr@plt+0x6170>
  401fe4:	add	x13, x13, #0x940
  401fe8:	adrp	x14, 408000 <tigetstr@plt+0x6170>
  401fec:	add	x14, x14, #0x94b
  401ff0:	adrp	x15, 41a000 <tigetstr@plt+0x18170>
  401ff4:	add	x15, x15, #0x2b8
  401ff8:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ffc:	add	x16, x16, #0x2b0
  402000:	adrp	x17, 41a000 <tigetstr@plt+0x18170>
  402004:	add	x17, x17, #0x2a8
  402008:	add	x18, sp, #0x80
  40200c:	stur	wzr, [x29, #-4]
  402010:	stur	w0, [x29, #-8]
  402014:	stur	x1, [x29, #-16]
  402018:	stur	wzr, [x29, #-44]
  40201c:	stur	wzr, [x29, #-48]
  402020:	stur	wzr, [x29, #-52]
  402024:	stur	wzr, [x29, #-56]
  402028:	stur	wzr, [x29, #-60]
  40202c:	stur	x8, [x29, #-72]
  402030:	mov	x0, x18
  402034:	mov	x1, x9
  402038:	str	x10, [sp, #120]
  40203c:	str	w11, [sp, #116]
  402040:	str	x12, [sp, #104]
  402044:	str	x13, [sp, #96]
  402048:	str	x14, [sp, #88]
  40204c:	str	x15, [sp, #80]
  402050:	str	x16, [sp, #72]
  402054:	str	x17, [sp, #64]
  402058:	str	x18, [sp, #56]
  40205c:	bl	4019a0 <memcpy@plt>
  402060:	ldr	x8, [sp, #56]
  402064:	ldr	x9, [sp, #120]
  402068:	str	x8, [x9]
  40206c:	ldr	w0, [sp, #116]
  402070:	ldr	x1, [sp, #104]
  402074:	bl	401e70 <setlocale@plt>
  402078:	ldr	x8, [sp, #96]
  40207c:	mov	x0, x8
  402080:	ldr	x1, [sp, #88]
  402084:	bl	401b50 <bindtextdomain@plt>
  402088:	ldr	x8, [sp, #96]
  40208c:	mov	x0, x8
  402090:	bl	401c30 <textdomain@plt>
  402094:	bl	4029b4 <tigetstr@plt+0xb24>
  402098:	ldur	w11, [x29, #-8]
  40209c:	cmp	w11, #0x1
  4020a0:	b.le	402104 <tigetstr@plt+0x274>
  4020a4:	ldur	x8, [x29, #-16]
  4020a8:	ldr	x0, [x8, #8]
  4020ac:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  4020b0:	add	x1, x1, #0x95d
  4020b4:	bl	401c50 <strcmp@plt>
  4020b8:	cbnz	w0, 4020c0 <tigetstr@plt+0x230>
  4020bc:	bl	4029d0 <tigetstr@plt+0xb40>
  4020c0:	ldur	x8, [x29, #-16]
  4020c4:	ldr	x0, [x8, #8]
  4020c8:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  4020cc:	add	x1, x1, #0x964
  4020d0:	bl	401c50 <strcmp@plt>
  4020d4:	cbnz	w0, 402104 <tigetstr@plt+0x274>
  4020d8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4020dc:	add	x0, x0, #0x96e
  4020e0:	bl	401e30 <gettext@plt>
  4020e4:	ldr	x8, [sp, #80]
  4020e8:	ldr	x1, [x8]
  4020ec:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  4020f0:	add	x2, x2, #0x97a
  4020f4:	bl	401db0 <printf@plt>
  4020f8:	mov	w9, wzr
  4020fc:	mov	w0, w9
  402100:	bl	401a00 <exit@plt>
  402104:	ldur	w8, [x29, #-8]
  402108:	add	x9, sp, #0x80
  40210c:	str	w8, [sp, #296]
  402110:	ldur	x10, [x29, #-16]
  402114:	str	x10, [x9, #160]
  402118:	mov	w0, #0x6                   	// #6
  40211c:	adrp	x1, 409000 <tigetstr@plt+0x7170>
  402120:	add	x1, x1, #0x4dd
  402124:	str	x9, [sp, #48]
  402128:	bl	401e70 <setlocale@plt>
  40212c:	ldr	x9, [sp, #48]
  402130:	mov	x0, x9
  402134:	bl	402cb0 <tigetstr@plt+0xe20>
  402138:	ldr	x9, [sp, #80]
  40213c:	ldr	x0, [x9]
  402140:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  402144:	add	x1, x1, #0xe42
  402148:	bl	401c50 <strcmp@plt>
  40214c:	cbnz	w0, 402174 <tigetstr@plt+0x2e4>
  402150:	ldr	w8, [sp, #1844]
  402154:	lsr	w8, w8, #14
  402158:	and	w8, w8, #0x1
  40215c:	add	w8, w8, #0x1
  402160:	ldr	w9, [sp, #1844]
  402164:	and	w8, w8, #0x1
  402168:	and	w9, w9, #0xffffbfff
  40216c:	orr	w8, w9, w8, lsl #14
  402170:	str	w8, [sp, #1844]
  402174:	add	x0, sp, #0x80
  402178:	bl	40329c <tigetstr@plt+0x140c>
  40217c:	ldr	w8, [sp, #648]
  402180:	mov	w9, #0x2                   	// #2
  402184:	sdiv	w8, w8, w9
  402188:	subs	w8, w8, #0x1
  40218c:	str	w8, [sp, #272]
  402190:	ldr	w8, [sp, #272]
  402194:	cmp	w8, #0x0
  402198:	cset	w8, gt
  40219c:	tbnz	w8, #0, 4021a8 <tigetstr@plt+0x318>
  4021a0:	mov	w8, #0x1                   	// #1
  4021a4:	str	w8, [sp, #272]
  4021a8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4021ac:	add	x0, x0, #0x98c
  4021b0:	bl	401df0 <getenv@plt>
  4021b4:	stur	x0, [x29, #-32]
  4021b8:	cbz	x0, 4021c8 <tigetstr@plt+0x338>
  4021bc:	ldur	x1, [x29, #-32]
  4021c0:	add	x0, sp, #0x80
  4021c4:	bl	403328 <tigetstr@plt+0x1498>
  4021c8:	ldr	w8, [sp, #296]
  4021cc:	subs	w8, w8, #0x1
  4021d0:	str	w8, [sp, #296]
  4021d4:	cmp	w8, #0x0
  4021d8:	cset	w8, le
  4021dc:	tbnz	w8, #0, 4022f4 <tigetstr@plt+0x464>
  4021e0:	add	x8, sp, #0x80
  4021e4:	ldr	x9, [x8, #160]
  4021e8:	add	x10, x9, #0x8
  4021ec:	str	x10, [x8, #160]
  4021f0:	ldr	x8, [x9, #8]
  4021f4:	ldrsb	w11, [x8]
  4021f8:	stur	w11, [x29, #-36]
  4021fc:	cmp	w11, #0x2d
  402200:	b.ne	402220 <tigetstr@plt+0x390>  // b.any
  402204:	add	x8, sp, #0x80
  402208:	ldr	x9, [x8, #160]
  40220c:	ldr	x9, [x9]
  402210:	add	x1, x9, #0x1
  402214:	mov	x0, x8
  402218:	bl	403328 <tigetstr@plt+0x1498>
  40221c:	b	4022f0 <tigetstr@plt+0x460>
  402220:	ldur	w8, [x29, #-36]
  402224:	cmp	w8, #0x2b
  402228:	b.ne	4022ec <tigetstr@plt+0x45c>  // b.any
  40222c:	add	x8, sp, #0x80
  402230:	ldr	x8, [x8, #160]
  402234:	ldr	x8, [x8]
  402238:	stur	x8, [x29, #-32]
  40223c:	ldur	x8, [x29, #-32]
  402240:	add	x9, x8, #0x1
  402244:	stur	x9, [x29, #-32]
  402248:	ldrsb	w10, [x8, #1]
  40224c:	cmp	w10, #0x2f
  402250:	b.ne	402274 <tigetstr@plt+0x3e4>  // b.any
  402254:	ldur	w8, [x29, #-52]
  402258:	add	w8, w8, #0x1
  40225c:	stur	w8, [x29, #-52]
  402260:	ldur	x9, [x29, #-32]
  402264:	add	x0, x9, #0x1
  402268:	bl	403514 <tigetstr@plt+0x1684>
  40226c:	stur	x0, [x29, #-72]
  402270:	b	4022e8 <tigetstr@plt+0x458>
  402274:	ldur	w8, [x29, #-48]
  402278:	add	w8, w8, #0x1
  40227c:	stur	w8, [x29, #-48]
  402280:	stur	wzr, [x29, #-60]
  402284:	ldur	x8, [x29, #-32]
  402288:	ldrsb	w9, [x8]
  40228c:	cbz	w9, 4022dc <tigetstr@plt+0x44c>
  402290:	bl	401c70 <__ctype_b_loc@plt>
  402294:	ldr	x8, [x0]
  402298:	ldur	x9, [x29, #-32]
  40229c:	ldrsb	x9, [x9]
  4022a0:	ldrh	w10, [x8, x9, lsl #1]
  4022a4:	and	w10, w10, #0x800
  4022a8:	cbz	w10, 4022cc <tigetstr@plt+0x43c>
  4022ac:	ldur	w8, [x29, #-60]
  4022b0:	mov	w9, #0xa                   	// #10
  4022b4:	mul	w8, w8, w9
  4022b8:	ldur	x10, [x29, #-32]
  4022bc:	ldrsb	w9, [x10]
  4022c0:	add	w8, w8, w9
  4022c4:	subs	w8, w8, #0x30
  4022c8:	stur	w8, [x29, #-60]
  4022cc:	ldur	x8, [x29, #-32]
  4022d0:	add	x8, x8, #0x1
  4022d4:	stur	x8, [x29, #-32]
  4022d8:	b	402284 <tigetstr@plt+0x3f4>
  4022dc:	ldur	w8, [x29, #-60]
  4022e0:	subs	w8, w8, #0x1
  4022e4:	stur	w8, [x29, #-60]
  4022e8:	b	4022f0 <tigetstr@plt+0x460>
  4022ec:	b	4022f4 <tigetstr@plt+0x464>
  4022f0:	b	4021c8 <tigetstr@plt+0x338>
  4022f4:	ldr	w8, [sp, #1844]
  4022f8:	lsr	w8, w8, #2
  4022fc:	and	w8, w8, #0x1
  402300:	cbz	w8, 402378 <tigetstr@plt+0x4e8>
  402304:	add	x8, sp, #0x80
  402308:	ldr	x8, [x8, #592]
  40230c:	cbz	x8, 402358 <tigetstr@plt+0x4c8>
  402310:	add	x8, sp, #0x80
  402314:	ldr	x8, [x8, #592]
  402318:	ldrsb	w9, [x8]
  40231c:	cbz	w9, 402358 <tigetstr@plt+0x4c8>
  402320:	add	x8, sp, #0x80
  402324:	ldr	x8, [x8, #536]
  402328:	cbz	x8, 402358 <tigetstr@plt+0x4c8>
  40232c:	add	x8, sp, #0x80
  402330:	ldr	x8, [x8, #536]
  402334:	ldrsb	w9, [x8]
  402338:	cbz	w9, 402358 <tigetstr@plt+0x4c8>
  40233c:	add	x8, sp, #0x80
  402340:	ldr	x8, [x8, #648]
  402344:	cbz	x8, 402358 <tigetstr@plt+0x4c8>
  402348:	add	x8, sp, #0x80
  40234c:	ldr	x8, [x8, #648]
  402350:	ldrsb	w9, [x8]
  402354:	cbnz	w9, 402368 <tigetstr@plt+0x4d8>
  402358:	ldr	w8, [sp, #1844]
  40235c:	and	w8, w8, #0xfffffffb
  402360:	str	w8, [sp, #1844]
  402364:	b	402378 <tigetstr@plt+0x4e8>
  402368:	ldr	w8, [sp, #1844]
  40236c:	and	w8, w8, #0xffffbfff
  402370:	orr	w8, w8, #0x4000
  402374:	str	w8, [sp, #1844]
  402378:	ldr	w8, [sp, #268]
  40237c:	cbnz	w8, 40238c <tigetstr@plt+0x4fc>
  402380:	ldr	w8, [sp, #648]
  402384:	subs	w8, w8, #0x1
  402388:	str	w8, [sp, #268]
  40238c:	ldr	w8, [sp, #268]
  402390:	stur	w8, [x29, #-40]
  402394:	ldr	w8, [sp, #296]
  402398:	cmp	w8, #0x1
  40239c:	b.le	4023ac <tigetstr@plt+0x51c>
  4023a0:	ldur	w8, [x29, #-44]
  4023a4:	add	w8, w8, #0x1
  4023a8:	stur	w8, [x29, #-44]
  4023ac:	ldr	w8, [sp, #1844]
  4023b0:	lsr	w8, w8, #15
  4023b4:	and	w8, w8, #0x1
  4023b8:	cbnz	w8, 40241c <tigetstr@plt+0x58c>
  4023bc:	ldr	w8, [sp, #296]
  4023c0:	cbnz	w8, 40241c <tigetstr@plt+0x58c>
  4023c4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4023c8:	add	x0, x0, #0x991
  4023cc:	bl	401e30 <gettext@plt>
  4023d0:	bl	401d20 <warnx@plt>
  4023d4:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4023d8:	add	x8, x8, #0x2a0
  4023dc:	ldr	x0, [x8]
  4023e0:	adrp	x8, 408000 <tigetstr@plt+0x6170>
  4023e4:	add	x8, x8, #0x99b
  4023e8:	str	x0, [sp, #40]
  4023ec:	mov	x0, x8
  4023f0:	bl	401e30 <gettext@plt>
  4023f4:	ldr	x8, [sp, #80]
  4023f8:	ldr	x2, [x8]
  4023fc:	ldr	x9, [sp, #40]
  402400:	str	x0, [sp, #32]
  402404:	mov	x0, x9
  402408:	ldr	x1, [sp, #32]
  40240c:	bl	401e40 <fprintf@plt>
  402410:	mov	w10, #0x1                   	// #1
  402414:	mov	w0, w10
  402418:	bl	401a00 <exit@plt>
  40241c:	ldr	x8, [sp, #72]
  402420:	ldr	x9, [x8]
  402424:	stur	x9, [x29, #-24]
  402428:	ldr	w8, [sp, #1844]
  40242c:	lsr	w8, w8, #16
  402430:	and	w8, w8, #0x1
  402434:	cbnz	w8, 4024d0 <tigetstr@plt+0x640>
  402438:	mov	w0, #0x3                   	// #3
  40243c:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402440:	add	x1, x1, #0x584
  402444:	bl	401ad0 <signal@plt>
  402448:	mov	w8, #0x2                   	// #2
  40244c:	mov	w0, w8
  402450:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402454:	add	x1, x1, #0x6d4
  402458:	bl	401ad0 <signal@plt>
  40245c:	mov	w8, #0x1c                  	// #28
  402460:	mov	w0, w8
  402464:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402468:	add	x1, x1, #0x7e4
  40246c:	bl	401ad0 <signal@plt>
  402470:	mov	w8, #0x14                  	// #20
  402474:	mov	w0, w8
  402478:	mov	x9, #0x1                   	// #1
  40247c:	mov	x1, x9
  402480:	bl	401ad0 <signal@plt>
  402484:	cbnz	x0, 4024bc <tigetstr@plt+0x62c>
  402488:	mov	w0, #0x14                  	// #20
  40248c:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  402490:	add	x1, x1, #0x8f8
  402494:	bl	401ad0 <signal@plt>
  402498:	ldr	w8, [sp, #1844]
  40249c:	lsr	w8, w8, #1
  4024a0:	and	w8, w8, #0x1
  4024a4:	add	w8, w8, #0x1
  4024a8:	ldr	w9, [sp, #1844]
  4024ac:	and	w8, w8, #0x1
  4024b0:	and	w9, w9, #0xfffffffd
  4024b4:	orr	w8, w9, w8, lsl #1
  4024b8:	str	w8, [sp, #1844]
  4024bc:	mov	w0, #0x2                   	// #2
  4024c0:	mov	w8, wzr
  4024c4:	mov	w1, w8
  4024c8:	add	x2, sp, #0x80
  4024cc:	bl	401d40 <tcsetattr@plt>
  4024d0:	ldr	w8, [sp, #1844]
  4024d4:	lsr	w8, w8, #15
  4024d8:	and	w8, w8, #0x1
  4024dc:	cbz	w8, 402628 <tigetstr@plt+0x798>
  4024e0:	ldr	w8, [sp, #1844]
  4024e4:	lsr	w8, w8, #16
  4024e8:	and	w8, w8, #0x1
  4024ec:	cbz	w8, 402500 <tigetstr@plt+0x670>
  4024f0:	ldr	x8, [sp, #72]
  4024f4:	ldr	x0, [x8]
  4024f8:	bl	403a6c <tigetstr@plt+0x1bdc>
  4024fc:	b	402604 <tigetstr@plt+0x774>
  402500:	ldur	x0, [x29, #-24]
  402504:	bl	401ba0 <getc@plt>
  402508:	stur	w0, [x29, #-36]
  40250c:	cmp	w0, #0xc
  402510:	b.ne	402520 <tigetstr@plt+0x690>  // b.any
  402514:	add	x0, sp, #0x80
  402518:	bl	403adc <tigetstr@plt+0x1c4c>
  40251c:	b	402574 <tigetstr@plt+0x6e4>
  402520:	ldur	w0, [x29, #-36]
  402524:	ldur	x1, [x29, #-24]
  402528:	bl	401ca0 <ungetc@plt>
  40252c:	ldr	w8, [sp, #1844]
  402530:	lsr	w8, w8, #14
  402534:	and	w8, w8, #0x1
  402538:	cbz	w8, 402574 <tigetstr@plt+0x6e4>
  40253c:	ldur	w8, [x29, #-36]
  402540:	mov	w9, #0xffffffff            	// #-1
  402544:	cmp	w8, w9
  402548:	b.eq	402574 <tigetstr@plt+0x6e4>  // b.none
  40254c:	ldr	w8, [sp, #1844]
  402550:	lsr	w8, w8, #2
  402554:	and	w8, w8, #0x1
  402558:	cbz	w8, 40256c <tigetstr@plt+0x6dc>
  40255c:	add	x8, sp, #0x80
  402560:	ldr	x0, [x8, #592]
  402564:	bl	401a50 <putp@plt>
  402568:	b	402574 <tigetstr@plt+0x6e4>
  40256c:	add	x0, sp, #0x80
  402570:	bl	403adc <tigetstr@plt+0x1c4c>
  402574:	ldur	w8, [x29, #-52]
  402578:	cbz	w8, 4025d4 <tigetstr@plt+0x744>
  40257c:	add	x8, sp, #0x80
  402580:	ldr	x0, [x8, #664]
  402584:	str	x8, [sp, #24]
  402588:	bl	401c90 <free@plt>
  40258c:	ldur	x0, [x29, #-72]
  402590:	bl	403514 <tigetstr@plt+0x1684>
  402594:	ldr	x8, [sp, #24]
  402598:	str	x0, [x8, #664]
  40259c:	ldur	x1, [x29, #-72]
  4025a0:	ldr	x9, [sp, #72]
  4025a4:	ldr	x2, [x9]
  4025a8:	mov	x0, x8
  4025ac:	mov	w3, #0x1                   	// #1
  4025b0:	bl	403b38 <tigetstr@plt+0x1ca8>
  4025b4:	ldr	w10, [sp, #1844]
  4025b8:	lsr	w10, w10, #14
  4025bc:	and	w10, w10, #0x1
  4025c0:	cbz	w10, 4025d0 <tigetstr@plt+0x740>
  4025c4:	ldur	w8, [x29, #-40]
  4025c8:	subs	w8, w8, #0x1
  4025cc:	stur	w8, [x29, #-40]
  4025d0:	b	4025f0 <tigetstr@plt+0x760>
  4025d4:	ldur	w8, [x29, #-48]
  4025d8:	cbz	w8, 4025f0 <tigetstr@plt+0x760>
  4025dc:	ldur	w1, [x29, #-60]
  4025e0:	ldr	x8, [sp, #72]
  4025e4:	ldr	x2, [x8]
  4025e8:	add	x0, sp, #0x80
  4025ec:	bl	403ec0 <tigetstr@plt+0x2030>
  4025f0:	ldr	x8, [sp, #72]
  4025f4:	ldr	x1, [x8]
  4025f8:	ldur	w2, [x29, #-40]
  4025fc:	add	x0, sp, #0x80
  402600:	bl	403f44 <tigetstr@plt+0x20b4>
  402604:	ldr	w8, [sp, #1844]
  402608:	and	w8, w8, #0xffff7fff
  40260c:	str	w8, [sp, #1844]
  402610:	ldur	w8, [x29, #-44]
  402614:	add	w8, w8, #0x1
  402618:	stur	w8, [x29, #-44]
  40261c:	ldr	w8, [sp, #1844]
  402620:	and	w8, w8, #0xfffffeff
  402624:	str	w8, [sp, #1844]
  402628:	ldr	w8, [sp, #264]
  40262c:	ldr	w9, [sp, #296]
  402630:	cmp	w8, w9
  402634:	b.ge	402980 <tigetstr@plt+0xaf0>  // b.tcont
  402638:	add	x8, sp, #0x80
  40263c:	ldr	x9, [x8, #160]
  402640:	ldrsw	x10, [sp, #264]
  402644:	mov	x11, #0x8                   	// #8
  402648:	mul	x10, x11, x10
  40264c:	add	x9, x9, x10
  402650:	ldr	x1, [x9]
  402654:	mov	x0, x8
  402658:	sub	x2, x29, #0x38
  40265c:	bl	4042fc <tigetstr@plt+0x246c>
  402660:	stur	x0, [x29, #-24]
  402664:	cbz	x0, 402964 <tigetstr@plt+0xad4>
  402668:	str	xzr, [sp, #800]
  40266c:	str	xzr, [sp, #808]
  402670:	str	wzr, [sp, #280]
  402674:	ldr	w8, [sp, #1844]
  402678:	lsr	w8, w8, #8
  40267c:	and	w8, w8, #0x1
  402680:	cbz	w8, 402694 <tigetstr@plt+0x804>
  402684:	add	x8, sp, #0x80
  402688:	add	x0, x8, #0xc0
  40268c:	mov	w1, #0x1                   	// #1
  402690:	bl	401a40 <__sigsetjmp@plt>
  402694:	ldr	w8, [sp, #1844]
  402698:	lsr	w8, w8, #8
  40269c:	and	w8, w8, #0x1
  4026a0:	cbz	w8, 402728 <tigetstr@plt+0x898>
  4026a4:	ldr	w8, [sp, #1844]
  4026a8:	and	w8, w8, #0xfffffeff
  4026ac:	str	w8, [sp, #1844]
  4026b0:	ldur	w8, [x29, #-52]
  4026b4:	cbz	w8, 40270c <tigetstr@plt+0x87c>
  4026b8:	add	x8, sp, #0x80
  4026bc:	ldr	x0, [x8, #664]
  4026c0:	str	x8, [sp, #16]
  4026c4:	bl	401c90 <free@plt>
  4026c8:	ldur	x0, [x29, #-72]
  4026cc:	bl	403514 <tigetstr@plt+0x1684>
  4026d0:	ldr	x8, [sp, #16]
  4026d4:	str	x0, [x8, #664]
  4026d8:	ldur	x1, [x29, #-72]
  4026dc:	ldur	x2, [x29, #-24]
  4026e0:	mov	x0, x8
  4026e4:	mov	w3, #0x1                   	// #1
  4026e8:	bl	403b38 <tigetstr@plt+0x1ca8>
  4026ec:	ldr	w9, [sp, #1844]
  4026f0:	lsr	w9, w9, #14
  4026f4:	and	w9, w9, #0x1
  4026f8:	cbz	w9, 402708 <tigetstr@plt+0x878>
  4026fc:	ldur	w8, [x29, #-40]
  402700:	subs	w8, w8, #0x1
  402704:	stur	w8, [x29, #-40]
  402708:	b	402724 <tigetstr@plt+0x894>
  40270c:	ldur	w8, [x29, #-48]
  402710:	cbz	w8, 402724 <tigetstr@plt+0x894>
  402714:	ldur	w1, [x29, #-60]
  402718:	ldur	x2, [x29, #-24]
  40271c:	add	x0, sp, #0x80
  402720:	bl	403ec0 <tigetstr@plt+0x2030>
  402724:	b	402788 <tigetstr@plt+0x8f8>
  402728:	ldr	w8, [sp, #264]
  40272c:	ldr	w9, [sp, #296]
  402730:	cmp	w8, w9
  402734:	b.ge	402788 <tigetstr@plt+0x8f8>  // b.tcont
  402738:	ldr	w8, [sp, #1844]
  40273c:	lsr	w8, w8, #16
  402740:	and	w8, w8, #0x1
  402744:	cbnz	w8, 402788 <tigetstr@plt+0x8f8>
  402748:	add	x8, sp, #0x80
  40274c:	add	x0, x8, #0xc0
  402750:	mov	w1, #0x1                   	// #1
  402754:	str	x8, [sp, #8]
  402758:	bl	401a40 <__sigsetjmp@plt>
  40275c:	ldr	x8, [sp, #8]
  402760:	ldr	x9, [x8, #160]
  402764:	ldrsw	x10, [sp, #264]
  402768:	mov	x11, #0x8                   	// #8
  40276c:	mul	x10, x11, x10
  402770:	add	x9, x9, x10
  402774:	ldr	x1, [x9]
  402778:	ldur	x2, [x29, #-24]
  40277c:	mov	x0, x8
  402780:	bl	404508 <tigetstr@plt+0x2678>
  402784:	stur	w0, [x29, #-40]
  402788:	ldur	w8, [x29, #-40]
  40278c:	cbz	w8, 402928 <tigetstr@plt+0xa98>
  402790:	ldr	w8, [sp, #1844]
  402794:	lsr	w8, w8, #14
  402798:	and	w8, w8, #0x1
  40279c:	cbnz	w8, 4027a8 <tigetstr@plt+0x918>
  4027a0:	ldur	w8, [x29, #-56]
  4027a4:	cbz	w8, 4027e0 <tigetstr@plt+0x950>
  4027a8:	ldr	x8, [sp, #256]
  4027ac:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4027b0:	cmp	x8, x9
  4027b4:	b.eq	4027e0 <tigetstr@plt+0x950>  // b.none
  4027b8:	ldr	w8, [sp, #1844]
  4027bc:	lsr	w8, w8, #2
  4027c0:	and	w8, w8, #0x1
  4027c4:	cbz	w8, 4027d8 <tigetstr@plt+0x948>
  4027c8:	add	x8, sp, #0x80
  4027cc:	ldr	x0, [x8, #592]
  4027d0:	bl	401a50 <putp@plt>
  4027d4:	b	4027e0 <tigetstr@plt+0x950>
  4027d8:	add	x0, sp, #0x80
  4027dc:	bl	403adc <tigetstr@plt+0x1c4c>
  4027e0:	ldur	w8, [x29, #-44]
  4027e4:	cbz	w8, 4028e0 <tigetstr@plt+0xa50>
  4027e8:	ldr	w8, [sp, #1844]
  4027ec:	and	w8, w8, #0x1
  4027f0:	cbz	w8, 402804 <tigetstr@plt+0x974>
  4027f4:	add	x0, sp, #0x80
  4027f8:	mov	w8, wzr
  4027fc:	mov	w1, w8
  402800:	bl	4050a0 <tigetstr@plt+0x3210>
  402804:	ldr	w8, [sp, #1844]
  402808:	lsr	w8, w8, #2
  40280c:	and	w8, w8, #0x1
  402810:	cbz	w8, 402820 <tigetstr@plt+0x990>
  402814:	add	x8, sp, #0x80
  402818:	ldr	x0, [x8, #536]
  40281c:	bl	401a50 <putp@plt>
  402820:	ldr	x8, [sp, #64]
  402824:	ldr	x1, [x8]
  402828:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40282c:	add	x0, x0, #0x9c2
  402830:	bl	4019f0 <fputs@plt>
  402834:	ldr	w9, [sp, #276]
  402838:	cmp	w9, #0xe
  40283c:	b.le	40284c <tigetstr@plt+0x9bc>
  402840:	add	x0, sp, #0x80
  402844:	mov	w1, #0xe                   	// #14
  402848:	bl	4050a0 <tigetstr@plt+0x3210>
  40284c:	mov	w0, #0xa                   	// #10
  402850:	bl	401e00 <putchar@plt>
  402854:	ldr	w8, [sp, #1844]
  402858:	lsr	w8, w8, #2
  40285c:	and	w8, w8, #0x1
  402860:	cbz	w8, 402870 <tigetstr@plt+0x9e0>
  402864:	add	x8, sp, #0x80
  402868:	ldr	x0, [x8, #536]
  40286c:	bl	401a50 <putp@plt>
  402870:	add	x8, sp, #0x80
  402874:	ldr	x8, [x8, #160]
  402878:	ldrsw	x9, [sp, #264]
  40287c:	mov	x10, #0x8                   	// #8
  402880:	mul	x9, x10, x9
  402884:	add	x8, x8, x9
  402888:	ldr	x0, [x8]
  40288c:	bl	401c20 <puts@plt>
  402890:	ldr	w11, [sp, #1844]
  402894:	lsr	w11, w11, #2
  402898:	and	w11, w11, #0x1
  40289c:	cbz	w11, 4028ac <tigetstr@plt+0xa1c>
  4028a0:	add	x8, sp, #0x80
  4028a4:	ldr	x0, [x8, #536]
  4028a8:	bl	401a50 <putp@plt>
  4028ac:	ldr	x8, [sp, #64]
  4028b0:	ldr	x1, [x8]
  4028b4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4028b8:	add	x0, x0, #0x9d1
  4028bc:	bl	4019f0 <fputs@plt>
  4028c0:	ldur	w9, [x29, #-40]
  4028c4:	ldr	w10, [sp, #648]
  4028c8:	subs	w10, w10, #0x4
  4028cc:	cmp	w9, w10
  4028d0:	b.le	4028e0 <tigetstr@plt+0xa50>
  4028d4:	ldr	w8, [sp, #648]
  4028d8:	subs	w8, w8, #0x4
  4028dc:	stur	w8, [x29, #-40]
  4028e0:	ldr	w8, [sp, #1844]
  4028e4:	lsr	w8, w8, #16
  4028e8:	and	w8, w8, #0x1
  4028ec:	cbz	w8, 4028fc <tigetstr@plt+0xa6c>
  4028f0:	ldur	x0, [x29, #-24]
  4028f4:	bl	403a6c <tigetstr@plt+0x1bdc>
  4028f8:	b	402928 <tigetstr@plt+0xa98>
  4028fc:	add	x0, sp, #0x80
  402900:	ldr	w8, [sp, #1844]
  402904:	and	w8, w8, #0xf7ffffff
  402908:	orr	w8, w8, #0x8000000
  40290c:	str	w8, [sp, #1844]
  402910:	ldur	x1, [x29, #-24]
  402914:	ldur	w2, [x29, #-40]
  402918:	bl	403f44 <tigetstr@plt+0x20b4>
  40291c:	ldr	w8, [sp, #1844]
  402920:	and	w8, w8, #0xf7ffffff
  402924:	str	w8, [sp, #1844]
  402928:	add	x8, sp, #0x80
  40292c:	add	x0, x8, #0xc0
  402930:	mov	w1, #0x1                   	// #1
  402934:	bl	401a40 <__sigsetjmp@plt>
  402938:	ldr	x8, [sp, #64]
  40293c:	ldr	x9, [x8]
  402940:	mov	x0, x9
  402944:	bl	401d00 <fflush@plt>
  402948:	ldur	x8, [x29, #-24]
  40294c:	mov	x0, x8
  402950:	bl	401ae0 <fclose@plt>
  402954:	str	xzr, [sp, #816]
  402958:	str	xzr, [sp, #824]
  40295c:	str	xzr, [sp, #800]
  402960:	str	xzr, [sp, #808]
  402964:	ldr	w8, [sp, #264]
  402968:	add	w8, w8, #0x1
  40296c:	str	w8, [sp, #264]
  402970:	ldr	w8, [sp, #1844]
  402974:	and	w8, w8, #0xfffffeff
  402978:	str	w8, [sp, #1844]
  40297c:	b	402628 <tigetstr@plt+0x798>
  402980:	add	x8, sp, #0x80
  402984:	ldr	x0, [x8, #664]
  402988:	str	x8, [sp]
  40298c:	bl	401c90 <free@plt>
  402990:	ldur	x0, [x29, #-72]
  402994:	bl	401c90 <free@plt>
  402998:	ldr	x8, [sp]
  40299c:	ldr	x0, [x8, #504]
  4029a0:	bl	401c90 <free@plt>
  4029a4:	bl	40515c <tigetstr@plt+0x32cc>
  4029a8:	mov	w9, wzr
  4029ac:	mov	w0, w9
  4029b0:	bl	401a00 <exit@plt>
  4029b4:	stp	x29, x30, [sp, #-16]!
  4029b8:	mov	x29, sp
  4029bc:	adrp	x0, 405000 <tigetstr@plt+0x3170>
  4029c0:	add	x0, x0, #0x238
  4029c4:	bl	407ea8 <tigetstr@plt+0x6018>
  4029c8:	ldp	x29, x30, [sp], #16
  4029cc:	ret
  4029d0:	sub	sp, sp, #0x120
  4029d4:	stp	x29, x30, [sp, #224]
  4029d8:	stp	x28, x23, [sp, #240]
  4029dc:	stp	x22, x21, [sp, #256]
  4029e0:	stp	x20, x19, [sp, #272]
  4029e4:	add	x29, sp, #0xe0
  4029e8:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4029ec:	add	x8, x8, #0x2a8
  4029f0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4029f4:	add	x0, x0, #0x9ed
  4029f8:	adrp	x9, 408000 <tigetstr@plt+0x6170>
  4029fc:	add	x9, x9, #0x9f6
  402a00:	adrp	x10, 41a000 <tigetstr@plt+0x18170>
  402a04:	add	x10, x10, #0x2b8
  402a08:	adrp	x11, 408000 <tigetstr@plt+0x6170>
  402a0c:	add	x11, x11, #0xdfd
  402a10:	adrp	x12, 408000 <tigetstr@plt+0x6170>
  402a14:	add	x12, x12, #0xa0f
  402a18:	adrp	x13, 408000 <tigetstr@plt+0x6170>
  402a1c:	add	x13, x13, #0xa37
  402a20:	adrp	x14, 408000 <tigetstr@plt+0x6170>
  402a24:	add	x14, x14, #0xa42
  402a28:	adrp	x15, 408000 <tigetstr@plt+0x6170>
  402a2c:	add	x15, x15, #0xa75
  402a30:	adrp	x16, 408000 <tigetstr@plt+0x6170>
  402a34:	add	x16, x16, #0xaaa
  402a38:	adrp	x17, 408000 <tigetstr@plt+0x6170>
  402a3c:	add	x17, x17, #0xad7
  402a40:	adrp	x18, 408000 <tigetstr@plt+0x6170>
  402a44:	add	x18, x18, #0xb15
  402a48:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  402a4c:	add	x1, x1, #0xb50
  402a50:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  402a54:	add	x2, x2, #0xb84
  402a58:	adrp	x3, 408000 <tigetstr@plt+0x6170>
  402a5c:	add	x3, x3, #0xba7
  402a60:	adrp	x4, 408000 <tigetstr@plt+0x6170>
  402a64:	add	x4, x4, #0xbd7
  402a68:	adrp	x5, 408000 <tigetstr@plt+0x6170>
  402a6c:	add	x5, x5, #0xc0d
  402a70:	adrp	x6, 408000 <tigetstr@plt+0x6170>
  402a74:	add	x6, x6, #0xc5f
  402a78:	adrp	x7, 408000 <tigetstr@plt+0x6170>
  402a7c:	add	x7, x7, #0xc4b
  402a80:	adrp	x19, 408000 <tigetstr@plt+0x6170>
  402a84:	add	x19, x19, #0xc85
  402a88:	adrp	x20, 408000 <tigetstr@plt+0x6170>
  402a8c:	add	x20, x20, #0xc71
  402a90:	adrp	x21, 408000 <tigetstr@plt+0x6170>
  402a94:	add	x21, x21, #0xc95
  402a98:	adrp	x22, 408000 <tigetstr@plt+0x6170>
  402a9c:	add	x22, x22, #0xcb0
  402aa0:	mov	w23, wzr
  402aa4:	ldr	x8, [x8]
  402aa8:	stur	x8, [x29, #-8]
  402aac:	stur	x9, [x29, #-16]
  402ab0:	stur	x10, [x29, #-24]
  402ab4:	stur	x11, [x29, #-32]
  402ab8:	stur	x12, [x29, #-40]
  402abc:	stur	x13, [x29, #-48]
  402ac0:	stur	x14, [x29, #-56]
  402ac4:	stur	x15, [x29, #-64]
  402ac8:	stur	x16, [x29, #-72]
  402acc:	stur	x17, [x29, #-80]
  402ad0:	stur	x18, [x29, #-88]
  402ad4:	stur	x1, [x29, #-96]
  402ad8:	stur	x2, [x29, #-104]
  402adc:	str	x3, [sp, #112]
  402ae0:	str	x4, [sp, #104]
  402ae4:	str	x5, [sp, #96]
  402ae8:	str	x6, [sp, #88]
  402aec:	str	x7, [sp, #80]
  402af0:	str	x19, [sp, #72]
  402af4:	str	x20, [sp, #64]
  402af8:	str	x21, [sp, #56]
  402afc:	str	x22, [sp, #48]
  402b00:	str	w23, [sp, #44]
  402b04:	bl	401e30 <gettext@plt>
  402b08:	ldur	x1, [x29, #-8]
  402b0c:	bl	4019f0 <fputs@plt>
  402b10:	ldur	x8, [x29, #-8]
  402b14:	ldur	x9, [x29, #-16]
  402b18:	mov	x0, x9
  402b1c:	str	x8, [sp, #32]
  402b20:	bl	401e30 <gettext@plt>
  402b24:	ldur	x8, [x29, #-24]
  402b28:	ldr	x2, [x8]
  402b2c:	ldr	x9, [sp, #32]
  402b30:	str	x0, [sp, #24]
  402b34:	mov	x0, x9
  402b38:	ldr	x1, [sp, #24]
  402b3c:	bl	401e40 <fprintf@plt>
  402b40:	ldur	x1, [x29, #-8]
  402b44:	ldur	x8, [x29, #-32]
  402b48:	mov	x0, x8
  402b4c:	bl	4019f0 <fputs@plt>
  402b50:	ldur	x8, [x29, #-40]
  402b54:	mov	x0, x8
  402b58:	bl	401e30 <gettext@plt>
  402b5c:	ldur	x1, [x29, #-8]
  402b60:	bl	4019f0 <fputs@plt>
  402b64:	ldur	x8, [x29, #-48]
  402b68:	mov	x0, x8
  402b6c:	bl	401e30 <gettext@plt>
  402b70:	ldur	x1, [x29, #-8]
  402b74:	bl	4019f0 <fputs@plt>
  402b78:	ldur	x8, [x29, #-56]
  402b7c:	mov	x0, x8
  402b80:	bl	401e30 <gettext@plt>
  402b84:	ldur	x1, [x29, #-8]
  402b88:	bl	4019f0 <fputs@plt>
  402b8c:	ldur	x8, [x29, #-64]
  402b90:	mov	x0, x8
  402b94:	bl	401e30 <gettext@plt>
  402b98:	ldur	x1, [x29, #-8]
  402b9c:	bl	4019f0 <fputs@plt>
  402ba0:	ldur	x8, [x29, #-72]
  402ba4:	mov	x0, x8
  402ba8:	bl	401e30 <gettext@plt>
  402bac:	ldur	x1, [x29, #-8]
  402bb0:	bl	4019f0 <fputs@plt>
  402bb4:	ldur	x8, [x29, #-80]
  402bb8:	mov	x0, x8
  402bbc:	bl	401e30 <gettext@plt>
  402bc0:	ldur	x1, [x29, #-8]
  402bc4:	bl	4019f0 <fputs@plt>
  402bc8:	ldur	x8, [x29, #-88]
  402bcc:	mov	x0, x8
  402bd0:	bl	401e30 <gettext@plt>
  402bd4:	ldur	x1, [x29, #-8]
  402bd8:	bl	4019f0 <fputs@plt>
  402bdc:	ldur	x8, [x29, #-96]
  402be0:	mov	x0, x8
  402be4:	bl	401e30 <gettext@plt>
  402be8:	ldur	x1, [x29, #-8]
  402bec:	bl	4019f0 <fputs@plt>
  402bf0:	ldur	x8, [x29, #-104]
  402bf4:	mov	x0, x8
  402bf8:	bl	401e30 <gettext@plt>
  402bfc:	ldur	x1, [x29, #-8]
  402c00:	bl	4019f0 <fputs@plt>
  402c04:	ldr	x8, [sp, #112]
  402c08:	mov	x0, x8
  402c0c:	bl	401e30 <gettext@plt>
  402c10:	ldur	x1, [x29, #-8]
  402c14:	bl	4019f0 <fputs@plt>
  402c18:	ldr	x8, [sp, #104]
  402c1c:	mov	x0, x8
  402c20:	bl	401e30 <gettext@plt>
  402c24:	ldur	x1, [x29, #-8]
  402c28:	bl	4019f0 <fputs@plt>
  402c2c:	ldr	x8, [sp, #96]
  402c30:	mov	x0, x8
  402c34:	bl	401e30 <gettext@plt>
  402c38:	ldur	x1, [x29, #-8]
  402c3c:	bl	4019f0 <fputs@plt>
  402c40:	ldur	x1, [x29, #-8]
  402c44:	ldur	x8, [x29, #-32]
  402c48:	mov	x0, x8
  402c4c:	bl	4019f0 <fputs@plt>
  402c50:	ldr	x8, [sp, #88]
  402c54:	mov	x0, x8
  402c58:	bl	401e30 <gettext@plt>
  402c5c:	ldr	x8, [sp, #80]
  402c60:	str	x0, [sp, #16]
  402c64:	mov	x0, x8
  402c68:	ldr	x1, [sp, #16]
  402c6c:	bl	401db0 <printf@plt>
  402c70:	ldr	x8, [sp, #72]
  402c74:	mov	x0, x8
  402c78:	bl	401e30 <gettext@plt>
  402c7c:	ldr	x8, [sp, #64]
  402c80:	str	x0, [sp, #8]
  402c84:	mov	x0, x8
  402c88:	ldr	x1, [sp, #8]
  402c8c:	bl	401db0 <printf@plt>
  402c90:	ldr	x8, [sp, #56]
  402c94:	mov	x0, x8
  402c98:	bl	401e30 <gettext@plt>
  402c9c:	ldr	x1, [sp, #48]
  402ca0:	bl	401db0 <printf@plt>
  402ca4:	ldr	w23, [sp, #44]
  402ca8:	mov	w0, w23
  402cac:	bl	401a00 <exit@plt>
  402cb0:	sub	sp, sp, #0x40
  402cb4:	stp	x29, x30, [sp, #48]
  402cb8:	add	x29, sp, #0x30
  402cbc:	mov	w8, #0x1                   	// #1
  402cc0:	adrp	x9, 409000 <tigetstr@plt+0x7170>
  402cc4:	add	x9, x9, #0x4dd
  402cc8:	stur	x0, [x29, #-8]
  402ccc:	ldur	x1, [x29, #-8]
  402cd0:	mov	w0, w8
  402cd4:	str	x9, [sp]
  402cd8:	bl	401ab0 <tcgetattr@plt>
  402cdc:	ldur	x9, [x29, #-8]
  402ce0:	ldr	w8, [x9, #1716]
  402ce4:	and	w10, w0, #0x1
  402ce8:	and	w8, w8, #0xfffeffff
  402cec:	orr	w8, w8, w10, lsl #16
  402cf0:	str	w8, [x9, #1716]
  402cf4:	ldur	x9, [x29, #-8]
  402cf8:	ldr	w8, [x9, #1716]
  402cfc:	lsr	w8, w8, #16
  402d00:	and	w8, w8, #0x1
  402d04:	cbnz	w8, 4031d0 <tigetstr@plt+0x1340>
  402d08:	ldur	x8, [x29, #-8]
  402d0c:	ldrb	w9, [x8, #19]
  402d10:	cmp	w9, #0xff
  402d14:	cset	w9, ne  // ne = any
  402d18:	and	w9, w9, #0x1
  402d1c:	ldur	x8, [x29, #-8]
  402d20:	ldr	w10, [x8, #1716]
  402d24:	and	w9, w9, #0x1
  402d28:	and	w10, w10, #0xffffff7f
  402d2c:	orr	w9, w10, w9, lsl #7
  402d30:	str	w9, [x8, #1716]
  402d34:	ldur	x8, [x29, #-8]
  402d38:	ldrb	w9, [x8, #20]
  402d3c:	cmp	w9, #0xff
  402d40:	cset	w9, ne  // ne = any
  402d44:	and	w9, w9, #0x1
  402d48:	ldur	x8, [x29, #-8]
  402d4c:	ldr	w10, [x8, #1716]
  402d50:	and	w9, w9, #0x1
  402d54:	and	w10, w10, #0xffffffbf
  402d58:	orr	w9, w10, w9, lsl #6
  402d5c:	str	w9, [x8, #1716]
  402d60:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402d64:	add	x0, x0, #0xcb8
  402d68:	bl	401df0 <getenv@plt>
  402d6c:	str	x0, [sp, #24]
  402d70:	cbnz	x0, 402d98 <tigetstr@plt+0xf08>
  402d74:	ldur	x8, [x29, #-8]
  402d78:	ldr	w9, [x8, #1716]
  402d7c:	and	w9, w9, #0xfffffff7
  402d80:	orr	w9, w9, #0x8
  402d84:	str	w9, [x8, #1716]
  402d88:	ldur	x8, [x29, #-8]
  402d8c:	ldr	w9, [x8, #1716]
  402d90:	and	w9, w9, #0xffffffdf
  402d94:	str	w9, [x8, #1716]
  402d98:	ldr	x0, [sp, #24]
  402d9c:	mov	w1, #0x1                   	// #1
  402da0:	sub	x2, x29, #0xc
  402da4:	bl	401a20 <setupterm@plt>
  402da8:	ldur	w8, [x29, #-12]
  402dac:	cmp	w8, #0x0
  402db0:	cset	w8, gt
  402db4:	tbnz	w8, #0, 402de0 <tigetstr@plt+0xf50>
  402db8:	ldur	x8, [x29, #-8]
  402dbc:	ldr	w9, [x8, #1716]
  402dc0:	and	w9, w9, #0xfffffff7
  402dc4:	orr	w9, w9, #0x8
  402dc8:	str	w9, [x8, #1716]
  402dcc:	ldur	x8, [x29, #-8]
  402dd0:	ldr	w9, [x8, #1716]
  402dd4:	and	w9, w9, #0xffffffdf
  402dd8:	str	w9, [x8, #1716]
  402ddc:	b	4031a8 <tigetstr@plt+0x1318>
  402de0:	mov	w0, #0x1                   	// #1
  402de4:	mov	x1, #0x5413                	// #21523
  402de8:	add	x2, sp, #0x10
  402dec:	bl	401e60 <ioctl@plt>
  402df0:	cmp	w0, #0x0
  402df4:	cset	w8, ge  // ge = tcont
  402df8:	tbnz	w8, #0, 402e28 <tigetstr@plt+0xf98>
  402dfc:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402e00:	add	x0, x0, #0xe7b
  402e04:	bl	401e20 <tigetnum@plt>
  402e08:	ldur	x8, [x29, #-8]
  402e0c:	str	w0, [x8, #520]
  402e10:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402e14:	add	x0, x0, #0xcbd
  402e18:	bl	401e20 <tigetnum@plt>
  402e1c:	ldur	x8, [x29, #-8]
  402e20:	str	w0, [x8, #656]
  402e24:	b	402e70 <tigetstr@plt+0xfe0>
  402e28:	ldrh	w8, [sp, #16]
  402e2c:	ldur	x9, [x29, #-8]
  402e30:	str	w8, [x9, #520]
  402e34:	cbnz	w8, 402e4c <tigetstr@plt+0xfbc>
  402e38:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402e3c:	add	x0, x0, #0xe7b
  402e40:	bl	401e20 <tigetnum@plt>
  402e44:	ldur	x8, [x29, #-8]
  402e48:	str	w0, [x8, #520]
  402e4c:	ldrh	w8, [sp, #18]
  402e50:	ldur	x9, [x29, #-8]
  402e54:	str	w8, [x9, #656]
  402e58:	cbnz	w8, 402e70 <tigetstr@plt+0xfe0>
  402e5c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402e60:	add	x0, x0, #0xcbd
  402e64:	bl	401e20 <tigetnum@plt>
  402e68:	ldur	x8, [x29, #-8]
  402e6c:	str	w0, [x8, #656]
  402e70:	ldur	x8, [x29, #-8]
  402e74:	ldr	w9, [x8, #520]
  402e78:	cmp	w9, #0x0
  402e7c:	cset	w9, le
  402e80:	tbnz	w9, #0, 402e94 <tigetstr@plt+0x1004>
  402e84:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402e88:	add	x0, x0, #0xcc2
  402e8c:	bl	401b70 <tigetflag@plt>
  402e90:	cbz	w0, 402eb4 <tigetstr@plt+0x1024>
  402e94:	ldur	x8, [x29, #-8]
  402e98:	ldr	w9, [x8, #1716]
  402e9c:	and	w9, w9, #0xfffff7ff
  402ea0:	orr	w9, w9, #0x800
  402ea4:	str	w9, [x8, #1716]
  402ea8:	ldur	x8, [x29, #-8]
  402eac:	mov	w9, #0x18                  	// #24
  402eb0:	str	w9, [x8, #520]
  402eb4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402eb8:	add	x0, x0, #0xcc5
  402ebc:	bl	401b70 <tigetflag@plt>
  402ec0:	cbz	w0, 402eec <tigetstr@plt+0x105c>
  402ec4:	ldur	x8, [x29, #-8]
  402ec8:	ldr	w9, [x8, #1716]
  402ecc:	lsr	w9, w9, #4
  402ed0:	and	w9, w9, #0x1
  402ed4:	add	w9, w9, #0x1
  402ed8:	ldr	w10, [x8, #1716]
  402edc:	and	w9, w9, #0x1
  402ee0:	and	w10, w10, #0xffffffef
  402ee4:	orr	w9, w10, w9, lsl #4
  402ee8:	str	w9, [x8, #1716]
  402eec:	ldur	x8, [x29, #-8]
  402ef0:	ldr	w9, [x8, #656]
  402ef4:	cmp	w9, #0x0
  402ef8:	cset	w9, gt
  402efc:	tbnz	w9, #0, 402f0c <tigetstr@plt+0x107c>
  402f00:	ldur	x8, [x29, #-8]
  402f04:	mov	w9, #0x50                  	// #80
  402f08:	str	w9, [x8, #656]
  402f0c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402f10:	add	x0, x0, #0xcca
  402f14:	bl	401b70 <tigetflag@plt>
  402f18:	ldur	x8, [x29, #-8]
  402f1c:	ldr	w9, [x8, #1716]
  402f20:	and	w10, w0, #0x1
  402f24:	and	w9, w9, #0xefffffff
  402f28:	orr	w9, w9, w10, lsl #28
  402f2c:	str	w9, [x8, #1716]
  402f30:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402f34:	add	x0, x0, #0xccd
  402f38:	bl	401b70 <tigetflag@plt>
  402f3c:	ldur	x8, [x29, #-8]
  402f40:	ldr	w9, [x8, #1716]
  402f44:	and	w10, w0, #0x1
  402f48:	and	w9, w9, #0xfffffffe
  402f4c:	orr	w9, w9, w10
  402f50:	str	w9, [x8, #1716]
  402f54:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402f58:	add	x0, x0, #0xcd1
  402f5c:	bl	401e90 <tigetstr@plt>
  402f60:	ldur	x8, [x29, #-8]
  402f64:	str	x0, [x8, #536]
  402f68:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402f6c:	add	x0, x0, #0xcd4
  402f70:	bl	401e90 <tigetstr@plt>
  402f74:	ldur	x8, [x29, #-8]
  402f78:	str	x0, [x8, #528]
  402f7c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402f80:	add	x0, x0, #0xcda
  402f84:	bl	401e90 <tigetstr@plt>
  402f88:	ldur	x8, [x29, #-8]
  402f8c:	str	x0, [x8, #544]
  402f90:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402f94:	add	x0, x0, #0xcdf
  402f98:	bl	401e90 <tigetstr@plt>
  402f9c:	ldur	x8, [x29, #-8]
  402fa0:	str	x0, [x8, #552]
  402fa4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402fa8:	add	x0, x0, #0xce4
  402fac:	bl	401e20 <tigetnum@plt>
  402fb0:	mov	w9, wzr
  402fb4:	cmp	w9, w0
  402fb8:	cset	w9, ge  // ge = tcont
  402fbc:	tbnz	w9, #0, 402fd4 <tigetstr@plt+0x1144>
  402fc0:	ldur	x8, [x29, #-8]
  402fc4:	ldr	w9, [x8, #1716]
  402fc8:	and	w9, w9, #0xffdfffff
  402fcc:	orr	w9, w9, #0x200000
  402fd0:	str	w9, [x8, #1716]
  402fd4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402fd8:	add	x0, x0, #0xcf5
  402fdc:	bl	401b70 <tigetflag@plt>
  402fe0:	cbnz	w0, 402ff4 <tigetstr@plt+0x1164>
  402fe4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402fe8:	add	x0, x0, #0xce8
  402fec:	bl	401b70 <tigetflag@plt>
  402ff0:	cbz	w0, 403004 <tigetstr@plt+0x1174>
  402ff4:	ldur	x8, [x29, #-8]
  402ff8:	ldr	w9, [x8, #1716]
  402ffc:	and	w9, w9, #0xffffffdf
  403000:	str	w9, [x8, #1716]
  403004:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403008:	add	x0, x0, #0xceb
  40300c:	bl	401e90 <tigetstr@plt>
  403010:	ldur	x8, [x29, #-8]
  403014:	str	x0, [x8, #576]
  403018:	cbnz	x0, 403028 <tigetstr@plt+0x1198>
  40301c:	ldur	x8, [x29, #-8]
  403020:	ldr	x9, [sp]
  403024:	str	x9, [x8, #576]
  403028:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40302c:	add	x0, x0, #0xcee
  403030:	bl	401e90 <tigetstr@plt>
  403034:	ldur	x8, [x29, #-8]
  403038:	str	x0, [x8, #560]
  40303c:	cbz	x0, 403058 <tigetstr@plt+0x11c8>
  403040:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403044:	add	x0, x0, #0xcf3
  403048:	bl	401e90 <tigetstr@plt>
  40304c:	ldur	x8, [x29, #-8]
  403050:	str	x0, [x8, #568]
  403054:	cbnz	x0, 4030d4 <tigetstr@plt+0x1244>
  403058:	ldur	x8, [x29, #-8]
  40305c:	ldr	x8, [x8, #576]
  403060:	ldrb	w9, [x8]
  403064:	cbnz	w9, 4030d4 <tigetstr@plt+0x1244>
  403068:	ldur	x8, [x29, #-8]
  40306c:	ldr	x8, [x8, #544]
  403070:	ldur	x9, [x29, #-8]
  403074:	str	x8, [x9, #560]
  403078:	cbz	x8, 403090 <tigetstr@plt+0x1200>
  40307c:	ldur	x8, [x29, #-8]
  403080:	ldr	x8, [x8, #552]
  403084:	ldur	x9, [x29, #-8]
  403088:	str	x8, [x9, #568]
  40308c:	cbnz	x8, 4030a8 <tigetstr@plt+0x1218>
  403090:	ldur	x8, [x29, #-8]
  403094:	ldr	x9, [sp]
  403098:	str	x9, [x8, #560]
  40309c:	ldur	x8, [x29, #-8]
  4030a0:	str	x9, [x8, #568]
  4030a4:	b	4030d0 <tigetstr@plt+0x1240>
  4030a8:	ldur	x8, [x29, #-8]
  4030ac:	ldr	w9, [x8, #1716]
  4030b0:	lsr	w9, w9, #21
  4030b4:	and	w9, w9, #0x1
  4030b8:	ldur	x8, [x29, #-8]
  4030bc:	ldr	w10, [x8, #1716]
  4030c0:	and	w9, w9, #0x1
  4030c4:	and	w10, w10, #0xfeffffff
  4030c8:	orr	w9, w10, w9, lsl #24
  4030cc:	str	w9, [x8, #1716]
  4030d0:	b	4030e4 <tigetstr@plt+0x1254>
  4030d4:	ldur	x8, [x29, #-8]
  4030d8:	ldr	w9, [x8, #1716]
  4030dc:	and	w9, w9, #0xfeffffff
  4030e0:	str	w9, [x8, #1716]
  4030e4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4030e8:	add	x0, x0, #0xcf8
  4030ec:	bl	401e90 <tigetstr@plt>
  4030f0:	ldur	x8, [x29, #-8]
  4030f4:	str	x0, [x8, #592]
  4030f8:	ldur	x8, [x29, #-8]
  4030fc:	ldr	x8, [x8, #592]
  403100:	cbz	x8, 403114 <tigetstr@plt+0x1284>
  403104:	ldur	x8, [x29, #-8]
  403108:	ldr	x8, [x8, #592]
  40310c:	ldrsb	w9, [x8]
  403110:	cbnz	w9, 40316c <tigetstr@plt+0x12dc>
  403114:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403118:	add	x0, x0, #0xcfd
  40311c:	bl	401e90 <tigetstr@plt>
  403120:	ldur	x8, [x29, #-8]
  403124:	str	x0, [x8, #600]
  403128:	cbz	x0, 40316c <tigetstr@plt+0x12dc>
  40312c:	ldur	x8, [x29, #-8]
  403130:	ldr	x0, [x8, #600]
  403134:	mov	w9, wzr
  403138:	mov	w1, w9
  40313c:	mov	w2, w9
  403140:	bl	401b30 <tparm@plt>
  403144:	str	x0, [sp, #8]
  403148:	ldur	x8, [x29, #-8]
  40314c:	add	x0, x8, #0x260
  403150:	ldr	x1, [sp, #8]
  403154:	mov	x2, #0x28                  	// #40
  403158:	bl	405368 <tigetstr@plt+0x34d8>
  40315c:	ldur	x8, [x29, #-8]
  403160:	add	x8, x8, #0x260
  403164:	ldur	x10, [x29, #-8]
  403168:	str	x8, [x10, #592]
  40316c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403170:	add	x0, x0, #0xde3
  403174:	bl	401e90 <tigetstr@plt>
  403178:	ldur	x8, [x29, #-8]
  40317c:	str	x0, [x8, #648]
  403180:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403184:	add	x0, x0, #0xd01
  403188:	bl	401e90 <tigetstr@plt>
  40318c:	ldur	x8, [x29, #-8]
  403190:	str	x0, [x8, #584]
  403194:	cbnz	x0, 4031a8 <tigetstr@plt+0x1318>
  403198:	ldur	x8, [x29, #-8]
  40319c:	adrp	x9, 409000 <tigetstr@plt+0x7170>
  4031a0:	add	x9, x9, #0x4dc
  4031a4:	str	x9, [x8, #584]
  4031a8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4031ac:	add	x0, x0, #0xd06
  4031b0:	bl	401df0 <getenv@plt>
  4031b4:	ldur	x8, [x29, #-8]
  4031b8:	str	x0, [x8, #176]
  4031bc:	cbnz	x0, 4031d0 <tigetstr@plt+0x1340>
  4031c0:	ldur	x8, [x29, #-8]
  4031c4:	adrp	x9, 408000 <tigetstr@plt+0x6170>
  4031c8:	add	x9, x9, #0xd0c
  4031cc:	str	x9, [x8, #176]
  4031d0:	ldur	x1, [x29, #-8]
  4031d4:	mov	w8, wzr
  4031d8:	mov	w0, w8
  4031dc:	bl	401ab0 <tcgetattr@plt>
  4031e0:	ldur	x9, [x29, #-8]
  4031e4:	ldr	w8, [x9, #1716]
  4031e8:	and	w10, w0, #0x1
  4031ec:	and	w8, w8, #0xffff7fff
  4031f0:	orr	w8, w8, w10, lsl #15
  4031f4:	str	w8, [x9, #1716]
  4031f8:	ldur	x1, [x29, #-8]
  4031fc:	mov	w0, #0x2                   	// #2
  403200:	bl	401ab0 <tcgetattr@plt>
  403204:	ldur	x9, [x29, #-8]
  403208:	add	x9, x9, #0x3c
  40320c:	ldur	x1, [x29, #-8]
  403210:	mov	x0, x9
  403214:	mov	x2, #0x3c                  	// #60
  403218:	bl	4019a0 <memcpy@plt>
  40321c:	ldur	x9, [x29, #-8]
  403220:	ldr	w8, [x9, #4]
  403224:	mov	w10, #0x1800                	// #6144
  403228:	and	w8, w8, #0x1800
  40322c:	cmp	w8, w10
  403230:	cset	w8, ne  // ne = any
  403234:	and	w8, w8, #0x1
  403238:	ldur	x9, [x29, #-8]
  40323c:	ldr	w10, [x9, #1716]
  403240:	and	w8, w8, #0x1
  403244:	and	w10, w10, #0xfffffbff
  403248:	orr	w8, w10, w8, lsl #10
  40324c:	str	w8, [x9, #1716]
  403250:	ldur	x9, [x29, #-8]
  403254:	ldr	w8, [x9, #1716]
  403258:	lsr	w8, w8, #16
  40325c:	and	w8, w8, #0x1
  403260:	cbnz	w8, 403290 <tigetstr@plt+0x1400>
  403264:	ldur	x8, [x29, #-8]
  403268:	ldr	w9, [x8, #12]
  40326c:	mov	w10, #0xfffffff5            	// #-11
  403270:	and	w9, w9, w10
  403274:	str	w9, [x8, #12]
  403278:	ldur	x8, [x29, #-8]
  40327c:	mov	w9, #0x1                   	// #1
  403280:	strb	w9, [x8, #23]
  403284:	ldur	x8, [x29, #-8]
  403288:	mov	w9, #0x0                   	// #0
  40328c:	strb	w9, [x8, #22]
  403290:	ldp	x29, x30, [sp, #48]
  403294:	add	sp, sp, #0x40
  403298:	ret
  40329c:	sub	sp, sp, #0x20
  4032a0:	stp	x29, x30, [sp, #16]
  4032a4:	add	x29, sp, #0x10
  4032a8:	mov	w8, #0x4                   	// #4
  4032ac:	str	x0, [sp, #8]
  4032b0:	ldr	x9, [sp, #8]
  4032b4:	ldr	w10, [x9, #656]
  4032b8:	mul	w8, w10, w8
  4032bc:	mov	w0, w8
  4032c0:	sxtw	x9, w0
  4032c4:	str	x9, [sp]
  4032c8:	ldr	x9, [sp, #8]
  4032cc:	ldr	x9, [x9, #512]
  4032d0:	ldr	x11, [sp]
  4032d4:	cmp	x9, x11
  4032d8:	b.cc	4032e0 <tigetstr@plt+0x1450>  // b.lo, b.ul, b.last
  4032dc:	b	40331c <tigetstr@plt+0x148c>
  4032e0:	ldr	x8, [sp]
  4032e4:	cmp	x8, #0x100
  4032e8:	b.cs	4032f4 <tigetstr@plt+0x1464>  // b.hs, b.nlast
  4032ec:	mov	x8, #0x100                 	// #256
  4032f0:	str	x8, [sp]
  4032f4:	ldr	x8, [sp, #8]
  4032f8:	ldr	x0, [x8, #504]
  4032fc:	ldr	x8, [sp]
  403300:	add	x1, x8, #0x2
  403304:	bl	4053c0 <tigetstr@plt+0x3530>
  403308:	ldr	x8, [sp, #8]
  40330c:	str	x0, [x8, #504]
  403310:	ldr	x8, [sp]
  403314:	ldr	x9, [sp, #8]
  403318:	str	x8, [x9, #512]
  40331c:	ldp	x29, x30, [sp, #16]
  403320:	add	sp, sp, #0x20
  403324:	ret
  403328:	sub	sp, sp, #0x40
  40332c:	stp	x29, x30, [sp, #48]
  403330:	add	x29, sp, #0x30
  403334:	stur	x0, [x29, #-8]
  403338:	stur	x1, [x29, #-16]
  40333c:	stur	wzr, [x29, #-20]
  403340:	ldur	x8, [x29, #-16]
  403344:	ldrsb	w9, [x8]
  403348:	cbz	w9, 403508 <tigetstr@plt+0x1678>
  40334c:	ldur	x8, [x29, #-16]
  403350:	ldrsb	w9, [x8]
  403354:	subs	w9, w9, #0x9
  403358:	mov	w8, w9
  40335c:	ubfx	x8, x8, #0, #32
  403360:	cmp	x8, #0x6c
  403364:	str	x8, [sp, #16]
  403368:	b.hi	403498 <tigetstr@plt+0x1608>  // b.pmore
  40336c:	adrp	x8, 407000 <tigetstr@plt+0x5170>
  403370:	add	x8, x8, #0xef0
  403374:	ldr	x11, [sp, #16]
  403378:	ldrsw	x10, [x8, x11, lsl #2]
  40337c:	add	x9, x8, x10
  403380:	br	x9
  403384:	ldur	w8, [x29, #-20]
  403388:	cbnz	w8, 40339c <tigetstr@plt+0x150c>
  40338c:	ldur	x8, [x29, #-8]
  403390:	str	wzr, [x8, #140]
  403394:	mov	w9, #0x1                   	// #1
  403398:	stur	w9, [x29, #-20]
  40339c:	ldur	x8, [x29, #-8]
  4033a0:	ldr	w9, [x8, #140]
  4033a4:	mov	w10, #0xa                   	// #10
  4033a8:	mul	w9, w9, w10
  4033ac:	ldur	x8, [x29, #-16]
  4033b0:	ldrsb	w10, [x8]
  4033b4:	add	w9, w9, w10
  4033b8:	subs	w9, w9, #0x30
  4033bc:	ldur	x8, [x29, #-8]
  4033c0:	str	w9, [x8, #140]
  4033c4:	b	4034f8 <tigetstr@plt+0x1668>
  4033c8:	ldur	x8, [x29, #-8]
  4033cc:	ldr	w9, [x8, #1716]
  4033d0:	and	w9, w9, #0xff7fffff
  4033d4:	orr	w9, w9, #0x800000
  4033d8:	str	w9, [x8, #1716]
  4033dc:	b	4034f8 <tigetstr@plt+0x1668>
  4033e0:	ldur	x8, [x29, #-8]
  4033e4:	ldr	w9, [x8, #1716]
  4033e8:	and	w9, w9, #0xffbfffff
  4033ec:	str	w9, [x8, #1716]
  4033f0:	b	4034f8 <tigetstr@plt+0x1668>
  4033f4:	ldur	x8, [x29, #-8]
  4033f8:	ldr	w9, [x8, #1716]
  4033fc:	and	w9, w9, #0xfffffdff
  403400:	str	w9, [x8, #1716]
  403404:	b	4034f8 <tigetstr@plt+0x1668>
  403408:	ldur	x8, [x29, #-8]
  40340c:	ldr	w9, [x8, #1716]
  403410:	and	w9, w9, #0xffffbfff
  403414:	orr	w9, w9, #0x4000
  403418:	str	w9, [x8, #1716]
  40341c:	b	4034f8 <tigetstr@plt+0x1668>
  403420:	ldur	x8, [x29, #-8]
  403424:	ldr	w9, [x8, #1716]
  403428:	and	w9, w9, #0xfffffffb
  40342c:	orr	w9, w9, #0x4
  403430:	str	w9, [x8, #1716]
  403434:	b	4034f8 <tigetstr@plt+0x1668>
  403438:	ldur	x8, [x29, #-8]
  40343c:	ldr	w9, [x8, #1716]
  403440:	and	w9, w9, #0xfff7ffff
  403444:	orr	w9, w9, #0x80000
  403448:	str	w9, [x8, #1716]
  40344c:	b	4034f8 <tigetstr@plt+0x1668>
  403450:	ldur	x8, [x29, #-8]
  403454:	ldr	w9, [x8, #1716]
  403458:	and	w9, w9, #0xffffffdf
  40345c:	str	w9, [x8, #1716]
  403460:	b	4034f8 <tigetstr@plt+0x1668>
  403464:	b	4034f8 <tigetstr@plt+0x1668>
  403468:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40346c:	add	x0, x0, #0x96e
  403470:	bl	401e30 <gettext@plt>
  403474:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  403478:	add	x8, x8, #0x2b8
  40347c:	ldr	x1, [x8]
  403480:	adrp	x2, 408000 <tigetstr@plt+0x6170>
  403484:	add	x2, x2, #0x97a
  403488:	bl	401db0 <printf@plt>
  40348c:	mov	w9, wzr
  403490:	mov	w0, w9
  403494:	bl	401a00 <exit@plt>
  403498:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40349c:	add	x0, x0, #0xd2e
  4034a0:	bl	401e30 <gettext@plt>
  4034a4:	ldur	x1, [x29, #-16]
  4034a8:	bl	401d20 <warnx@plt>
  4034ac:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4034b0:	add	x8, x8, #0x2a0
  4034b4:	ldr	x0, [x8]
  4034b8:	adrp	x8, 408000 <tigetstr@plt+0x6170>
  4034bc:	add	x8, x8, #0x99b
  4034c0:	str	x0, [sp, #8]
  4034c4:	mov	x0, x8
  4034c8:	bl	401e30 <gettext@plt>
  4034cc:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4034d0:	add	x8, x8, #0x2b8
  4034d4:	ldr	x2, [x8]
  4034d8:	ldr	x8, [sp, #8]
  4034dc:	str	x0, [sp]
  4034e0:	mov	x0, x8
  4034e4:	ldr	x1, [sp]
  4034e8:	bl	401e40 <fprintf@plt>
  4034ec:	mov	w9, #0x1                   	// #1
  4034f0:	mov	w0, w9
  4034f4:	bl	401a00 <exit@plt>
  4034f8:	ldur	x8, [x29, #-16]
  4034fc:	add	x8, x8, #0x1
  403500:	stur	x8, [x29, #-16]
  403504:	b	403340 <tigetstr@plt+0x14b0>
  403508:	ldp	x29, x30, [sp, #48]
  40350c:	add	sp, sp, #0x40
  403510:	ret
  403514:	sub	sp, sp, #0x20
  403518:	stp	x29, x30, [sp, #16]
  40351c:	add	x29, sp, #0x10
  403520:	str	x0, [sp, #8]
  403524:	ldr	x8, [sp, #8]
  403528:	cbz	x8, 403530 <tigetstr@plt+0x16a0>
  40352c:	b	403550 <tigetstr@plt+0x16c0>
  403530:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403534:	add	x0, x0, #0xd41
  403538:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  40353c:	add	x1, x1, #0xd45
  403540:	mov	w2, #0x4a                  	// #74
  403544:	adrp	x3, 408000 <tigetstr@plt+0x6170>
  403548:	add	x3, x3, #0xd58
  40354c:	bl	401dc0 <__assert_fail@plt>
  403550:	ldr	x0, [sp, #8]
  403554:	bl	401bb0 <strdup@plt>
  403558:	str	x0, [sp]
  40355c:	ldr	x8, [sp]
  403560:	cbnz	x8, 403574 <tigetstr@plt+0x16e4>
  403564:	mov	w0, #0x1                   	// #1
  403568:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  40356c:	add	x1, x1, #0xd74
  403570:	bl	401e50 <err@plt>
  403574:	ldr	x0, [sp]
  403578:	ldp	x29, x30, [sp, #16]
  40357c:	add	sp, sp, #0x20
  403580:	ret
  403584:	sub	sp, sp, #0x30
  403588:	stp	x29, x30, [sp, #32]
  40358c:	add	x29, sp, #0x20
  403590:	mov	w8, #0x3                   	// #3
  403594:	mov	x9, #0x1                   	// #1
  403598:	adrp	x10, 41a000 <tigetstr@plt+0x18170>
  40359c:	add	x10, x10, #0x2c8
  4035a0:	stur	w0, [x29, #-4]
  4035a4:	mov	w0, w8
  4035a8:	mov	x1, x9
  4035ac:	str	x10, [sp, #16]
  4035b0:	bl	401ad0 <signal@plt>
  4035b4:	ldr	x9, [sp, #16]
  4035b8:	ldr	x10, [x9]
  4035bc:	ldr	w8, [x10, #1716]
  4035c0:	lsr	w8, w8, #26
  4035c4:	and	w8, w8, #0x1
  4035c8:	cbnz	w8, 403630 <tigetstr@plt+0x17a0>
  4035cc:	mov	w0, #0xa                   	// #10
  4035d0:	bl	401e00 <putchar@plt>
  4035d4:	ldr	x8, [sp, #16]
  4035d8:	ldr	x9, [x8]
  4035dc:	ldr	w10, [x9, #1716]
  4035e0:	lsr	w10, w10, #20
  4035e4:	and	w10, w10, #0x1
  4035e8:	cbnz	w10, 403614 <tigetstr@plt+0x1784>
  4035ec:	mov	w0, #0x3                   	// #3
  4035f0:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  4035f4:	add	x1, x1, #0x584
  4035f8:	bl	401ad0 <signal@plt>
  4035fc:	ldr	x8, [sp, #16]
  403600:	ldr	x9, [x8]
  403604:	add	x9, x9, #0xc0
  403608:	mov	x0, x9
  40360c:	mov	w1, #0x1                   	// #1
  403610:	bl	401cc0 <siglongjmp@plt>
  403614:	ldr	x8, [sp, #16]
  403618:	ldr	x9, [x8]
  40361c:	ldr	w10, [x9, #1716]
  403620:	and	w10, w10, #0xffffefff
  403624:	orr	w10, w10, #0x1000
  403628:	str	w10, [x9, #1716]
  40362c:	b	4036b8 <tigetstr@plt+0x1828>
  403630:	ldr	x8, [sp, #16]
  403634:	ldr	x9, [x8]
  403638:	ldr	w10, [x9, #1716]
  40363c:	lsr	w10, w10, #23
  403640:	and	w10, w10, #0x1
  403644:	cbnz	w10, 4036b8 <tigetstr@plt+0x1828>
  403648:	ldr	x8, [sp, #16]
  40364c:	ldr	x9, [x8]
  403650:	ldr	w10, [x9, #1716]
  403654:	lsr	w10, w10, #13
  403658:	and	w10, w10, #0x1
  40365c:	cbz	w10, 4036b8 <tigetstr@plt+0x1828>
  403660:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  403664:	add	x8, x8, #0x2a0
  403668:	ldr	x0, [x8]
  40366c:	adrp	x8, 408000 <tigetstr@plt+0x6170>
  403670:	add	x8, x8, #0xd8c
  403674:	str	x0, [sp, #8]
  403678:	mov	x0, x8
  40367c:	bl	401e30 <gettext@plt>
  403680:	ldr	x8, [sp, #8]
  403684:	str	x0, [sp]
  403688:	mov	x0, x8
  40368c:	ldr	x1, [sp]
  403690:	bl	401e40 <fprintf@plt>
  403694:	ldr	x8, [sp, #16]
  403698:	ldr	x9, [x8]
  40369c:	ldr	w10, [x9, #148]
  4036a0:	add	w10, w10, w0
  4036a4:	str	w10, [x9, #148]
  4036a8:	ldr	x9, [x8]
  4036ac:	ldr	w10, [x9, #1716]
  4036b0:	and	w10, w10, #0xffffdfff
  4036b4:	str	w10, [x9, #1716]
  4036b8:	mov	w0, #0x3                   	// #3
  4036bc:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  4036c0:	add	x1, x1, #0x584
  4036c4:	bl	401ad0 <signal@plt>
  4036c8:	ldp	x29, x30, [sp, #32]
  4036cc:	add	sp, sp, #0x30
  4036d0:	ret
  4036d4:	sub	sp, sp, #0x20
  4036d8:	stp	x29, x30, [sp, #16]
  4036dc:	add	x29, sp, #0x10
  4036e0:	mov	w8, #0x2                   	// #2
  4036e4:	mov	x9, #0x1                   	// #1
  4036e8:	adrp	x10, 41a000 <tigetstr@plt+0x18170>
  4036ec:	add	x10, x10, #0x2c8
  4036f0:	stur	w0, [x29, #-4]
  4036f4:	mov	w0, w8
  4036f8:	mov	x1, x9
  4036fc:	str	x10, [sp]
  403700:	bl	401ad0 <signal@plt>
  403704:	bl	40515c <tigetstr@plt+0x32cc>
  403708:	ldr	x9, [sp]
  40370c:	ldr	x10, [x9]
  403710:	ldr	w8, [x10, #1716]
  403714:	lsr	w8, w8, #2
  403718:	and	w8, w8, #0x1
  40371c:	cbz	w8, 403754 <tigetstr@plt+0x18c4>
  403720:	mov	w0, #0xd                   	// #13
  403724:	bl	401e00 <putchar@plt>
  403728:	ldr	x8, [sp]
  40372c:	ldr	x9, [x8]
  403730:	ldr	x9, [x9, #536]
  403734:	mov	x0, x9
  403738:	bl	401a50 <putp@plt>
  40373c:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  403740:	add	x8, x8, #0x2a8
  403744:	ldr	x8, [x8]
  403748:	mov	x0, x8
  40374c:	bl	401d00 <fflush@plt>
  403750:	b	4037b8 <tigetstr@plt+0x1928>
  403754:	ldr	x8, [sp]
  403758:	ldr	x9, [x8]
  40375c:	ldr	w10, [x9, #1716]
  403760:	lsr	w10, w10, #2
  403764:	and	w10, w10, #0x1
  403768:	cbnz	w10, 4037a4 <tigetstr@plt+0x1914>
  40376c:	ldr	x8, [sp]
  403770:	ldr	x9, [x8]
  403774:	ldr	w10, [x9, #148]
  403778:	cmp	w10, #0x0
  40377c:	cset	w10, le
  403780:	tbnz	w10, #0, 4037a4 <tigetstr@plt+0x1914>
  403784:	ldr	x8, [sp]
  403788:	ldr	x0, [x8]
  40378c:	bl	405418 <tigetstr@plt+0x3588>
  403790:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  403794:	add	x8, x8, #0x2a8
  403798:	ldr	x0, [x8]
  40379c:	bl	401d00 <fflush@plt>
  4037a0:	b	4037b8 <tigetstr@plt+0x1928>
  4037a4:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4037a8:	add	x8, x8, #0x2a0
  4037ac:	ldr	x1, [x8]
  4037b0:	mov	w0, #0xa                   	// #10
  4037b4:	bl	401a80 <fputc@plt>
  4037b8:	ldr	x8, [sp]
  4037bc:	ldr	x9, [x8]
  4037c0:	ldr	x0, [x9, #664]
  4037c4:	bl	401c90 <free@plt>
  4037c8:	ldr	x8, [sp]
  4037cc:	ldr	x9, [x8]
  4037d0:	ldr	x0, [x9, #504]
  4037d4:	bl	401c90 <free@plt>
  4037d8:	mov	w10, wzr
  4037dc:	mov	w0, w10
  4037e0:	bl	4019d0 <_exit@plt>
  4037e4:	sub	sp, sp, #0x40
  4037e8:	stp	x29, x30, [sp, #48]
  4037ec:	add	x29, sp, #0x30
  4037f0:	mov	w8, #0x1c                  	// #28
  4037f4:	mov	x9, #0x1                   	// #1
  4037f8:	mov	w10, #0x1                   	// #1
  4037fc:	mov	x1, #0x5413                	// #21523
  403800:	mov	w11, #0xffffffff            	// #-1
  403804:	adrp	x12, 41a000 <tigetstr@plt+0x18170>
  403808:	add	x12, x12, #0x2c8
  40380c:	sub	x2, x29, #0xc
  403810:	stur	w0, [x29, #-4]
  403814:	mov	w0, w8
  403818:	str	x1, [sp, #24]
  40381c:	mov	x1, x9
  403820:	str	w10, [sp, #20]
  403824:	str	w11, [sp, #16]
  403828:	str	x12, [sp, #8]
  40382c:	str	x2, [sp]
  403830:	bl	401ad0 <signal@plt>
  403834:	ldr	w8, [sp, #20]
  403838:	mov	w0, w8
  40383c:	ldr	x1, [sp, #24]
  403840:	ldr	x2, [sp]
  403844:	bl	401e60 <ioctl@plt>
  403848:	ldr	w8, [sp, #16]
  40384c:	cmp	w0, w8
  403850:	b.eq	4038dc <tigetstr@plt+0x1a4c>  // b.none
  403854:	ldurh	w8, [x29, #-12]
  403858:	cbz	w8, 4038c4 <tigetstr@plt+0x1a34>
  40385c:	ldurh	w8, [x29, #-12]
  403860:	ldr	x9, [sp, #8]
  403864:	ldr	x10, [x9]
  403868:	str	w8, [x10, #520]
  40386c:	ldr	x10, [x9]
  403870:	ldr	w8, [x10, #520]
  403874:	mov	w11, #0x2                   	// #2
  403878:	sdiv	w8, w8, w11
  40387c:	subs	w8, w8, #0x1
  403880:	ldr	x10, [x9]
  403884:	str	w8, [x10, #144]
  403888:	ldr	x10, [x9]
  40388c:	ldr	w8, [x10, #144]
  403890:	cmp	w8, #0x0
  403894:	cset	w8, gt
  403898:	tbnz	w8, #0, 4038ac <tigetstr@plt+0x1a1c>
  40389c:	ldr	x8, [sp, #8]
  4038a0:	ldr	x9, [x8]
  4038a4:	mov	w10, #0x1                   	// #1
  4038a8:	str	w10, [x9, #144]
  4038ac:	ldr	x8, [sp, #8]
  4038b0:	ldr	x9, [x8]
  4038b4:	ldr	w10, [x9, #520]
  4038b8:	subs	w10, w10, #0x1
  4038bc:	ldr	x9, [x8]
  4038c0:	str	w10, [x9, #140]
  4038c4:	ldurh	w8, [x29, #-10]
  4038c8:	cbz	w8, 4038dc <tigetstr@plt+0x1a4c>
  4038cc:	ldurh	w8, [x29, #-10]
  4038d0:	ldr	x9, [sp, #8]
  4038d4:	ldr	x10, [x9]
  4038d8:	str	w8, [x10, #656]
  4038dc:	mov	w0, #0x1c                  	// #28
  4038e0:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  4038e4:	add	x1, x1, #0x7e4
  4038e8:	bl	401ad0 <signal@plt>
  4038ec:	ldp	x29, x30, [sp, #48]
  4038f0:	add	sp, sp, #0x40
  4038f4:	ret
  4038f8:	sub	sp, sp, #0x180
  4038fc:	stp	x29, x30, [sp, #352]
  403900:	str	x28, [sp, #368]
  403904:	add	x29, sp, #0x160
  403908:	mov	w8, #0x16                  	// #22
  40390c:	mov	x9, #0x1                   	// #1
  403910:	adrp	x10, 41a000 <tigetstr@plt+0x18170>
  403914:	add	x10, x10, #0x2a8
  403918:	mov	x11, xzr
  40391c:	mov	x1, x11
  403920:	mov	w12, #0x14                  	// #20
  403924:	mov	w13, #0x1                   	// #1
  403928:	mov	w14, wzr
  40392c:	mov	w15, #0x2                   	// #2
  403930:	adrp	x16, 403000 <tigetstr@plt+0x1170>
  403934:	add	x16, x16, #0x8f8
  403938:	adrp	x17, 41a000 <tigetstr@plt+0x18170>
  40393c:	add	x17, x17, #0x2c8
  403940:	sub	x18, x29, #0x88
  403944:	add	x2, sp, #0x58
  403948:	stur	w0, [x29, #-4]
  40394c:	mov	w0, w8
  403950:	str	x1, [sp, #80]
  403954:	mov	x1, x9
  403958:	str	w8, [sp, #76]
  40395c:	str	x10, [sp, #64]
  403960:	str	w12, [sp, #60]
  403964:	str	w13, [sp, #56]
  403968:	str	w14, [sp, #52]
  40396c:	str	w15, [sp, #48]
  403970:	str	x11, [sp, #40]
  403974:	str	x16, [sp, #32]
  403978:	str	x17, [sp, #24]
  40397c:	str	x18, [sp, #16]
  403980:	str	x2, [sp, #8]
  403984:	bl	401ad0 <signal@plt>
  403988:	bl	40515c <tigetstr@plt+0x32cc>
  40398c:	ldr	x9, [sp, #64]
  403990:	ldr	x10, [x9]
  403994:	mov	x0, x10
  403998:	bl	401d00 <fflush@plt>
  40399c:	ldr	w8, [sp, #76]
  4039a0:	mov	w0, w8
  4039a4:	ldr	x1, [sp, #80]
  4039a8:	bl	401ad0 <signal@plt>
  4039ac:	ldr	w8, [sp, #60]
  4039b0:	mov	w0, w8
  4039b4:	ldr	x1, [sp, #80]
  4039b8:	bl	401ad0 <signal@plt>
  4039bc:	ldr	x9, [sp, #16]
  4039c0:	mov	x0, x9
  4039c4:	bl	401b40 <sigemptyset@plt>
  4039c8:	ldr	x9, [sp, #16]
  4039cc:	mov	x0, x9
  4039d0:	ldr	w1, [sp, #60]
  4039d4:	bl	401da0 <sigaddset@plt>
  4039d8:	ldr	w8, [sp, #56]
  4039dc:	mov	w0, w8
  4039e0:	ldr	x1, [sp, #16]
  4039e4:	ldr	x2, [sp, #8]
  4039e8:	bl	401a30 <sigprocmask@plt>
  4039ec:	ldr	w8, [sp, #52]
  4039f0:	mov	w0, w8
  4039f4:	ldr	w1, [sp, #60]
  4039f8:	bl	401a90 <kill@plt>
  4039fc:	ldr	w8, [sp, #48]
  403a00:	mov	w0, w8
  403a04:	ldr	x1, [sp, #8]
  403a08:	ldr	x2, [sp, #40]
  403a0c:	bl	401a30 <sigprocmask@plt>
  403a10:	ldr	w8, [sp, #60]
  403a14:	mov	w0, w8
  403a18:	ldr	x1, [sp, #32]
  403a1c:	bl	401ad0 <signal@plt>
  403a20:	ldr	x9, [sp, #24]
  403a24:	ldr	x10, [x9]
  403a28:	mov	x0, x10
  403a2c:	bl	40546c <tigetstr@plt+0x35dc>
  403a30:	ldr	x9, [sp, #24]
  403a34:	ldr	x10, [x9]
  403a38:	ldr	w8, [x10, #1716]
  403a3c:	lsr	w8, w8, #26
  403a40:	and	w8, w8, #0x1
  403a44:	cbz	w8, 403a5c <tigetstr@plt+0x1bcc>
  403a48:	ldr	x8, [sp, #24]
  403a4c:	ldr	x9, [x8]
  403a50:	add	x0, x9, #0xc0
  403a54:	mov	w1, #0x1                   	// #1
  403a58:	bl	401cc0 <siglongjmp@plt>
  403a5c:	ldr	x28, [sp, #368]
  403a60:	ldp	x29, x30, [sp, #352]
  403a64:	add	sp, sp, #0x180
  403a68:	ret
  403a6c:	stp	x29, x30, [sp, #-32]!
  403a70:	str	x28, [sp, #16]
  403a74:	mov	x29, sp
  403a78:	sub	sp, sp, #0x2, lsl #12
  403a7c:	sub	sp, sp, #0x10
  403a80:	stur	x0, [x29, #-8]
  403a84:	ldur	x3, [x29, #-8]
  403a88:	add	x0, sp, #0x8
  403a8c:	mov	x1, #0x1                   	// #1
  403a90:	mov	x2, #0x2000                	// #8192
  403a94:	bl	401c80 <fread@plt>
  403a98:	str	x0, [sp]
  403a9c:	cmp	x0, #0x0
  403aa0:	cset	w8, ls  // ls = plast
  403aa4:	tbnz	w8, #0, 403ac8 <tigetstr@plt+0x1c38>
  403aa8:	ldr	x2, [sp]
  403aac:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  403ab0:	add	x8, x8, #0x2a8
  403ab4:	ldr	x3, [x8]
  403ab8:	add	x0, sp, #0x8
  403abc:	mov	x1, #0x1                   	// #1
  403ac0:	bl	401cd0 <fwrite@plt>
  403ac4:	b	403a84 <tigetstr@plt+0x1bf4>
  403ac8:	add	sp, sp, #0x2, lsl #12
  403acc:	add	sp, sp, #0x10
  403ad0:	ldr	x28, [sp, #16]
  403ad4:	ldp	x29, x30, [sp], #32
  403ad8:	ret
  403adc:	sub	sp, sp, #0x20
  403ae0:	stp	x29, x30, [sp, #16]
  403ae4:	add	x29, sp, #0x10
  403ae8:	str	x0, [sp, #8]
  403aec:	ldr	x8, [sp, #8]
  403af0:	ldr	x8, [x8, #528]
  403af4:	cbz	x8, 403b2c <tigetstr@plt+0x1c9c>
  403af8:	ldr	x8, [sp, #8]
  403afc:	ldr	w9, [x8, #1716]
  403b00:	lsr	w9, w9, #11
  403b04:	and	w9, w9, #0x1
  403b08:	cbnz	w9, 403b2c <tigetstr@plt+0x1c9c>
  403b0c:	ldr	x8, [sp, #8]
  403b10:	ldr	x0, [x8, #528]
  403b14:	bl	401a50 <putp@plt>
  403b18:	mov	w9, #0xd                   	// #13
  403b1c:	mov	w0, w9
  403b20:	bl	401e00 <putchar@plt>
  403b24:	ldr	x8, [sp, #8]
  403b28:	str	wzr, [x8, #148]
  403b2c:	ldp	x29, x30, [sp, #16]
  403b30:	add	sp, sp, #0x20
  403b34:	ret
  403b38:	sub	sp, sp, #0x120
  403b3c:	stp	x29, x30, [sp, #256]
  403b40:	str	x28, [sp, #272]
  403b44:	add	x29, sp, #0x100
  403b48:	stur	x0, [x29, #-8]
  403b4c:	stur	x1, [x29, #-16]
  403b50:	stur	x2, [x29, #-24]
  403b54:	stur	w3, [x29, #-28]
  403b58:	ldur	x8, [x29, #-8]
  403b5c:	ldr	x8, [x8, #120]
  403b60:	stur	x8, [x29, #-40]
  403b64:	ldur	x8, [x29, #-40]
  403b68:	stur	x8, [x29, #-48]
  403b6c:	ldur	x8, [x29, #-40]
  403b70:	stur	x8, [x29, #-56]
  403b74:	ldur	x8, [x29, #-8]
  403b78:	ldrsw	x8, [x8, #152]
  403b7c:	mov	w9, w8
  403b80:	stur	w9, [x29, #-72]
  403b84:	ldur	x10, [x29, #-8]
  403b88:	str	x8, [x10, #680]
  403b8c:	ldur	x8, [x29, #-40]
  403b90:	ldur	x10, [x29, #-8]
  403b94:	str	x8, [x10, #672]
  403b98:	stur	wzr, [x29, #-68]
  403b9c:	ldur	x8, [x29, #-16]
  403ba0:	cbnz	x8, 403ba8 <tigetstr@plt+0x1d18>
  403ba4:	b	403e84 <tigetstr@plt+0x1ff4>
  403ba8:	ldur	x1, [x29, #-16]
  403bac:	add	x0, sp, #0x70
  403bb0:	mov	w2, #0x8                   	// #8
  403bb4:	bl	401d80 <regcomp@plt>
  403bb8:	stur	w0, [x29, #-76]
  403bbc:	cbz	w0, 403bec <tigetstr@plt+0x1d5c>
  403bc0:	ldur	w0, [x29, #-76]
  403bc4:	add	x1, sp, #0x70
  403bc8:	add	x8, sp, #0x20
  403bcc:	mov	x2, x8
  403bd0:	mov	x3, #0x50                  	// #80
  403bd4:	str	x8, [sp, #24]
  403bd8:	bl	401de0 <regerror@plt>
  403bdc:	ldur	x8, [x29, #-8]
  403be0:	mov	x0, x8
  403be4:	ldr	x1, [sp, #24]
  403be8:	bl	4054cc <tigetstr@plt+0x363c>
  403bec:	ldur	x0, [x29, #-24]
  403bf0:	bl	401c10 <feof@plt>
  403bf4:	cmp	w0, #0x0
  403bf8:	cset	w8, ne  // ne = any
  403bfc:	eor	w8, w8, #0x1
  403c00:	tbnz	w8, #0, 403c08 <tigetstr@plt+0x1d78>
  403c04:	b	403dfc <tigetstr@plt+0x1f6c>
  403c08:	ldur	x8, [x29, #-56]
  403c0c:	stur	x8, [x29, #-64]
  403c10:	ldur	x8, [x29, #-48]
  403c14:	stur	x8, [x29, #-56]
  403c18:	ldur	x8, [x29, #-8]
  403c1c:	ldr	x8, [x8, #120]
  403c20:	stur	x8, [x29, #-48]
  403c24:	ldur	x0, [x29, #-8]
  403c28:	ldur	x1, [x29, #-24]
  403c2c:	bl	4055d4 <tigetstr@plt+0x3744>
  403c30:	ldur	w9, [x29, #-68]
  403c34:	add	w9, w9, #0x1
  403c38:	stur	w9, [x29, #-68]
  403c3c:	ldur	x8, [x29, #-8]
  403c40:	ldr	x1, [x8, #504]
  403c44:	add	x0, sp, #0x70
  403c48:	mov	x8, xzr
  403c4c:	mov	x2, x8
  403c50:	mov	x3, x8
  403c54:	mov	w9, wzr
  403c58:	mov	w4, w9
  403c5c:	bl	401d60 <regexec@plt>
  403c60:	cbnz	w0, 403df8 <tigetstr@plt+0x1f68>
  403c64:	ldur	w8, [x29, #-28]
  403c68:	subs	w8, w8, #0x1
  403c6c:	stur	w8, [x29, #-28]
  403c70:	cbnz	w8, 403df8 <tigetstr@plt+0x1f68>
  403c74:	ldur	w8, [x29, #-68]
  403c78:	cmp	w8, #0x3
  403c7c:	b.gt	403ca0 <tigetstr@plt+0x1e10>
  403c80:	ldur	w8, [x29, #-68]
  403c84:	cmp	w8, #0x1
  403c88:	b.le	403ce4 <tigetstr@plt+0x1e54>
  403c8c:	ldur	x8, [x29, #-8]
  403c90:	ldr	w9, [x8, #1716]
  403c94:	lsr	w9, w9, #15
  403c98:	and	w9, w9, #0x1
  403c9c:	cbz	w9, 403ce4 <tigetstr@plt+0x1e54>
  403ca0:	mov	w0, #0xa                   	// #10
  403ca4:	bl	401e00 <putchar@plt>
  403ca8:	ldur	x8, [x29, #-8]
  403cac:	ldr	w9, [x8, #1716]
  403cb0:	lsr	w9, w9, #2
  403cb4:	and	w9, w9, #0x1
  403cb8:	cbz	w9, 403cc8 <tigetstr@plt+0x1e38>
  403cbc:	ldur	x8, [x29, #-8]
  403cc0:	ldr	x0, [x8, #536]
  403cc4:	bl	401a50 <putp@plt>
  403cc8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403ccc:	add	x0, x0, #0xda1
  403cd0:	bl	401e30 <gettext@plt>
  403cd4:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  403cd8:	add	x8, x8, #0x2a8
  403cdc:	ldr	x1, [x8]
  403ce0:	bl	4019f0 <fputs@plt>
  403ce4:	ldur	x8, [x29, #-8]
  403ce8:	ldr	w9, [x8, #1716]
  403cec:	lsr	w9, w9, #15
  403cf0:	and	w9, w9, #0x1
  403cf4:	cbnz	w9, 403d90 <tigetstr@plt+0x1f00>
  403cf8:	ldur	w8, [x29, #-68]
  403cfc:	cmp	w8, #0x3
  403d00:	b.lt	403d10 <tigetstr@plt+0x1e80>  // b.tstop
  403d04:	mov	w8, #0x3                   	// #3
  403d08:	str	w8, [sp, #20]
  403d0c:	b	403d18 <tigetstr@plt+0x1e88>
  403d10:	ldur	w8, [x29, #-68]
  403d14:	str	w8, [sp, #20]
  403d18:	ldr	w8, [sp, #20]
  403d1c:	ldur	x9, [x29, #-8]
  403d20:	ldr	w10, [x9, #152]
  403d24:	subs	w8, w10, w8
  403d28:	str	w8, [x9, #152]
  403d2c:	ldur	x0, [x29, #-8]
  403d30:	ldur	x1, [x29, #-24]
  403d34:	ldur	x2, [x29, #-64]
  403d38:	bl	4056b4 <tigetstr@plt+0x3824>
  403d3c:	ldur	x9, [x29, #-8]
  403d40:	ldr	w8, [x9, #1716]
  403d44:	lsr	w8, w8, #14
  403d48:	and	w8, w8, #0x1
  403d4c:	cbz	w8, 403d8c <tigetstr@plt+0x1efc>
  403d50:	ldur	x8, [x29, #-8]
  403d54:	ldr	w9, [x8, #1716]
  403d58:	lsr	w9, w9, #2
  403d5c:	and	w9, w9, #0x1
  403d60:	cbz	w9, 403d84 <tigetstr@plt+0x1ef4>
  403d64:	ldur	x8, [x29, #-8]
  403d68:	ldr	x0, [x8, #592]
  403d6c:	bl	401a50 <putp@plt>
  403d70:	ldur	x8, [x29, #-8]
  403d74:	ldr	x8, [x8, #536]
  403d78:	mov	x0, x8
  403d7c:	bl	401a50 <putp@plt>
  403d80:	b	403d8c <tigetstr@plt+0x1efc>
  403d84:	ldur	x0, [x29, #-8]
  403d88:	bl	403adc <tigetstr@plt+0x1c4c>
  403d8c:	b	403df4 <tigetstr@plt+0x1f64>
  403d90:	ldur	x0, [x29, #-8]
  403d94:	bl	405418 <tigetstr@plt+0x3588>
  403d98:	ldur	x8, [x29, #-8]
  403d9c:	ldr	w9, [x8, #1716]
  403da0:	lsr	w9, w9, #14
  403da4:	and	w9, w9, #0x1
  403da8:	cbz	w9, 403de8 <tigetstr@plt+0x1f58>
  403dac:	ldur	x8, [x29, #-8]
  403db0:	ldr	w9, [x8, #1716]
  403db4:	lsr	w9, w9, #2
  403db8:	and	w9, w9, #0x1
  403dbc:	cbz	w9, 403de0 <tigetstr@plt+0x1f50>
  403dc0:	ldur	x8, [x29, #-8]
  403dc4:	ldr	x0, [x8, #592]
  403dc8:	bl	401a50 <putp@plt>
  403dcc:	ldur	x8, [x29, #-8]
  403dd0:	ldr	x8, [x8, #536]
  403dd4:	mov	x0, x8
  403dd8:	bl	401a50 <putp@plt>
  403ddc:	b	403de8 <tigetstr@plt+0x1f58>
  403de0:	ldur	x0, [x29, #-8]
  403de4:	bl	403adc <tigetstr@plt+0x1c4c>
  403de8:	ldur	x8, [x29, #-8]
  403dec:	ldr	x0, [x8, #504]
  403df0:	bl	401c20 <puts@plt>
  403df4:	b	403dfc <tigetstr@plt+0x1f6c>
  403df8:	b	403bec <tigetstr@plt+0x1d5c>
  403dfc:	add	x0, sp, #0x70
  403e00:	bl	401d70 <regfree@plt>
  403e04:	ldur	x0, [x29, #-24]
  403e08:	bl	401c10 <feof@plt>
  403e0c:	cbz	w0, 403eb0 <tigetstr@plt+0x2020>
  403e10:	ldur	x8, [x29, #-8]
  403e14:	ldr	w9, [x8, #1716]
  403e18:	lsr	w9, w9, #15
  403e1c:	and	w9, w9, #0x1
  403e20:	cbnz	w9, 403e44 <tigetstr@plt+0x1fb4>
  403e24:	ldur	w8, [x29, #-72]
  403e28:	ldur	x9, [x29, #-8]
  403e2c:	str	w8, [x9, #152]
  403e30:	ldur	x0, [x29, #-8]
  403e34:	ldur	x1, [x29, #-24]
  403e38:	ldur	x2, [x29, #-40]
  403e3c:	bl	4056b4 <tigetstr@plt+0x3824>
  403e40:	b	403e6c <tigetstr@plt+0x1fdc>
  403e44:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403e48:	add	x0, x0, #0xdae
  403e4c:	bl	401e30 <gettext@plt>
  403e50:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  403e54:	add	x8, x8, #0x2a8
  403e58:	ldr	x1, [x8]
  403e5c:	bl	4019f0 <fputs@plt>
  403e60:	mov	w9, wzr
  403e64:	mov	w0, w9
  403e68:	bl	4036d4 <tigetstr@plt+0x1844>
  403e6c:	ldur	x8, [x29, #-8]
  403e70:	ldr	x0, [x8, #664]
  403e74:	bl	401c90 <free@plt>
  403e78:	ldur	x8, [x29, #-8]
  403e7c:	mov	x9, xzr
  403e80:	str	x9, [x8, #664]
  403e84:	ldur	x0, [x29, #-8]
  403e88:	adrp	x8, 408000 <tigetstr@plt+0x6170>
  403e8c:	add	x8, x8, #0xdc2
  403e90:	str	x0, [sp, #8]
  403e94:	mov	x0, x8
  403e98:	bl	401e30 <gettext@plt>
  403e9c:	ldr	x8, [sp, #8]
  403ea0:	str	x0, [sp]
  403ea4:	mov	x0, x8
  403ea8:	ldr	x1, [sp]
  403eac:	bl	4054cc <tigetstr@plt+0x363c>
  403eb0:	ldr	x28, [sp, #272]
  403eb4:	ldp	x29, x30, [sp, #256]
  403eb8:	add	sp, sp, #0x120
  403ebc:	ret
  403ec0:	sub	sp, sp, #0x30
  403ec4:	stp	x29, x30, [sp, #32]
  403ec8:	add	x29, sp, #0x20
  403ecc:	stur	x0, [x29, #-8]
  403ed0:	stur	w1, [x29, #-12]
  403ed4:	str	x2, [sp, #8]
  403ed8:	ldur	w8, [x29, #-12]
  403edc:	cmp	w8, #0x0
  403ee0:	cset	w8, le
  403ee4:	tbnz	w8, #0, 403f38 <tigetstr@plt+0x20a8>
  403ee8:	ldur	x0, [x29, #-8]
  403eec:	ldr	x1, [sp, #8]
  403ef0:	bl	4056f8 <tigetstr@plt+0x3868>
  403ef4:	str	w0, [sp, #4]
  403ef8:	cmp	w0, #0xa
  403efc:	b.eq	403f18 <tigetstr@plt+0x2088>  // b.none
  403f00:	ldr	w8, [sp, #4]
  403f04:	mov	w9, #0xffffffff            	// #-1
  403f08:	cmp	w8, w9
  403f0c:	b.ne	403f14 <tigetstr@plt+0x2084>  // b.any
  403f10:	b	403f38 <tigetstr@plt+0x20a8>
  403f14:	b	403ee8 <tigetstr@plt+0x2058>
  403f18:	ldur	w8, [x29, #-12]
  403f1c:	subs	w8, w8, #0x1
  403f20:	stur	w8, [x29, #-12]
  403f24:	ldur	x9, [x29, #-8]
  403f28:	ldr	w8, [x9, #152]
  403f2c:	add	w8, w8, #0x1
  403f30:	str	w8, [x9, #152]
  403f34:	b	403ed8 <tigetstr@plt+0x2048>
  403f38:	ldp	x29, x30, [sp, #32]
  403f3c:	add	sp, sp, #0x30
  403f40:	ret
  403f44:	sub	sp, sp, #0x40
  403f48:	stp	x29, x30, [sp, #48]
  403f4c:	add	x29, sp, #0x30
  403f50:	stur	x0, [x29, #-8]
  403f54:	stur	x1, [x29, #-16]
  403f58:	stur	w2, [x29, #-20]
  403f5c:	ldur	w8, [x29, #-20]
  403f60:	cmp	w8, #0x0
  403f64:	cset	w8, le
  403f68:	mov	w9, #0x0                   	// #0
  403f6c:	str	w9, [sp, #12]
  403f70:	tbnz	w8, #0, 403f90 <tigetstr@plt+0x2100>
  403f74:	ldur	x8, [x29, #-8]
  403f78:	ldr	w9, [x8, #1716]
  403f7c:	lsr	w9, w9, #12
  403f80:	tst	w9, #0x1
  403f84:	cset	w9, ne  // ne = any
  403f88:	eor	w9, w9, #0x1
  403f8c:	str	w9, [sp, #12]
  403f90:	ldr	w8, [sp, #12]
  403f94:	tbnz	w8, #0, 403f9c <tigetstr@plt+0x210c>
  403f98:	b	404120 <tigetstr@plt+0x2290>
  403f9c:	ldur	x0, [x29, #-8]
  403fa0:	ldur	x1, [x29, #-16]
  403fa4:	add	x2, sp, #0x10
  403fa8:	bl	405730 <tigetstr@plt+0x38a0>
  403fac:	str	w0, [sp, #20]
  403fb0:	mov	w8, #0xffffffff            	// #-1
  403fb4:	cmp	w0, w8
  403fb8:	b.ne	403fe0 <tigetstr@plt+0x2150>  // b.any
  403fbc:	ldur	x8, [x29, #-8]
  403fc0:	ldr	w9, [x8, #1716]
  403fc4:	lsr	w9, w9, #2
  403fc8:	and	w9, w9, #0x1
  403fcc:	cbz	w9, 403fdc <tigetstr@plt+0x214c>
  403fd0:	ldur	x8, [x29, #-8]
  403fd4:	ldr	x0, [x8, #648]
  403fd8:	bl	401a50 <putp@plt>
  403fdc:	b	4042f0 <tigetstr@plt+0x2460>
  403fe0:	ldur	x8, [x29, #-8]
  403fe4:	ldr	w9, [x8, #1716]
  403fe8:	lsr	w9, w9, #19
  403fec:	and	w9, w9, #0x1
  403ff0:	cbz	w9, 404010 <tigetstr@plt+0x2180>
  403ff4:	ldr	w8, [sp, #16]
  403ff8:	cbnz	w8, 404010 <tigetstr@plt+0x2180>
  403ffc:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  404000:	add	x8, x8, #0x298
  404004:	ldr	w9, [x8]
  404008:	cbnz	w9, 404010 <tigetstr@plt+0x2180>
  40400c:	b	403f5c <tigetstr@plt+0x20cc>
  404010:	ldr	w8, [sp, #16]
  404014:	adrp	x9, 41a000 <tigetstr@plt+0x18170>
  404018:	add	x9, x9, #0x298
  40401c:	str	w8, [x9]
  404020:	ldur	x9, [x29, #-8]
  404024:	ldr	w8, [x9, #1716]
  404028:	and	w8, w8, #0x1
  40402c:	cbnz	w8, 404064 <tigetstr@plt+0x21d4>
  404030:	ldur	x8, [x29, #-8]
  404034:	ldr	x8, [x8, #544]
  404038:	cbz	x8, 404074 <tigetstr@plt+0x21e4>
  40403c:	ldur	x8, [x29, #-8]
  404040:	ldr	x8, [x8, #544]
  404044:	ldrsb	w9, [x8]
  404048:	cmp	w9, #0x20
  40404c:	b.ne	404074 <tigetstr@plt+0x21e4>  // b.any
  404050:	ldur	x8, [x29, #-8]
  404054:	ldr	w9, [x8, #148]
  404058:	cmp	w9, #0x0
  40405c:	cset	w9, le
  404060:	tbnz	w9, #0, 404074 <tigetstr@plt+0x21e4>
  404064:	ldur	x0, [x29, #-8]
  404068:	mov	w8, wzr
  40406c:	mov	w1, w8
  404070:	bl	4050a0 <tigetstr@plt+0x3210>
  404074:	ldur	x8, [x29, #-8]
  404078:	ldr	w9, [x8, #1716]
  40407c:	lsr	w9, w9, #2
  404080:	and	w9, w9, #0x1
  404084:	cbz	w9, 404094 <tigetstr@plt+0x2204>
  404088:	ldur	x8, [x29, #-8]
  40408c:	ldr	x0, [x8, #536]
  404090:	bl	401a50 <putp@plt>
  404094:	ldur	x0, [x29, #-8]
  404098:	ldur	x8, [x29, #-8]
  40409c:	ldr	x1, [x8, #504]
  4040a0:	ldr	w2, [sp, #16]
  4040a4:	bl	406030 <tigetstr@plt+0x41a0>
  4040a8:	ldr	w9, [sp, #20]
  4040ac:	ldur	x8, [x29, #-8]
  4040b0:	ldr	w10, [x8, #148]
  4040b4:	cmp	w9, w10
  4040b8:	b.ge	4040cc <tigetstr@plt+0x223c>  // b.tcont
  4040bc:	ldur	x0, [x29, #-8]
  4040c0:	ldr	w1, [sp, #20]
  4040c4:	bl	4050a0 <tigetstr@plt+0x3210>
  4040c8:	b	4040d4 <tigetstr@plt+0x2244>
  4040cc:	ldur	x8, [x29, #-8]
  4040d0:	str	wzr, [x8, #148]
  4040d4:	ldr	w8, [sp, #20]
  4040d8:	ldur	x9, [x29, #-8]
  4040dc:	ldr	w10, [x9, #656]
  4040e0:	cmp	w8, w10
  4040e4:	b.lt	4040fc <tigetstr@plt+0x226c>  // b.tstop
  4040e8:	ldur	x8, [x29, #-8]
  4040ec:	ldr	w9, [x8, #1716]
  4040f0:	lsr	w9, w9, #9
  4040f4:	and	w9, w9, #0x1
  4040f8:	cbnz	w9, 404110 <tigetstr@plt+0x2280>
  4040fc:	ldur	x0, [x29, #-8]
  404100:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  404104:	add	x1, x1, #0xdfd
  404108:	mov	w2, #0x1                   	// #1
  40410c:	bl	406030 <tigetstr@plt+0x41a0>
  404110:	ldur	w8, [x29, #-20]
  404114:	subs	w8, w8, #0x1
  404118:	stur	w8, [x29, #-20]
  40411c:	b	403f5c <tigetstr@plt+0x20cc>
  404120:	ldur	x8, [x29, #-8]
  404124:	ldr	w9, [x8, #1716]
  404128:	lsr	w9, w9, #25
  40412c:	and	w9, w9, #0x1
  404130:	cbz	w9, 404150 <tigetstr@plt+0x22c0>
  404134:	ldur	x8, [x29, #-8]
  404138:	ldr	x0, [x8, #568]
  40413c:	bl	401a50 <putp@plt>
  404140:	ldur	x8, [x29, #-8]
  404144:	ldr	w9, [x8, #1716]
  404148:	and	w9, w9, #0xfdffffff
  40414c:	str	w9, [x8, #1716]
  404150:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  404154:	add	x8, x8, #0x2a8
  404158:	ldr	x0, [x8]
  40415c:	bl	401d00 <fflush@plt>
  404160:	ldur	x8, [x29, #-8]
  404164:	ldur	x1, [x29, #-16]
  404168:	mov	x0, x8
  40416c:	bl	4056f8 <tigetstr@plt+0x3868>
  404170:	str	w0, [sp, #24]
  404174:	mov	w9, #0xffffffff            	// #-1
  404178:	cmp	w0, w9
  40417c:	b.ne	4041a4 <tigetstr@plt+0x2314>  // b.any
  404180:	ldur	x8, [x29, #-8]
  404184:	ldr	w9, [x8, #1716]
  404188:	lsr	w9, w9, #2
  40418c:	and	w9, w9, #0x1
  404190:	cbz	w9, 4041a0 <tigetstr@plt+0x2310>
  404194:	ldur	x8, [x29, #-8]
  404198:	ldr	x0, [x8, #648]
  40419c:	bl	401a50 <putp@plt>
  4041a0:	b	4042f0 <tigetstr@plt+0x2460>
  4041a4:	ldur	x8, [x29, #-8]
  4041a8:	ldr	w9, [x8, #1716]
  4041ac:	lsr	w9, w9, #12
  4041b0:	and	w9, w9, #0x1
  4041b4:	cbz	w9, 4041d8 <tigetstr@plt+0x2348>
  4041b8:	ldur	x8, [x29, #-8]
  4041bc:	ldr	w9, [x8, #1716]
  4041c0:	lsr	w9, w9, #2
  4041c4:	and	w9, w9, #0x1
  4041c8:	cbz	w9, 4041d8 <tigetstr@plt+0x2348>
  4041cc:	ldur	x8, [x29, #-8]
  4041d0:	ldr	x0, [x8, #648]
  4041d4:	bl	401a50 <putp@plt>
  4041d8:	ldur	x0, [x29, #-8]
  4041dc:	ldr	w1, [sp, #24]
  4041e0:	ldur	x2, [x29, #-16]
  4041e4:	bl	406310 <tigetstr@plt+0x4480>
  4041e8:	ldur	x8, [x29, #-8]
  4041ec:	add	x8, x8, #0xc0
  4041f0:	mov	x0, x8
  4041f4:	mov	w1, #0x1                   	// #1
  4041f8:	bl	401a40 <__sigsetjmp@plt>
  4041fc:	ldur	x8, [x29, #-8]
  404200:	ldr	w9, [x8, #1716]
  404204:	and	w9, w9, #0xffffefff
  404208:	str	w9, [x8, #1716]
  40420c:	ldur	x8, [x29, #-8]
  404210:	ldr	w9, [x8, #1716]
  404214:	and	w9, w9, #0xffefffff
  404218:	str	w9, [x8, #1716]
  40421c:	ldur	x8, [x29, #-8]
  404220:	ldur	x2, [x29, #-16]
  404224:	mov	x0, x8
  404228:	mov	x8, xzr
  40422c:	mov	x1, x8
  404230:	bl	404508 <tigetstr@plt+0x2678>
  404234:	stur	w0, [x29, #-20]
  404238:	cbnz	w0, 404240 <tigetstr@plt+0x23b0>
  40423c:	b	4042f0 <tigetstr@plt+0x2460>
  404240:	ldur	x8, [x29, #-8]
  404244:	ldr	w9, [x8, #1716]
  404248:	lsr	w9, w9, #11
  40424c:	and	w9, w9, #0x1
  404250:	cbz	w9, 404278 <tigetstr@plt+0x23e8>
  404254:	ldur	x8, [x29, #-8]
  404258:	ldr	w9, [x8, #148]
  40425c:	cmp	w9, #0x0
  404260:	cset	w9, le
  404264:	tbnz	w9, #0, 404278 <tigetstr@plt+0x23e8>
  404268:	ldur	x0, [x29, #-8]
  40426c:	mov	w8, wzr
  404270:	mov	w1, w8
  404274:	bl	4050a0 <tigetstr@plt+0x3210>
  404278:	ldur	x8, [x29, #-8]
  40427c:	ldr	w9, [x8, #1716]
  404280:	lsr	w9, w9, #14
  404284:	and	w9, w9, #0x1
  404288:	cbz	w9, 4042cc <tigetstr@plt+0x243c>
  40428c:	ldur	w8, [x29, #-20]
  404290:	ldur	x9, [x29, #-8]
  404294:	ldr	w10, [x9, #140]
  404298:	cmp	w8, w10
  40429c:	b.lt	4042cc <tigetstr@plt+0x243c>  // b.tstop
  4042a0:	ldur	x8, [x29, #-8]
  4042a4:	ldr	w9, [x8, #1716]
  4042a8:	lsr	w9, w9, #2
  4042ac:	and	w9, w9, #0x1
  4042b0:	cbz	w9, 4042c4 <tigetstr@plt+0x2434>
  4042b4:	ldur	x8, [x29, #-8]
  4042b8:	ldr	x0, [x8, #592]
  4042bc:	bl	401a50 <putp@plt>
  4042c0:	b	4042cc <tigetstr@plt+0x243c>
  4042c4:	ldur	x0, [x29, #-8]
  4042c8:	bl	403adc <tigetstr@plt+0x1c4c>
  4042cc:	ldur	x8, [x29, #-8]
  4042d0:	ldrsw	x8, [x8, #152]
  4042d4:	ldur	x9, [x29, #-8]
  4042d8:	str	x8, [x9, #696]
  4042dc:	ldur	x8, [x29, #-8]
  4042e0:	ldr	x8, [x8, #120]
  4042e4:	ldur	x9, [x29, #-8]
  4042e8:	str	x8, [x9, #688]
  4042ec:	b	403f5c <tigetstr@plt+0x20cc>
  4042f0:	ldp	x29, x30, [sp, #48]
  4042f4:	add	sp, sp, #0x40
  4042f8:	ret
  4042fc:	sub	sp, sp, #0xd0
  404300:	stp	x29, x30, [sp, #192]
  404304:	add	x29, sp, #0xc0
  404308:	sub	x8, x29, #0x20
  40430c:	mov	w9, #0xffffffff            	// #-1
  404310:	add	x10, sp, #0x20
  404314:	str	x0, [x8, #16]
  404318:	str	x1, [x8, #8]
  40431c:	str	x2, [x8]
  404320:	ldr	x0, [x8, #8]
  404324:	mov	x1, x10
  404328:	str	x8, [sp, #8]
  40432c:	str	w9, [sp, #4]
  404330:	bl	407eb8 <tigetstr@plt+0x6028>
  404334:	ldr	w9, [sp, #4]
  404338:	cmp	w0, w9
  40433c:	b.ne	4043a0 <tigetstr@plt+0x2510>  // b.any
  404340:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  404344:	add	x8, x8, #0x2a8
  404348:	ldr	x0, [x8]
  40434c:	bl	401d00 <fflush@plt>
  404350:	ldr	x8, [sp, #8]
  404354:	ldr	x9, [x8, #16]
  404358:	ldr	w10, [x9, #1716]
  40435c:	lsr	w10, w10, #2
  404360:	and	w10, w10, #0x1
  404364:	cbz	w10, 404378 <tigetstr@plt+0x24e8>
  404368:	ldr	x8, [sp, #8]
  40436c:	ldr	x9, [x8, #16]
  404370:	ldr	x0, [x9, #536]
  404374:	bl	401a50 <putp@plt>
  404378:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40437c:	add	x0, x0, #0xdd4
  404380:	bl	401e30 <gettext@plt>
  404384:	ldr	x8, [sp, #8]
  404388:	ldr	x1, [x8, #8]
  40438c:	bl	401c60 <warn@plt>
  404390:	mov	x8, xzr
  404394:	ldr	x9, [sp, #8]
  404398:	str	x8, [x9, #24]
  40439c:	b	4044f4 <tigetstr@plt+0x2664>
  4043a0:	ldr	w8, [sp, #48]
  4043a4:	and	w8, w8, #0xf000
  4043a8:	cmp	w8, #0x4, lsl #12
  4043ac:	b.ne	4043d8 <tigetstr@plt+0x2548>  // b.any
  4043b0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4043b4:	add	x0, x0, #0xde6
  4043b8:	bl	401e30 <gettext@plt>
  4043bc:	ldr	x8, [sp, #8]
  4043c0:	ldr	x1, [x8, #8]
  4043c4:	bl	401db0 <printf@plt>
  4043c8:	mov	x8, xzr
  4043cc:	ldr	x9, [sp, #8]
  4043d0:	str	x8, [x9, #24]
  4043d4:	b	4044f4 <tigetstr@plt+0x2664>
  4043d8:	ldr	x8, [sp, #8]
  4043dc:	ldr	x9, [x8, #16]
  4043e0:	str	wzr, [x9, #152]
  4043e4:	ldr	x9, [x8, #16]
  4043e8:	str	xzr, [x9, #120]
  4043ec:	ldr	x0, [x8, #8]
  4043f0:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  4043f4:	add	x1, x1, #0xcd8
  4043f8:	bl	401af0 <fopen@plt>
  4043fc:	str	x0, [sp, #24]
  404400:	cbnz	x0, 404440 <tigetstr@plt+0x25b0>
  404404:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  404408:	add	x8, x8, #0x2a8
  40440c:	ldr	x0, [x8]
  404410:	bl	401d00 <fflush@plt>
  404414:	adrp	x8, 408000 <tigetstr@plt+0x6170>
  404418:	add	x8, x8, #0xdff
  40441c:	mov	x0, x8
  404420:	bl	401e30 <gettext@plt>
  404424:	ldr	x8, [sp, #8]
  404428:	ldr	x1, [x8, #8]
  40442c:	bl	401c60 <warn@plt>
  404430:	mov	x8, xzr
  404434:	ldr	x9, [sp, #8]
  404438:	str	x8, [x9, #24]
  40443c:	b	4044f4 <tigetstr@plt+0x2664>
  404440:	ldr	x0, [sp, #24]
  404444:	ldr	x8, [sp, #8]
  404448:	ldr	x1, [x8, #8]
  40444c:	bl	40644c <tigetstr@plt+0x45bc>
  404450:	cbz	w0, 40446c <tigetstr@plt+0x25dc>
  404454:	ldr	x0, [sp, #24]
  404458:	bl	401ae0 <fclose@plt>
  40445c:	mov	x8, xzr
  404460:	ldr	x9, [sp, #8]
  404464:	str	x8, [x9, #24]
  404468:	b	4044f4 <tigetstr@plt+0x2664>
  40446c:	ldr	x0, [sp, #24]
  404470:	bl	401ac0 <fileno@plt>
  404474:	mov	w1, #0x2                   	// #2
  404478:	mov	w2, #0x1                   	// #1
  40447c:	bl	401ce0 <fcntl@plt>
  404480:	ldr	x8, [sp, #8]
  404484:	ldr	x9, [x8, #16]
  404488:	ldr	x1, [sp, #24]
  40448c:	mov	x0, x9
  404490:	bl	4056f8 <tigetstr@plt+0x3868>
  404494:	str	w0, [sp, #20]
  404498:	ldr	w10, [sp, #20]
  40449c:	cmp	w10, #0xc
  4044a0:	cset	w10, eq  // eq = none
  4044a4:	and	w10, w10, #0x1
  4044a8:	ldr	x8, [sp, #8]
  4044ac:	ldr	x9, [x8]
  4044b0:	str	w10, [x9]
  4044b4:	ldr	x0, [x8, #16]
  4044b8:	ldr	w1, [sp, #20]
  4044bc:	ldr	x2, [sp, #24]
  4044c0:	bl	406310 <tigetstr@plt+0x4480>
  4044c4:	ldr	x8, [sp, #80]
  4044c8:	ldr	x9, [sp, #8]
  4044cc:	ldr	x11, [x9, #16]
  4044d0:	str	x8, [x11, #128]
  4044d4:	cbnz	x8, 4044e8 <tigetstr@plt+0x2658>
  4044d8:	ldr	x8, [sp, #8]
  4044dc:	ldr	x9, [x8, #16]
  4044e0:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  4044e4:	str	x10, [x9, #128]
  4044e8:	ldr	x8, [sp, #24]
  4044ec:	ldr	x9, [sp, #8]
  4044f0:	str	x8, [x9, #24]
  4044f4:	ldr	x8, [sp, #8]
  4044f8:	ldr	x0, [x8, #24]
  4044fc:	ldp	x29, x30, [sp, #192]
  404500:	add	sp, sp, #0xd0
  404504:	ret
  404508:	sub	sp, sp, #0x100
  40450c:	stp	x29, x30, [sp, #240]
  404510:	add	x29, sp, #0xf0
  404514:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  404518:	add	x8, x8, #0x2a8
  40451c:	adrp	x9, 41a000 <tigetstr@plt+0x18170>
  404520:	add	x9, x9, #0x2a0
  404524:	stur	x0, [x29, #-16]
  404528:	stur	x1, [x29, #-24]
  40452c:	stur	x2, [x29, #-32]
  404530:	stur	wzr, [x29, #-40]
  404534:	stur	wzr, [x29, #-52]
  404538:	ldur	x10, [x29, #-16]
  40453c:	ldr	w11, [x10, #1716]
  404540:	lsr	w11, w11, #17
  404544:	and	w11, w11, #0x1
  404548:	str	x8, [sp, #64]
  40454c:	str	x9, [sp, #56]
  404550:	cbnz	w11, 404564 <tigetstr@plt+0x26d4>
  404554:	ldur	x0, [x29, #-16]
  404558:	ldur	x1, [x29, #-24]
  40455c:	bl	40655c <tigetstr@plt+0x46cc>
  404560:	b	404574 <tigetstr@plt+0x26e4>
  404564:	ldur	x8, [x29, #-16]
  404568:	ldr	w9, [x8, #1716]
  40456c:	and	w9, w9, #0xfffdffff
  404570:	str	w9, [x8, #1716]
  404574:	ldur	x0, [x29, #-16]
  404578:	sub	x1, x29, #0x35
  40457c:	bl	4067ac <tigetstr@plt+0x491c>
  404580:	stur	w0, [x29, #-36]
  404584:	mov	w8, #0x0                   	// #0
  404588:	sturb	w8, [x29, #-45]
  40458c:	ldur	x9, [x29, #-16]
  404590:	ldr	w8, [x9, #1716]
  404594:	and	w8, w8, #0xfffbffff
  404598:	str	w8, [x9, #1716]
  40459c:	ldursb	w8, [x29, #-53]
  4045a0:	cmp	w8, #0x2e
  4045a4:	b.ne	404604 <tigetstr@plt+0x2774>  // b.any
  4045a8:	ldur	x8, [x29, #-16]
  4045ac:	ldr	w9, [x8, #1716]
  4045b0:	lsr	w9, w9, #18
  4045b4:	and	w9, w9, #0x1
  4045b8:	add	w9, w9, #0x1
  4045bc:	ldr	w10, [x8, #1716]
  4045c0:	and	w9, w9, #0x1
  4045c4:	and	w10, w10, #0xfffbffff
  4045c8:	orr	w9, w10, w9, lsl #18
  4045cc:	str	w9, [x8, #1716]
  4045d0:	ldur	x8, [x29, #-16]
  4045d4:	ldr	w9, [x8, #704]
  4045d8:	sturb	w9, [x29, #-53]
  4045dc:	ldur	x8, [x29, #-16]
  4045e0:	ldr	w9, [x8, #708]
  4045e4:	stur	w9, [x29, #-36]
  4045e8:	ldur	x8, [x29, #-16]
  4045ec:	ldr	w9, [x8, #704]
  4045f0:	cmp	w9, #0x3a
  4045f4:	b.ne	404604 <tigetstr@plt+0x2774>  // b.any
  4045f8:	ldur	x8, [x29, #-16]
  4045fc:	ldr	w9, [x8, #712]
  404600:	sturb	w9, [x29, #-45]
  404604:	ldursb	w8, [x29, #-53]
  404608:	ldur	x9, [x29, #-16]
  40460c:	str	w8, [x9, #704]
  404610:	ldur	w8, [x29, #-36]
  404614:	ldur	x9, [x29, #-16]
  404618:	str	w8, [x9, #708]
  40461c:	ldurb	w8, [x29, #-53]
  404620:	ldur	x9, [x29, #-16]
  404624:	ldrb	w10, [x9, #19]
  404628:	cmp	w8, w10
  40462c:	b.ne	404648 <tigetstr@plt+0x27b8>  // b.any
  404630:	ldur	x0, [x29, #-16]
  404634:	bl	405418 <tigetstr@plt+0x3588>
  404638:	ldur	x0, [x29, #-16]
  40463c:	ldur	x1, [x29, #-24]
  404640:	bl	40655c <tigetstr@plt+0x46cc>
  404644:	b	404574 <tigetstr@plt+0x26e4>
  404648:	ldursb	w8, [x29, #-53]
  40464c:	subs	w8, w8, #0x2
  404650:	mov	w9, w8
  404654:	ubfx	x9, x9, #0, #32
  404658:	cmp	x9, #0x78
  40465c:	str	x9, [sp, #48]
  404660:	b.hi	404f8c <tigetstr@plt+0x30fc>  // b.pmore
  404664:	adrp	x8, 408000 <tigetstr@plt+0x6170>
  404668:	add	x8, x8, #0xa4
  40466c:	ldr	x11, [sp, #48]
  404670:	ldrsw	x10, [x8, x11, lsl #2]
  404674:	add	x9, x8, x10
  404678:	br	x9
  40467c:	ldur	x0, [x29, #-16]
  404680:	ldur	x1, [x29, #-24]
  404684:	ldursb	w2, [x29, #-45]
  404688:	ldur	w3, [x29, #-36]
  40468c:	bl	406854 <tigetstr@plt+0x49c4>
  404690:	stur	w0, [x29, #-40]
  404694:	ldur	w8, [x29, #-40]
  404698:	cmp	w8, #0x0
  40469c:	cset	w8, lt  // lt = tstop
  4046a0:	tbnz	w8, #0, 4046b0 <tigetstr@plt+0x2820>
  4046a4:	ldur	w8, [x29, #-52]
  4046a8:	add	w8, w8, #0x1
  4046ac:	stur	w8, [x29, #-52]
  4046b0:	b	40504c <tigetstr@plt+0x31bc>
  4046b4:	ldur	x8, [x29, #-16]
  4046b8:	ldr	w9, [x8, #1716]
  4046bc:	lsr	w9, w9, #15
  4046c0:	and	w9, w9, #0x1
  4046c4:	cbz	w9, 4046e4 <tigetstr@plt+0x2854>
  4046c8:	ldr	x8, [sp, #56]
  4046cc:	ldr	x1, [x8]
  4046d0:	mov	w0, #0x7                   	// #7
  4046d4:	bl	401a80 <fputc@plt>
  4046d8:	mov	w9, #0xffffffff            	// #-1
  4046dc:	stur	w9, [x29, #-4]
  4046e0:	b	405090 <tigetstr@plt+0x3200>
  4046e4:	ldur	w8, [x29, #-36]
  4046e8:	cbnz	w8, 4046f8 <tigetstr@plt+0x2868>
  4046ec:	ldur	w8, [x29, #-36]
  4046f0:	add	w8, w8, #0x1
  4046f4:	stur	w8, [x29, #-36]
  4046f8:	mov	w0, #0xd                   	// #13
  4046fc:	bl	401e00 <putchar@plt>
  404700:	ldur	x8, [x29, #-16]
  404704:	mov	x0, x8
  404708:	mov	w9, wzr
  40470c:	mov	w1, w9
  404710:	bl	4050a0 <tigetstr@plt+0x3210>
  404714:	mov	w0, #0xa                   	// #10
  404718:	bl	401e00 <putchar@plt>
  40471c:	ldur	x8, [x29, #-16]
  404720:	ldr	w9, [x8, #1716]
  404724:	lsr	w9, w9, #2
  404728:	and	w9, w9, #0x1
  40472c:	cbz	w9, 40473c <tigetstr@plt+0x28ac>
  404730:	ldur	x8, [x29, #-16]
  404734:	ldr	x0, [x8, #536]
  404738:	bl	401a50 <putp@plt>
  40473c:	ldursw	x2, [x29, #-36]
  404740:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  404744:	add	x0, x0, #0xe37
  404748:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  40474c:	add	x1, x1, #0xe47
  404750:	bl	4019c0 <ngettext@plt>
  404754:	ldur	w1, [x29, #-36]
  404758:	bl	401db0 <printf@plt>
  40475c:	ldur	x8, [x29, #-16]
  404760:	ldr	w9, [x8, #1716]
  404764:	lsr	w9, w9, #2
  404768:	and	w9, w9, #0x1
  40476c:	cbz	w9, 40477c <tigetstr@plt+0x28ec>
  404770:	ldur	x8, [x29, #-16]
  404774:	ldr	x0, [x8, #536]
  404778:	bl	401a50 <putp@plt>
  40477c:	mov	w0, #0xa                   	// #10
  404780:	bl	401e00 <putchar@plt>
  404784:	ldur	x8, [x29, #-16]
  404788:	ldr	w9, [x8, #152]
  40478c:	ldur	x8, [x29, #-16]
  404790:	ldr	w10, [x8, #140]
  404794:	ldur	w11, [x29, #-36]
  404798:	add	w11, w11, #0x1
  40479c:	mul	w10, w10, w11
  4047a0:	subs	w9, w9, w10
  4047a4:	str	w9, [sp, #100]
  4047a8:	ldur	x8, [x29, #-16]
  4047ac:	ldr	w9, [x8, #1716]
  4047b0:	lsr	w9, w9, #14
  4047b4:	and	w9, w9, #0x1
  4047b8:	cbnz	w9, 4047c8 <tigetstr@plt+0x2938>
  4047bc:	ldr	w8, [sp, #100]
  4047c0:	subs	w8, w8, #0x1
  4047c4:	str	w8, [sp, #100]
  4047c8:	ldr	w8, [sp, #100]
  4047cc:	cmp	w8, #0x0
  4047d0:	cset	w8, ge  // ge = tcont
  4047d4:	tbnz	w8, #0, 4047dc <tigetstr@plt+0x294c>
  4047d8:	str	wzr, [sp, #100]
  4047dc:	ldur	x0, [x29, #-16]
  4047e0:	ldur	x1, [x29, #-32]
  4047e4:	mov	x8, xzr
  4047e8:	mov	x2, x8
  4047ec:	bl	4056b4 <tigetstr@plt+0x3824>
  4047f0:	ldur	x8, [x29, #-16]
  4047f4:	str	wzr, [x8, #152]
  4047f8:	ldur	x0, [x29, #-16]
  4047fc:	ldr	w1, [sp, #100]
  404800:	ldur	x2, [x29, #-32]
  404804:	bl	403ec0 <tigetstr@plt+0x2030>
  404808:	ldur	x8, [x29, #-16]
  40480c:	ldr	w9, [x8, #1716]
  404810:	lsr	w9, w9, #14
  404814:	and	w9, w9, #0x1
  404818:	cbnz	w9, 404830 <tigetstr@plt+0x29a0>
  40481c:	ldur	x8, [x29, #-16]
  404820:	ldr	w9, [x8, #140]
  404824:	add	w9, w9, #0x1
  404828:	stur	w9, [x29, #-40]
  40482c:	b	40483c <tigetstr@plt+0x29ac>
  404830:	ldur	x8, [x29, #-16]
  404834:	ldr	w9, [x8, #140]
  404838:	stur	w9, [x29, #-40]
  40483c:	mov	w8, #0x1                   	// #1
  404840:	stur	w8, [x29, #-52]
  404844:	b	40504c <tigetstr@plt+0x31bc>
  404848:	ldur	w8, [x29, #-36]
  40484c:	cbnz	w8, 404860 <tigetstr@plt+0x29d0>
  404850:	ldur	x8, [x29, #-16]
  404854:	ldr	w9, [x8, #140]
  404858:	stur	w9, [x29, #-36]
  40485c:	b	404878 <tigetstr@plt+0x29e8>
  404860:	ldursb	w8, [x29, #-53]
  404864:	cmp	w8, #0x7a
  404868:	b.ne	404878 <tigetstr@plt+0x29e8>  // b.any
  40486c:	ldur	w8, [x29, #-36]
  404870:	ldur	x9, [x29, #-16]
  404874:	str	w8, [x9, #140]
  404878:	ldur	w8, [x29, #-36]
  40487c:	stur	w8, [x29, #-40]
  404880:	mov	w8, #0x1                   	// #1
  404884:	stur	w8, [x29, #-52]
  404888:	b	40504c <tigetstr@plt+0x31bc>
  40488c:	ldur	w8, [x29, #-36]
  404890:	cbz	w8, 4048a0 <tigetstr@plt+0x2a10>
  404894:	ldur	w8, [x29, #-36]
  404898:	ldur	x9, [x29, #-16]
  40489c:	str	w8, [x9, #144]
  4048a0:	ldur	x8, [x29, #-16]
  4048a4:	ldr	w9, [x8, #144]
  4048a8:	stur	w9, [x29, #-40]
  4048ac:	mov	w9, #0x1                   	// #1
  4048b0:	stur	w9, [x29, #-52]
  4048b4:	b	40504c <tigetstr@plt+0x31bc>
  4048b8:	mov	w8, wzr
  4048bc:	mov	w0, w8
  4048c0:	bl	4036d4 <tigetstr@plt+0x1844>
  4048c4:	ldur	w8, [x29, #-36]
  4048c8:	cbnz	w8, 4048d8 <tigetstr@plt+0x2a48>
  4048cc:	ldur	w8, [x29, #-36]
  4048d0:	add	w8, w8, #0x1
  4048d4:	stur	w8, [x29, #-36]
  4048d8:	ldursb	w8, [x29, #-53]
  4048dc:	cmp	w8, #0x66
  4048e0:	b.ne	4048f8 <tigetstr@plt+0x2a68>  // b.any
  4048e4:	ldur	x8, [x29, #-16]
  4048e8:	ldr	w9, [x8, #140]
  4048ec:	ldur	w10, [x29, #-36]
  4048f0:	mul	w9, w10, w9
  4048f4:	stur	w9, [x29, #-36]
  4048f8:	mov	w0, #0xd                   	// #13
  4048fc:	bl	401e00 <putchar@plt>
  404900:	ldur	x8, [x29, #-16]
  404904:	mov	x0, x8
  404908:	mov	w9, wzr
  40490c:	mov	w1, w9
  404910:	bl	4050a0 <tigetstr@plt+0x3210>
  404914:	mov	w0, #0xa                   	// #10
  404918:	bl	401e00 <putchar@plt>
  40491c:	ldur	x8, [x29, #-16]
  404920:	ldr	w9, [x8, #1716]
  404924:	lsr	w9, w9, #2
  404928:	and	w9, w9, #0x1
  40492c:	cbz	w9, 40493c <tigetstr@plt+0x2aac>
  404930:	ldur	x8, [x29, #-16]
  404934:	ldr	x0, [x8, #536]
  404938:	bl	401a50 <putp@plt>
  40493c:	ldursw	x2, [x29, #-36]
  404940:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  404944:	add	x0, x0, #0xe58
  404948:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  40494c:	add	x1, x1, #0xe6c
  404950:	bl	4019c0 <ngettext@plt>
  404954:	ldur	w1, [x29, #-36]
  404958:	bl	401db0 <printf@plt>
  40495c:	ldur	x8, [x29, #-16]
  404960:	ldr	w9, [x8, #1716]
  404964:	lsr	w9, w9, #2
  404968:	and	w9, w9, #0x1
  40496c:	cbz	w9, 40497c <tigetstr@plt+0x2aec>
  404970:	ldur	x8, [x29, #-16]
  404974:	ldr	x0, [x8, #536]
  404978:	bl	401a50 <putp@plt>
  40497c:	mov	w0, #0xa                   	// #10
  404980:	bl	401e00 <putchar@plt>
  404984:	ldur	w8, [x29, #-36]
  404988:	cmp	w8, #0x0
  40498c:	cset	w8, le
  404990:	tbnz	w8, #0, 4049f4 <tigetstr@plt+0x2b64>
  404994:	ldur	x0, [x29, #-16]
  404998:	ldur	x1, [x29, #-32]
  40499c:	bl	4056f8 <tigetstr@plt+0x3868>
  4049a0:	stur	w0, [x29, #-44]
  4049a4:	cmp	w0, #0xa
  4049a8:	b.eq	4049d4 <tigetstr@plt+0x2b44>  // b.none
  4049ac:	ldur	w8, [x29, #-44]
  4049b0:	mov	w9, #0xffffffff            	// #-1
  4049b4:	cmp	w8, w9
  4049b8:	b.ne	4049d0 <tigetstr@plt+0x2b40>  // b.any
  4049bc:	stur	wzr, [x29, #-40]
  4049c0:	ldur	w8, [x29, #-52]
  4049c4:	add	w8, w8, #0x1
  4049c8:	stur	w8, [x29, #-52]
  4049cc:	b	405064 <tigetstr@plt+0x31d4>
  4049d0:	b	404994 <tigetstr@plt+0x2b04>
  4049d4:	ldur	x8, [x29, #-16]
  4049d8:	ldr	w9, [x8, #152]
  4049dc:	add	w9, w9, #0x1
  4049e0:	str	w9, [x8, #152]
  4049e4:	ldur	w9, [x29, #-36]
  4049e8:	subs	w9, w9, #0x1
  4049ec:	stur	w9, [x29, #-36]
  4049f0:	b	404984 <tigetstr@plt+0x2af4>
  4049f4:	ldur	x8, [x29, #-16]
  4049f8:	ldr	w9, [x8, #140]
  4049fc:	stur	w9, [x29, #-40]
  404a00:	mov	w9, #0x1                   	// #1
  404a04:	stur	w9, [x29, #-52]
  404a08:	b	40504c <tigetstr@plt+0x31bc>
  404a0c:	ldur	w8, [x29, #-36]
  404a10:	cbz	w8, 404a24 <tigetstr@plt+0x2b94>
  404a14:	ldur	w8, [x29, #-36]
  404a18:	ldur	x9, [x29, #-16]
  404a1c:	str	w8, [x9, #140]
  404a20:	b	404a2c <tigetstr@plt+0x2b9c>
  404a24:	mov	w8, #0x1                   	// #1
  404a28:	stur	w8, [x29, #-36]
  404a2c:	ldur	w8, [x29, #-36]
  404a30:	stur	w8, [x29, #-40]
  404a34:	mov	w8, #0x1                   	// #1
  404a38:	stur	w8, [x29, #-52]
  404a3c:	b	40504c <tigetstr@plt+0x31bc>
  404a40:	ldur	x8, [x29, #-16]
  404a44:	ldr	w9, [x8, #1716]
  404a48:	lsr	w9, w9, #15
  404a4c:	and	w9, w9, #0x1
  404a50:	cbnz	w9, 404a98 <tigetstr@plt+0x2c08>
  404a54:	ldur	x0, [x29, #-16]
  404a58:	bl	403adc <tigetstr@plt+0x1c4c>
  404a5c:	ldur	x0, [x29, #-16]
  404a60:	ldur	x1, [x29, #-32]
  404a64:	ldur	x8, [x29, #-16]
  404a68:	ldr	x2, [x8, #688]
  404a6c:	bl	4056b4 <tigetstr@plt+0x3824>
  404a70:	ldur	x8, [x29, #-16]
  404a74:	ldr	x8, [x8, #696]
  404a78:	ldur	x9, [x29, #-16]
  404a7c:	str	w8, [x9, #152]
  404a80:	ldur	x9, [x29, #-16]
  404a84:	ldr	w8, [x9, #140]
  404a88:	stur	w8, [x29, #-40]
  404a8c:	mov	w8, #0x1                   	// #1
  404a90:	stur	w8, [x29, #-52]
  404a94:	b	40504c <tigetstr@plt+0x31bc>
  404a98:	ldr	x8, [sp, #56]
  404a9c:	ldr	x1, [x8]
  404aa0:	mov	w0, #0x7                   	// #7
  404aa4:	bl	401a80 <fputc@plt>
  404aa8:	b	40504c <tigetstr@plt+0x31bc>
  404aac:	ldur	x8, [x29, #-16]
  404ab0:	ldr	w9, [x8, #1716]
  404ab4:	lsr	w9, w9, #15
  404ab8:	and	w9, w9, #0x1
  404abc:	cbnz	w9, 404b20 <tigetstr@plt+0x2c90>
  404ac0:	ldur	x0, [x29, #-16]
  404ac4:	bl	405418 <tigetstr@plt+0x3588>
  404ac8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  404acc:	add	x0, x0, #0xe81
  404ad0:	bl	401e30 <gettext@plt>
  404ad4:	ldr	x8, [sp, #64]
  404ad8:	ldr	x1, [x8]
  404adc:	bl	4019f0 <fputs@plt>
  404ae0:	ldur	x8, [x29, #-16]
  404ae4:	ldur	x1, [x29, #-32]
  404ae8:	ldur	x9, [x29, #-16]
  404aec:	ldr	x2, [x9, #672]
  404af0:	mov	x0, x8
  404af4:	bl	4056b4 <tigetstr@plt+0x3824>
  404af8:	ldur	x8, [x29, #-16]
  404afc:	ldr	x8, [x8, #680]
  404b00:	ldur	x9, [x29, #-16]
  404b04:	str	w8, [x9, #152]
  404b08:	ldur	x9, [x29, #-16]
  404b0c:	ldr	w8, [x9, #140]
  404b10:	stur	w8, [x29, #-40]
  404b14:	mov	w8, #0x1                   	// #1
  404b18:	stur	w8, [x29, #-52]
  404b1c:	b	40504c <tigetstr@plt+0x31bc>
  404b20:	ldr	x8, [sp, #56]
  404b24:	ldr	x1, [x8]
  404b28:	mov	w0, #0x7                   	// #7
  404b2c:	bl	401a80 <fputc@plt>
  404b30:	b	40504c <tigetstr@plt+0x31bc>
  404b34:	ldur	x0, [x29, #-16]
  404b38:	bl	405418 <tigetstr@plt+0x3588>
  404b3c:	ldur	x8, [x29, #-16]
  404b40:	ldr	w1, [x8, #152]
  404b44:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  404b48:	add	x0, x0, #0x405
  404b4c:	bl	401db0 <printf@plt>
  404b50:	ldur	x8, [x29, #-16]
  404b54:	str	w0, [x8, #148]
  404b58:	ldr	x8, [sp, #64]
  404b5c:	ldr	x0, [x8]
  404b60:	bl	401d00 <fflush@plt>
  404b64:	b	40504c <tigetstr@plt+0x31bc>
  404b68:	ldur	x8, [x29, #-16]
  404b6c:	ldr	x8, [x8, #664]
  404b70:	cbnz	x8, 404ba4 <tigetstr@plt+0x2d14>
  404b74:	ldur	x0, [x29, #-16]
  404b78:	adrp	x8, 408000 <tigetstr@plt+0x6170>
  404b7c:	add	x8, x8, #0xe8f
  404b80:	str	x0, [sp, #40]
  404b84:	mov	x0, x8
  404b88:	bl	401e30 <gettext@plt>
  404b8c:	ldr	x8, [sp, #40]
  404b90:	str	x0, [sp, #32]
  404b94:	mov	x0, x8
  404b98:	ldr	x1, [sp, #32]
  404b9c:	bl	4054cc <tigetstr@plt+0x363c>
  404ba0:	b	40504c <tigetstr@plt+0x31bc>
  404ba4:	ldur	x8, [x29, #-16]
  404ba8:	ldr	w9, [x8, #1716]
  404bac:	lsr	w9, w9, #18
  404bb0:	and	w9, w9, #0x1
  404bb4:	add	w9, w9, #0x1
  404bb8:	ldr	w10, [x8, #1716]
  404bbc:	and	w9, w9, #0x1
  404bc0:	and	w10, w10, #0xfffbffff
  404bc4:	orr	w9, w10, w9, lsl #18
  404bc8:	str	w9, [x8, #1716]
  404bcc:	ldur	w8, [x29, #-36]
  404bd0:	cbnz	w8, 404be0 <tigetstr@plt+0x2d50>
  404bd4:	ldur	w8, [x29, #-36]
  404bd8:	add	w8, w8, #0x1
  404bdc:	stur	w8, [x29, #-36]
  404be0:	ldur	x0, [x29, #-16]
  404be4:	bl	405418 <tigetstr@plt+0x3588>
  404be8:	mov	w0, #0x2f                  	// #47
  404bec:	bl	401e00 <putchar@plt>
  404bf0:	ldur	x8, [x29, #-16]
  404bf4:	mov	w9, #0x1                   	// #1
  404bf8:	str	w9, [x8, #148]
  404bfc:	ldr	x8, [sp, #64]
  404c00:	ldr	x10, [x8]
  404c04:	mov	x0, x10
  404c08:	bl	401d00 <fflush@plt>
  404c0c:	ldur	x8, [x29, #-16]
  404c10:	ldr	w9, [x8, #1716]
  404c14:	lsr	w9, w9, #18
  404c18:	and	w9, w9, #0x1
  404c1c:	cbz	w9, 404c50 <tigetstr@plt+0x2dc0>
  404c20:	ldr	x8, [sp, #56]
  404c24:	ldr	x1, [x8]
  404c28:	mov	w0, #0xd                   	// #13
  404c2c:	bl	401a80 <fputc@plt>
  404c30:	ldur	x8, [x29, #-16]
  404c34:	ldur	x9, [x29, #-16]
  404c38:	ldr	x1, [x9, #664]
  404c3c:	ldur	x2, [x29, #-32]
  404c40:	ldur	w3, [x29, #-36]
  404c44:	mov	x0, x8
  404c48:	bl	403b38 <tigetstr@plt+0x1ca8>
  404c4c:	b	404cb0 <tigetstr@plt+0x2e20>
  404c50:	ldur	x0, [x29, #-16]
  404c54:	add	x8, sp, #0x6b
  404c58:	mov	x1, x8
  404c5c:	mov	w2, #0x4e                  	// #78
  404c60:	mov	w3, #0x2f                  	// #47
  404c64:	str	x8, [sp, #24]
  404c68:	bl	406ad8 <tigetstr@plt+0x4c48>
  404c6c:	ldr	x8, [sp, #56]
  404c70:	ldr	x1, [x8]
  404c74:	mov	w0, #0xd                   	// #13
  404c78:	bl	401a80 <fputc@plt>
  404c7c:	ldur	x8, [x29, #-16]
  404c80:	ldr	x8, [x8, #664]
  404c84:	mov	x0, x8
  404c88:	bl	401c90 <free@plt>
  404c8c:	ldr	x0, [sp, #24]
  404c90:	bl	403514 <tigetstr@plt+0x1684>
  404c94:	ldur	x8, [x29, #-16]
  404c98:	str	x0, [x8, #664]
  404c9c:	ldur	x0, [x29, #-16]
  404ca0:	ldur	x2, [x29, #-32]
  404ca4:	ldur	w3, [x29, #-36]
  404ca8:	ldr	x1, [sp, #24]
  404cac:	bl	403b38 <tigetstr@plt+0x1ca8>
  404cb0:	ldur	x8, [x29, #-16]
  404cb4:	ldr	w9, [x8, #140]
  404cb8:	mov	w10, #0x1                   	// #1
  404cbc:	subs	w9, w9, #0x1
  404cc0:	stur	w9, [x29, #-40]
  404cc4:	stur	w10, [x29, #-52]
  404cc8:	b	40504c <tigetstr@plt+0x31bc>
  404ccc:	ldur	x0, [x29, #-16]
  404cd0:	ldur	x1, [x29, #-24]
  404cd4:	bl	407080 <tigetstr@plt+0x51f0>
  404cd8:	b	40504c <tigetstr@plt+0x31bc>
  404cdc:	ldur	x8, [x29, #-16]
  404ce0:	ldr	w9, [x8, #1716]
  404ce4:	lsr	w9, w9, #14
  404ce8:	and	w9, w9, #0x1
  404cec:	cbz	w9, 404cf8 <tigetstr@plt+0x2e68>
  404cf0:	ldur	x0, [x29, #-16]
  404cf4:	bl	403adc <tigetstr@plt+0x1c4c>
  404cf8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  404cfc:	add	x0, x0, #0xeae
  404d00:	bl	401e30 <gettext@plt>
  404d04:	ldr	x8, [sp, #64]
  404d08:	ldr	x1, [x8]
  404d0c:	bl	4019f0 <fputs@plt>
  404d10:	adrp	x8, 408000 <tigetstr@plt+0x6170>
  404d14:	add	x8, x8, #0xf31
  404d18:	mov	x0, x8
  404d1c:	str	x8, [sp, #16]
  404d20:	bl	401c20 <puts@plt>
  404d24:	adrp	x8, 408000 <tigetstr@plt+0x6170>
  404d28:	add	x8, x8, #0xf81
  404d2c:	mov	x0, x8
  404d30:	bl	401e30 <gettext@plt>
  404d34:	ldr	x8, [sp, #64]
  404d38:	ldr	x1, [x8]
  404d3c:	bl	4019f0 <fputs@plt>
  404d40:	ldr	x8, [sp, #16]
  404d44:	mov	x0, x8
  404d48:	bl	401c20 <puts@plt>
  404d4c:	ldur	x8, [x29, #-16]
  404d50:	ldur	x1, [x29, #-24]
  404d54:	mov	x0, x8
  404d58:	bl	40655c <tigetstr@plt+0x46cc>
  404d5c:	b	40504c <tigetstr@plt+0x31bc>
  404d60:	ldur	x8, [x29, #-16]
  404d64:	ldr	w9, [x8, #1716]
  404d68:	lsr	w9, w9, #15
  404d6c:	and	w9, w9, #0x1
  404d70:	cbnz	w9, 404f8c <tigetstr@plt+0x30fc>
  404d74:	ldur	x8, [x29, #-16]
  404d78:	ldr	w9, [x8, #152]
  404d7c:	ldur	x8, [x29, #-16]
  404d80:	ldr	w10, [x8, #140]
  404d84:	subs	w9, w9, w10
  404d88:	cmp	w9, #0x0
  404d8c:	cset	w9, gt
  404d90:	tbnz	w9, #0, 404da0 <tigetstr@plt+0x2f10>
  404d94:	mov	w8, #0x1                   	// #1
  404d98:	str	w8, [sp, #12]
  404d9c:	b	404dc4 <tigetstr@plt+0x2f34>
  404da0:	ldur	x8, [x29, #-16]
  404da4:	ldr	w9, [x8, #152]
  404da8:	ldur	x8, [x29, #-16]
  404dac:	ldr	w10, [x8, #140]
  404db0:	add	w10, w10, #0x1
  404db4:	mov	w11, #0x2                   	// #2
  404db8:	sdiv	w10, w10, w11
  404dbc:	subs	w9, w9, w10
  404dc0:	str	w9, [sp, #12]
  404dc4:	ldr	w8, [sp, #12]
  404dc8:	str	w8, [sp, #76]
  404dcc:	str	wzr, [sp, #72]
  404dd0:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  404dd4:	add	x0, x0, #0x3ee
  404dd8:	bl	401df0 <getenv@plt>
  404ddc:	str	x0, [sp, #88]
  404de0:	ldr	x9, [sp, #88]
  404de4:	cbz	x9, 404df4 <tigetstr@plt+0x2f64>
  404de8:	ldr	x8, [sp, #88]
  404dec:	ldrsb	w9, [x8]
  404df0:	cbnz	w9, 404e04 <tigetstr@plt+0x2f74>
  404df4:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  404df8:	add	x0, x0, #0x3f5
  404dfc:	bl	401df0 <getenv@plt>
  404e00:	str	x0, [sp, #88]
  404e04:	ldr	x8, [sp, #88]
  404e08:	cbz	x8, 404e18 <tigetstr@plt+0x2f88>
  404e0c:	ldr	x8, [sp, #88]
  404e10:	ldrsb	w9, [x8]
  404e14:	cbnz	w9, 404e24 <tigetstr@plt+0x2f94>
  404e18:	adrp	x8, 409000 <tigetstr@plt+0x7170>
  404e1c:	add	x8, x8, #0x3fc
  404e20:	str	x8, [sp, #88]
  404e24:	ldr	x0, [sp, #88]
  404e28:	mov	w1, #0x2f                  	// #47
  404e2c:	bl	401bd0 <strrchr@plt>
  404e30:	str	x0, [sp, #80]
  404e34:	ldr	x8, [sp, #80]
  404e38:	cbz	x8, 404e4c <tigetstr@plt+0x2fbc>
  404e3c:	ldr	x8, [sp, #80]
  404e40:	add	x8, x8, #0x1
  404e44:	str	x8, [sp, #80]
  404e48:	b	404e54 <tigetstr@plt+0x2fc4>
  404e4c:	ldr	x8, [sp, #88]
  404e50:	str	x8, [sp, #80]
  404e54:	ldr	x0, [sp, #80]
  404e58:	adrp	x1, 409000 <tigetstr@plt+0x7170>
  404e5c:	add	x1, x1, #0x3fc
  404e60:	bl	401c50 <strcmp@plt>
  404e64:	cbz	w0, 404e7c <tigetstr@plt+0x2fec>
  404e68:	ldr	x0, [sp, #80]
  404e6c:	adrp	x1, 409000 <tigetstr@plt+0x7170>
  404e70:	add	x1, x1, #0x3ff
  404e74:	bl	401c50 <strcmp@plt>
  404e78:	cbnz	w0, 404e9c <tigetstr@plt+0x300c>
  404e7c:	ldr	w2, [sp, #76]
  404e80:	add	x0, sp, #0x6b
  404e84:	adrp	x1, 409000 <tigetstr@plt+0x7170>
  404e88:	add	x1, x1, #0x402
  404e8c:	bl	401a60 <sprintf@plt>
  404e90:	mov	w8, #0x1                   	// #1
  404e94:	str	w8, [sp, #72]
  404e98:	b	404eb0 <tigetstr@plt+0x3020>
  404e9c:	ldr	w2, [sp, #76]
  404ea0:	add	x0, sp, #0x6b
  404ea4:	adrp	x1, 409000 <tigetstr@plt+0x7170>
  404ea8:	add	x1, x1, #0x408
  404eac:	bl	401a60 <sprintf@plt>
  404eb0:	ldur	x0, [x29, #-16]
  404eb4:	bl	405418 <tigetstr@plt+0x3588>
  404eb8:	ldr	x1, [sp, #88]
  404ebc:	ldur	x8, [x29, #-16]
  404ec0:	ldr	x8, [x8, #160]
  404ec4:	ldur	x9, [x29, #-16]
  404ec8:	ldrsw	x9, [x9, #136]
  404ecc:	mov	x10, #0x8                   	// #8
  404ed0:	mul	x9, x10, x9
  404ed4:	add	x8, x8, x9
  404ed8:	ldr	x3, [x8]
  404edc:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  404ee0:	add	x0, x0, #0x40c
  404ee4:	add	x2, sp, #0x6b
  404ee8:	bl	401db0 <printf@plt>
  404eec:	ldr	w11, [sp, #72]
  404ef0:	cbz	w11, 404f48 <tigetstr@plt+0x30b8>
  404ef4:	add	x8, sp, #0x6b
  404ef8:	mov	w9, #0x0                   	// #0
  404efc:	strb	w9, [x8, #2]
  404f00:	ldur	x0, [x29, #-16]
  404f04:	ldur	x1, [x29, #-24]
  404f08:	ldr	x2, [sp, #88]
  404f0c:	ldr	x3, [sp, #88]
  404f10:	add	x5, x8, #0x3
  404f14:	ldur	x10, [x29, #-16]
  404f18:	ldr	x10, [x10, #160]
  404f1c:	ldur	x11, [x29, #-16]
  404f20:	ldrsw	x11, [x11, #136]
  404f24:	mov	x12, #0x8                   	// #8
  404f28:	mul	x11, x12, x11
  404f2c:	add	x10, x10, x11
  404f30:	ldr	x6, [x10]
  404f34:	mov	x4, x8
  404f38:	mov	x8, xzr
  404f3c:	mov	x7, x8
  404f40:	bl	407274 <tigetstr@plt+0x53e4>
  404f44:	b	404f88 <tigetstr@plt+0x30f8>
  404f48:	ldur	x0, [x29, #-16]
  404f4c:	ldur	x1, [x29, #-24]
  404f50:	ldr	x2, [sp, #88]
  404f54:	ldr	x3, [sp, #88]
  404f58:	ldur	x8, [x29, #-16]
  404f5c:	ldr	x8, [x8, #160]
  404f60:	ldur	x9, [x29, #-16]
  404f64:	ldrsw	x9, [x9, #136]
  404f68:	mov	x10, #0x8                   	// #8
  404f6c:	mul	x9, x10, x9
  404f70:	add	x8, x8, x9
  404f74:	ldr	x5, [x8]
  404f78:	add	x4, sp, #0x6b
  404f7c:	mov	x8, xzr
  404f80:	mov	x6, x8
  404f84:	bl	407274 <tigetstr@plt+0x53e4>
  404f88:	b	40504c <tigetstr@plt+0x31bc>
  404f8c:	ldur	x8, [x29, #-16]
  404f90:	ldr	w9, [x8, #1716]
  404f94:	lsr	w9, w9, #23
  404f98:	and	w9, w9, #0x1
  404f9c:	cbz	w9, 40503c <tigetstr@plt+0x31ac>
  404fa0:	ldur	x0, [x29, #-16]
  404fa4:	bl	405418 <tigetstr@plt+0x3588>
  404fa8:	ldur	x8, [x29, #-16]
  404fac:	ldr	x8, [x8, #544]
  404fb0:	cbz	x8, 405014 <tigetstr@plt+0x3184>
  404fb4:	ldur	x8, [x29, #-16]
  404fb8:	ldr	x8, [x8, #552]
  404fbc:	cbz	x8, 405014 <tigetstr@plt+0x3184>
  404fc0:	ldur	x8, [x29, #-16]
  404fc4:	ldr	x0, [x8, #544]
  404fc8:	bl	401a50 <putp@plt>
  404fcc:	adrp	x8, 409000 <tigetstr@plt+0x7170>
  404fd0:	add	x8, x8, #0x415
  404fd4:	mov	x0, x8
  404fd8:	bl	401e30 <gettext@plt>
  404fdc:	bl	401db0 <printf@plt>
  404fe0:	ldur	x8, [x29, #-16]
  404fe4:	ldr	w9, [x8, #1716]
  404fe8:	lsr	w9, w9, #21
  404fec:	and	w9, w9, #0x1
  404ff0:	mov	w10, #0x2                   	// #2
  404ff4:	mul	w9, w10, w9
  404ff8:	add	w9, w0, w9
  404ffc:	ldur	x8, [x29, #-16]
  405000:	str	w9, [x8, #148]
  405004:	ldur	x8, [x29, #-16]
  405008:	ldr	x0, [x8, #552]
  40500c:	bl	401a50 <putp@plt>
  405010:	b	40502c <tigetstr@plt+0x319c>
  405014:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  405018:	add	x0, x0, #0x415
  40501c:	bl	401e30 <gettext@plt>
  405020:	bl	401db0 <printf@plt>
  405024:	ldur	x8, [x29, #-16]
  405028:	str	w0, [x8, #148]
  40502c:	ldr	x8, [sp, #64]
  405030:	ldr	x0, [x8]
  405034:	bl	401d00 <fflush@plt>
  405038:	b	40504c <tigetstr@plt+0x31bc>
  40503c:	ldr	x8, [sp, #56]
  405040:	ldr	x1, [x8]
  405044:	mov	w0, #0x7                   	// #7
  405048:	bl	401a80 <fputc@plt>
  40504c:	ldur	w8, [x29, #-52]
  405050:	cbz	w8, 405058 <tigetstr@plt+0x31c8>
  405054:	b	40505c <tigetstr@plt+0x31cc>
  405058:	b	404574 <tigetstr@plt+0x26e4>
  40505c:	mov	w0, #0xd                   	// #13
  405060:	bl	401e00 <putchar@plt>
  405064:	ldur	x8, [x29, #-16]
  405068:	ldr	w9, [x8, #1716]
  40506c:	and	w9, w9, #0xfbffffff
  405070:	str	w9, [x8, #1716]
  405074:	ldur	x8, [x29, #-16]
  405078:	ldr	w9, [x8, #1716]
  40507c:	and	w9, w9, #0xffffdfff
  405080:	orr	w9, w9, #0x2000
  405084:	str	w9, [x8, #1716]
  405088:	ldur	w9, [x29, #-40]
  40508c:	stur	w9, [x29, #-4]
  405090:	ldur	w0, [x29, #-4]
  405094:	ldp	x29, x30, [sp, #240]
  405098:	add	sp, sp, #0x100
  40509c:	ret
  4050a0:	sub	sp, sp, #0x20
  4050a4:	stp	x29, x30, [sp, #16]
  4050a8:	add	x29, sp, #0x10
  4050ac:	str	x0, [sp, #8]
  4050b0:	str	w1, [sp, #4]
  4050b4:	ldr	x8, [sp, #8]
  4050b8:	ldr	w9, [x8, #148]
  4050bc:	cbnz	w9, 4050c4 <tigetstr@plt+0x3234>
  4050c0:	b	405150 <tigetstr@plt+0x32c0>
  4050c4:	ldr	x8, [sp, #8]
  4050c8:	ldr	w9, [x8, #1716]
  4050cc:	lsr	w9, w9, #11
  4050d0:	and	w9, w9, #0x1
  4050d4:	cbz	w9, 4050e4 <tigetstr@plt+0x3254>
  4050d8:	mov	w0, #0xa                   	// #10
  4050dc:	bl	401e00 <putchar@plt>
  4050e0:	b	405148 <tigetstr@plt+0x32b8>
  4050e4:	ldr	w8, [sp, #4]
  4050e8:	cbnz	w8, 4050f4 <tigetstr@plt+0x3264>
  4050ec:	mov	w0, #0xd                   	// #13
  4050f0:	bl	401e00 <putchar@plt>
  4050f4:	ldr	x8, [sp, #8]
  4050f8:	ldr	w9, [x8, #1716]
  4050fc:	lsr	w9, w9, #3
  405100:	and	w9, w9, #0x1
  405104:	cbnz	w9, 405124 <tigetstr@plt+0x3294>
  405108:	ldr	x8, [sp, #8]
  40510c:	ldr	x8, [x8, #536]
  405110:	cbz	x8, 405124 <tigetstr@plt+0x3294>
  405114:	ldr	x8, [sp, #8]
  405118:	ldr	x0, [x8, #536]
  40511c:	bl	401a50 <putp@plt>
  405120:	b	405148 <tigetstr@plt+0x32b8>
  405124:	ldr	x8, [sp, #8]
  405128:	ldr	w9, [x8, #148]
  40512c:	ldr	w10, [sp, #4]
  405130:	subs	w1, w9, w10
  405134:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  405138:	add	x0, x0, #0x549
  40513c:	adrp	x2, 409000 <tigetstr@plt+0x7170>
  405140:	add	x2, x2, #0x4dd
  405144:	bl	401db0 <printf@plt>
  405148:	ldr	x8, [sp, #8]
  40514c:	str	wzr, [x8, #148]
  405150:	ldp	x29, x30, [sp, #16]
  405154:	add	sp, sp, #0x20
  405158:	ret
  40515c:	sub	sp, sp, #0x20
  405160:	stp	x29, x30, [sp, #16]
  405164:	add	x29, sp, #0x10
  405168:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  40516c:	add	x8, x8, #0x2c8
  405170:	ldr	x9, [x8]
  405174:	ldr	w10, [x9, #1716]
  405178:	lsr	w10, w10, #16
  40517c:	and	w10, w10, #0x1
  405180:	str	x8, [sp, #8]
  405184:	cbz	w10, 40518c <tigetstr@plt+0x32fc>
  405188:	b	40522c <tigetstr@plt+0x339c>
  40518c:	ldr	x8, [sp, #8]
  405190:	ldr	x9, [x8]
  405194:	ldr	w10, [x9, #1716]
  405198:	lsr	w10, w10, #25
  40519c:	and	w10, w10, #0x1
  4051a0:	cbz	w10, 4051dc <tigetstr@plt+0x334c>
  4051a4:	ldr	x8, [sp, #8]
  4051a8:	ldr	x9, [x8]
  4051ac:	ldr	x0, [x9, #568]
  4051b0:	bl	401a50 <putp@plt>
  4051b4:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4051b8:	add	x8, x8, #0x2a8
  4051bc:	ldr	x8, [x8]
  4051c0:	mov	x0, x8
  4051c4:	bl	401d00 <fflush@plt>
  4051c8:	ldr	x8, [sp, #8]
  4051cc:	ldr	x9, [x8]
  4051d0:	ldr	w10, [x9, #1716]
  4051d4:	and	w10, w10, #0xfdffffff
  4051d8:	str	w10, [x9, #1716]
  4051dc:	ldr	x8, [sp, #8]
  4051e0:	ldr	x9, [x8]
  4051e4:	ldr	w10, [x9, #12]
  4051e8:	mov	w11, #0xa                   	// #10
  4051ec:	orr	w10, w10, w11
  4051f0:	str	w10, [x9, #12]
  4051f4:	ldr	x9, [x8]
  4051f8:	ldrb	w10, [x9, #83]
  4051fc:	ldr	x9, [x8]
  405200:	strb	w10, [x9, #23]
  405204:	ldr	x9, [x8]
  405208:	ldrb	w10, [x9, #82]
  40520c:	ldr	x9, [x8]
  405210:	strb	w10, [x9, #22]
  405214:	ldr	x9, [x8]
  405218:	add	x2, x9, #0x3c
  40521c:	mov	w0, #0x2                   	// #2
  405220:	mov	w10, wzr
  405224:	mov	w1, w10
  405228:	bl	401d40 <tcsetattr@plt>
  40522c:	ldp	x29, x30, [sp, #16]
  405230:	add	sp, sp, #0x20
  405234:	ret
  405238:	stp	x29, x30, [sp, #-16]!
  40523c:	mov	x29, sp
  405240:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  405244:	add	x8, x8, #0x2a8
  405248:	ldr	x0, [x8]
  40524c:	bl	4052c0 <tigetstr@plt+0x3430>
  405250:	cbz	w0, 40529c <tigetstr@plt+0x340c>
  405254:	bl	401dd0 <__errno_location@plt>
  405258:	ldr	w8, [x0]
  40525c:	cmp	w8, #0x20
  405260:	b.eq	40529c <tigetstr@plt+0x340c>  // b.none
  405264:	bl	401dd0 <__errno_location@plt>
  405268:	ldr	w8, [x0]
  40526c:	cbz	w8, 405284 <tigetstr@plt+0x33f4>
  405270:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405274:	add	x0, x0, #0x9e1
  405278:	bl	401e30 <gettext@plt>
  40527c:	bl	401c60 <warn@plt>
  405280:	b	405294 <tigetstr@plt+0x3404>
  405284:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405288:	add	x0, x0, #0x9e1
  40528c:	bl	401e30 <gettext@plt>
  405290:	bl	401d20 <warnx@plt>
  405294:	mov	w0, #0x1                   	// #1
  405298:	bl	4019d0 <_exit@plt>
  40529c:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4052a0:	add	x8, x8, #0x2a0
  4052a4:	ldr	x0, [x8]
  4052a8:	bl	4052c0 <tigetstr@plt+0x3430>
  4052ac:	cbz	w0, 4052b8 <tigetstr@plt+0x3428>
  4052b0:	mov	w0, #0x1                   	// #1
  4052b4:	bl	4019d0 <_exit@plt>
  4052b8:	ldp	x29, x30, [sp], #16
  4052bc:	ret
  4052c0:	sub	sp, sp, #0x30
  4052c4:	stp	x29, x30, [sp, #32]
  4052c8:	add	x29, sp, #0x20
  4052cc:	str	x0, [sp, #16]
  4052d0:	bl	401dd0 <__errno_location@plt>
  4052d4:	str	wzr, [x0]
  4052d8:	ldr	x0, [sp, #16]
  4052dc:	bl	401e80 <ferror@plt>
  4052e0:	cbnz	w0, 4052f0 <tigetstr@plt+0x3460>
  4052e4:	ldr	x0, [sp, #16]
  4052e8:	bl	401d00 <fflush@plt>
  4052ec:	cbz	w0, 4052f4 <tigetstr@plt+0x3464>
  4052f0:	b	40533c <tigetstr@plt+0x34ac>
  4052f4:	ldr	x0, [sp, #16]
  4052f8:	bl	401ac0 <fileno@plt>
  4052fc:	str	w0, [sp, #12]
  405300:	cmp	w0, #0x0
  405304:	cset	w8, lt  // lt = tstop
  405308:	tbnz	w8, #0, 405330 <tigetstr@plt+0x34a0>
  40530c:	ldr	w0, [sp, #12]
  405310:	bl	401a10 <dup@plt>
  405314:	str	w0, [sp, #12]
  405318:	cmp	w0, #0x0
  40531c:	cset	w8, lt  // lt = tstop
  405320:	tbnz	w8, #0, 405330 <tigetstr@plt+0x34a0>
  405324:	ldr	w0, [sp, #12]
  405328:	bl	401bc0 <close@plt>
  40532c:	cbz	w0, 405334 <tigetstr@plt+0x34a4>
  405330:	b	40533c <tigetstr@plt+0x34ac>
  405334:	stur	wzr, [x29, #-4]
  405338:	b	405358 <tigetstr@plt+0x34c8>
  40533c:	bl	401dd0 <__errno_location@plt>
  405340:	ldr	w8, [x0]
  405344:	mov	w9, #0xffffffff            	// #-1
  405348:	mov	w10, wzr
  40534c:	cmp	w8, #0x9
  405350:	csel	w8, w10, w9, eq  // eq = none
  405354:	stur	w8, [x29, #-4]
  405358:	ldur	w0, [x29, #-4]
  40535c:	ldp	x29, x30, [sp, #32]
  405360:	add	sp, sp, #0x30
  405364:	ret
  405368:	sub	sp, sp, #0x30
  40536c:	stp	x29, x30, [sp, #32]
  405370:	add	x29, sp, #0x20
  405374:	mov	w8, #0x0                   	// #0
  405378:	stur	x0, [x29, #-8]
  40537c:	str	x1, [sp, #16]
  405380:	str	x2, [sp, #8]
  405384:	ldur	x0, [x29, #-8]
  405388:	ldr	x1, [sp, #16]
  40538c:	ldr	x9, [sp, #8]
  405390:	subs	x2, x9, #0x1
  405394:	str	w8, [sp, #4]
  405398:	bl	401d90 <strncpy@plt>
  40539c:	ldur	x9, [x29, #-8]
  4053a0:	ldr	x10, [sp, #8]
  4053a4:	subs	x10, x10, #0x1
  4053a8:	add	x9, x9, x10
  4053ac:	ldr	w8, [sp, #4]
  4053b0:	strb	w8, [x9]
  4053b4:	ldp	x29, x30, [sp, #32]
  4053b8:	add	sp, sp, #0x30
  4053bc:	ret
  4053c0:	sub	sp, sp, #0x30
  4053c4:	stp	x29, x30, [sp, #32]
  4053c8:	add	x29, sp, #0x20
  4053cc:	stur	x0, [x29, #-8]
  4053d0:	str	x1, [sp, #16]
  4053d4:	ldur	x0, [x29, #-8]
  4053d8:	ldr	x1, [sp, #16]
  4053dc:	bl	401b90 <realloc@plt>
  4053e0:	str	x0, [sp, #8]
  4053e4:	ldr	x8, [sp, #8]
  4053e8:	cbnz	x8, 405408 <tigetstr@plt+0x3578>
  4053ec:	ldr	x8, [sp, #16]
  4053f0:	cbz	x8, 405408 <tigetstr@plt+0x3578>
  4053f4:	ldr	x2, [sp, #16]
  4053f8:	mov	w0, #0x1                   	// #1
  4053fc:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  405400:	add	x1, x1, #0xd14
  405404:	bl	401e50 <err@plt>
  405408:	ldr	x0, [sp, #8]
  40540c:	ldp	x29, x30, [sp, #32]
  405410:	add	sp, sp, #0x30
  405414:	ret
  405418:	sub	sp, sp, #0x20
  40541c:	stp	x29, x30, [sp, #16]
  405420:	add	x29, sp, #0x10
  405424:	mov	w8, wzr
  405428:	str	x0, [sp, #8]
  40542c:	ldr	x0, [sp, #8]
  405430:	mov	w1, w8
  405434:	bl	4050a0 <tigetstr@plt+0x3210>
  405438:	ldr	x9, [sp, #8]
  40543c:	ldr	x9, [x9, #536]
  405440:	cbz	x9, 405458 <tigetstr@plt+0x35c8>
  405444:	ldr	x8, [sp, #8]
  405448:	ldr	w9, [x8, #1716]
  40544c:	lsr	w9, w9, #3
  405450:	and	w9, w9, #0x1
  405454:	cbz	w9, 405460 <tigetstr@plt+0x35d0>
  405458:	mov	w0, #0xd                   	// #13
  40545c:	bl	401e00 <putchar@plt>
  405460:	ldp	x29, x30, [sp, #16]
  405464:	add	sp, sp, #0x20
  405468:	ret
  40546c:	sub	sp, sp, #0x20
  405470:	stp	x29, x30, [sp, #16]
  405474:	add	x29, sp, #0x10
  405478:	mov	w8, #0xfffffff5            	// #-11
  40547c:	mov	w9, #0x1                   	// #1
  405480:	mov	w10, #0x0                   	// #0
  405484:	mov	w11, #0x2                   	// #2
  405488:	mov	w12, wzr
  40548c:	str	x0, [sp, #8]
  405490:	ldr	x13, [sp, #8]
  405494:	ldr	w14, [x13, #12]
  405498:	and	w8, w14, w8
  40549c:	str	w8, [x13, #12]
  4054a0:	ldr	x13, [sp, #8]
  4054a4:	strb	w9, [x13, #23]
  4054a8:	ldr	x13, [sp, #8]
  4054ac:	strb	w10, [x13, #22]
  4054b0:	ldr	x2, [sp, #8]
  4054b4:	mov	w0, w11
  4054b8:	mov	w1, w12
  4054bc:	bl	401d40 <tcsetattr@plt>
  4054c0:	ldp	x29, x30, [sp, #16]
  4054c4:	add	sp, sp, #0x20
  4054c8:	ret
  4054cc:	sub	sp, sp, #0x30
  4054d0:	stp	x29, x30, [sp, #32]
  4054d4:	add	x29, sp, #0x20
  4054d8:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4054dc:	add	x8, x8, #0x2a8
  4054e0:	stur	x0, [x29, #-8]
  4054e4:	str	x1, [sp, #16]
  4054e8:	ldur	x9, [x29, #-8]
  4054ec:	ldr	w10, [x9, #1716]
  4054f0:	lsr	w10, w10, #2
  4054f4:	and	w10, w10, #0x1
  4054f8:	str	x8, [sp, #8]
  4054fc:	cbz	w10, 405510 <tigetstr@plt+0x3680>
  405500:	ldur	x8, [x29, #-8]
  405504:	ldr	x0, [x8, #536]
  405508:	bl	401a50 <putp@plt>
  40550c:	b	405518 <tigetstr@plt+0x3688>
  405510:	ldur	x0, [x29, #-8]
  405514:	bl	405418 <tigetstr@plt+0x3588>
  405518:	ldr	x0, [sp, #16]
  40551c:	bl	4019e0 <strlen@plt>
  405520:	ldur	x8, [x29, #-8]
  405524:	ldrsw	x9, [x8, #148]
  405528:	add	x9, x9, x0
  40552c:	str	w9, [x8, #148]
  405530:	ldur	x8, [x29, #-8]
  405534:	ldr	x8, [x8, #544]
  405538:	cbz	x8, 40557c <tigetstr@plt+0x36ec>
  40553c:	ldur	x8, [x29, #-8]
  405540:	ldr	x8, [x8, #552]
  405544:	cbz	x8, 40557c <tigetstr@plt+0x36ec>
  405548:	ldur	x8, [x29, #-8]
  40554c:	ldr	x0, [x8, #544]
  405550:	bl	401a50 <putp@plt>
  405554:	ldr	x8, [sp, #16]
  405558:	ldr	x9, [sp, #8]
  40555c:	ldr	x1, [x9]
  405560:	mov	x0, x8
  405564:	bl	4019f0 <fputs@plt>
  405568:	ldur	x8, [x29, #-8]
  40556c:	ldr	x8, [x8, #552]
  405570:	mov	x0, x8
  405574:	bl	401a50 <putp@plt>
  405578:	b	40558c <tigetstr@plt+0x36fc>
  40557c:	ldr	x0, [sp, #16]
  405580:	ldr	x8, [sp, #8]
  405584:	ldr	x1, [x8]
  405588:	bl	4019f0 <fputs@plt>
  40558c:	ldr	x8, [sp, #8]
  405590:	ldr	x0, [x8]
  405594:	bl	401d00 <fflush@plt>
  405598:	ldur	x8, [x29, #-8]
  40559c:	ldr	w9, [x8, #1716]
  4055a0:	lsr	w9, w9, #17
  4055a4:	mov	w1, #0x1                   	// #1
  4055a8:	and	w9, w9, #0x1
  4055ac:	add	w9, w9, #0x1
  4055b0:	ldr	w10, [x8, #1716]
  4055b4:	and	w9, w9, #0x1
  4055b8:	and	w10, w10, #0xfffdffff
  4055bc:	orr	w9, w10, w9, lsl #17
  4055c0:	str	w9, [x8, #1716]
  4055c4:	ldur	x8, [x29, #-8]
  4055c8:	add	x8, x8, #0xc0
  4055cc:	mov	x0, x8
  4055d0:	bl	401cc0 <siglongjmp@plt>
  4055d4:	sub	sp, sp, #0x40
  4055d8:	stp	x29, x30, [sp, #48]
  4055dc:	add	x29, sp, #0x30
  4055e0:	stur	x0, [x29, #-8]
  4055e4:	stur	x1, [x29, #-16]
  4055e8:	ldur	x0, [x29, #-8]
  4055ec:	bl	40329c <tigetstr@plt+0x140c>
  4055f0:	ldur	x8, [x29, #-8]
  4055f4:	ldr	x8, [x8, #504]
  4055f8:	str	x8, [sp, #16]
  4055fc:	ldur	x0, [x29, #-8]
  405600:	ldur	x1, [x29, #-16]
  405604:	bl	4056f8 <tigetstr@plt+0x3868>
  405608:	stur	w0, [x29, #-20]
  40560c:	mov	w8, #0x0                   	// #0
  405610:	cmp	w0, #0xa
  405614:	str	w8, [sp, #12]
  405618:	b.eq	40565c <tigetstr@plt+0x37cc>  // b.none
  40561c:	ldur	w8, [x29, #-20]
  405620:	mov	w9, #0xffffffff            	// #-1
  405624:	mov	w10, #0x0                   	// #0
  405628:	cmp	w8, w9
  40562c:	str	w10, [sp, #12]
  405630:	b.eq	40565c <tigetstr@plt+0x37cc>  // b.none
  405634:	ldr	x8, [sp, #16]
  405638:	ldur	x9, [x29, #-8]
  40563c:	ldr	x9, [x9, #504]
  405640:	subs	x8, x8, x9
  405644:	ldur	x9, [x29, #-8]
  405648:	ldr	x9, [x9, #512]
  40564c:	subs	x9, x9, #0x1
  405650:	cmp	x8, x9
  405654:	cset	w10, cc  // cc = lo, ul, last
  405658:	str	w10, [sp, #12]
  40565c:	ldr	w8, [sp, #12]
  405660:	tbnz	w8, #0, 405668 <tigetstr@plt+0x37d8>
  405664:	b	405680 <tigetstr@plt+0x37f0>
  405668:	ldur	w8, [x29, #-20]
  40566c:	ldr	x9, [sp, #16]
  405670:	add	x10, x9, #0x1
  405674:	str	x10, [sp, #16]
  405678:	strb	w8, [x9]
  40567c:	b	4055fc <tigetstr@plt+0x376c>
  405680:	ldur	w8, [x29, #-20]
  405684:	cmp	w8, #0xa
  405688:	b.ne	40569c <tigetstr@plt+0x380c>  // b.any
  40568c:	ldur	x8, [x29, #-8]
  405690:	ldr	w9, [x8, #152]
  405694:	add	w9, w9, #0x1
  405698:	str	w9, [x8, #152]
  40569c:	ldr	x8, [sp, #16]
  4056a0:	mov	w9, #0x0                   	// #0
  4056a4:	strb	w9, [x8]
  4056a8:	ldp	x29, x30, [sp, #48]
  4056ac:	add	sp, sp, #0x40
  4056b0:	ret
  4056b4:	sub	sp, sp, #0x30
  4056b8:	stp	x29, x30, [sp, #32]
  4056bc:	add	x29, sp, #0x20
  4056c0:	mov	w8, wzr
  4056c4:	stur	x0, [x29, #-8]
  4056c8:	str	x1, [sp, #16]
  4056cc:	str	x2, [sp, #8]
  4056d0:	ldr	x9, [sp, #8]
  4056d4:	ldur	x10, [x29, #-8]
  4056d8:	str	x9, [x10, #120]
  4056dc:	ldr	x0, [sp, #16]
  4056e0:	ldr	x1, [sp, #8]
  4056e4:	mov	w2, w8
  4056e8:	bl	401bf0 <fseek@plt>
  4056ec:	ldp	x29, x30, [sp, #32]
  4056f0:	add	sp, sp, #0x30
  4056f4:	ret
  4056f8:	sub	sp, sp, #0x20
  4056fc:	stp	x29, x30, [sp, #16]
  405700:	add	x29, sp, #0x10
  405704:	str	x0, [sp, #8]
  405708:	str	x1, [sp]
  40570c:	ldr	x8, [sp, #8]
  405710:	ldr	x9, [x8, #120]
  405714:	add	x9, x9, #0x1
  405718:	str	x9, [x8, #120]
  40571c:	ldr	x0, [sp]
  405720:	bl	401ba0 <getc@plt>
  405724:	ldp	x29, x30, [sp, #16]
  405728:	add	sp, sp, #0x20
  40572c:	ret
  405730:	sub	sp, sp, #0xd0
  405734:	stp	x29, x30, [sp, #192]
  405738:	add	x29, sp, #0xc0
  40573c:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  405740:	add	x8, x8, #0x2d0
  405744:	stur	x0, [x29, #-16]
  405748:	stur	x1, [x29, #-24]
  40574c:	stur	x2, [x29, #-32]
  405750:	str	xzr, [sp, #72]
  405754:	str	wzr, [sp, #68]
  405758:	str	wzr, [sp, #64]
  40575c:	ldur	x9, [x29, #-16]
  405760:	ldr	x9, [x9, #120]
  405764:	str	x9, [sp, #56]
  405768:	stur	xzr, [x29, #-80]
  40576c:	ldur	x0, [x29, #-16]
  405770:	str	x8, [sp, #40]
  405774:	bl	40329c <tigetstr@plt+0x140c>
  405778:	ldur	x8, [x29, #-16]
  40577c:	ldr	x8, [x8, #504]
  405780:	stur	x8, [x29, #-48]
  405784:	stur	wzr, [x29, #-52]
  405788:	ldur	x0, [x29, #-16]
  40578c:	ldur	x1, [x29, #-24]
  405790:	bl	4056f8 <tigetstr@plt+0x3868>
  405794:	stur	w0, [x29, #-36]
  405798:	ldr	x8, [sp, #40]
  40579c:	ldr	w10, [x8]
  4057a0:	cbz	w10, 4057d0 <tigetstr@plt+0x3940>
  4057a4:	ldur	w8, [x29, #-36]
  4057a8:	cmp	w8, #0xa
  4057ac:	b.ne	4057d0 <tigetstr@plt+0x3940>  // b.any
  4057b0:	ldur	x8, [x29, #-16]
  4057b4:	ldr	w9, [x8, #152]
  4057b8:	add	w9, w9, #0x1
  4057bc:	str	w9, [x8, #152]
  4057c0:	ldur	x0, [x29, #-16]
  4057c4:	ldur	x1, [x29, #-24]
  4057c8:	bl	4056f8 <tigetstr@plt+0x3868>
  4057cc:	stur	w0, [x29, #-36]
  4057d0:	ldur	x8, [x29, #-48]
  4057d4:	ldur	x9, [x29, #-16]
  4057d8:	ldr	x9, [x9, #504]
  4057dc:	ldur	x10, [x29, #-16]
  4057e0:	ldr	x10, [x10, #512]
  4057e4:	subs	x10, x10, #0x1
  4057e8:	add	x9, x9, x10
  4057ec:	cmp	x8, x9
  4057f0:	b.cs	405f1c <tigetstr@plt+0x408c>  // b.hs, b.nlast
  4057f4:	ldur	x8, [x29, #-16]
  4057f8:	ldr	w9, [x8, #1716]
  4057fc:	lsr	w9, w9, #9
  405800:	and	w9, w9, #0x1
  405804:	cbz	w9, 405a5c <tigetstr@plt+0x3bcc>
  405808:	ldr	w8, [sp, #68]
  40580c:	cbz	w8, 405a5c <tigetstr@plt+0x3bcc>
  405810:	bl	401cb0 <__ctype_get_mb_cur_max@plt>
  405814:	cmp	x0, #0x1
  405818:	b.ls	405a5c <tigetstr@plt+0x3bcc>  // b.plast
  40581c:	str	wzr, [sp, #68]
  405820:	ldur	x8, [x29, #-80]
  405824:	stur	x8, [x29, #-88]
  405828:	ldur	w9, [x29, #-36]
  40582c:	ldr	x8, [sp, #72]
  405830:	add	x10, x8, #0x1
  405834:	str	x10, [sp, #72]
  405838:	add	x10, sp, #0x58
  40583c:	add	x8, x10, x8
  405840:	strb	w9, [x8]
  405844:	ldr	x2, [sp, #72]
  405848:	sub	x0, x29, #0x44
  40584c:	add	x1, sp, #0x58
  405850:	sub	x3, x29, #0x50
  405854:	bl	401990 <mbrtowc@plt>
  405858:	str	x0, [sp, #80]
  40585c:	ldr	x8, [sp, #80]
  405860:	mov	x9, #0xfffffffffffffffe    	// #-2
  405864:	cmp	x8, x9
  405868:	str	x8, [sp, #32]
  40586c:	b.eq	405888 <tigetstr@plt+0x39f8>  // b.none
  405870:	b	405874 <tigetstr@plt+0x39e4>
  405874:	mov	x8, #0xffffffffffffffff    	// #-1
  405878:	ldr	x9, [sp, #32]
  40587c:	cmp	x9, x8
  405880:	b.eq	40589c <tigetstr@plt+0x3a0c>  // b.none
  405884:	b	405944 <tigetstr@plt+0x3ab4>
  405888:	mov	w8, #0x1                   	// #1
  40588c:	str	w8, [sp, #68]
  405890:	ldur	x9, [x29, #-88]
  405894:	stur	x9, [x29, #-80]
  405898:	b	405a28 <tigetstr@plt+0x3b98>
  40589c:	ldrb	w8, [sp, #88]
  4058a0:	ldur	x9, [x29, #-48]
  4058a4:	add	x10, x9, #0x1
  4058a8:	stur	x10, [x29, #-48]
  4058ac:	strb	w8, [x9]
  4058b0:	ldur	x9, [x29, #-88]
  4058b4:	stur	x9, [x29, #-80]
  4058b8:	ldur	w8, [x29, #-52]
  4058bc:	add	w8, w8, #0x1
  4058c0:	stur	w8, [x29, #-52]
  4058c4:	ldr	x9, [sp, #56]
  4058c8:	add	x9, x9, #0x1
  4058cc:	str	x9, [sp, #56]
  4058d0:	ldur	w8, [x29, #-52]
  4058d4:	ldur	x9, [x29, #-16]
  4058d8:	ldr	w11, [x9, #656]
  4058dc:	cmp	w8, w11
  4058e0:	b.lt	4058f8 <tigetstr@plt+0x3a68>  // b.tstop
  4058e4:	ldur	x0, [x29, #-16]
  4058e8:	ldur	x1, [x29, #-24]
  4058ec:	ldr	x2, [sp, #56]
  4058f0:	bl	4056b4 <tigetstr@plt+0x3824>
  4058f4:	b	405940 <tigetstr@plt+0x3ab0>
  4058f8:	add	x8, sp, #0x58
  4058fc:	add	x1, x8, #0x1
  405900:	ldr	x9, [sp, #72]
  405904:	subs	x9, x9, #0x1
  405908:	str	x9, [sp, #72]
  40590c:	mov	x0, x8
  405910:	mov	x2, x9
  405914:	bl	4019b0 <memmove@plt>
  405918:	ldr	x8, [sp, #72]
  40591c:	cmp	x8, #0x0
  405920:	cset	w10, ls  // ls = plast
  405924:	tbnz	w10, #0, 405940 <tigetstr@plt+0x3ab0>
  405928:	ldr	x8, [sp, #72]
  40592c:	add	x9, sp, #0x58
  405930:	add	x8, x9, x8
  405934:	mov	w10, #0x0                   	// #0
  405938:	strb	w10, [x8]
  40593c:	b	405844 <tigetstr@plt+0x39b4>
  405940:	b	405a28 <tigetstr@plt+0x3b98>
  405944:	ldur	w0, [x29, #-68]
  405948:	bl	401b10 <wcwidth@plt>
  40594c:	stur	w0, [x29, #-72]
  405950:	ldur	w8, [x29, #-52]
  405954:	ldur	w9, [x29, #-72]
  405958:	add	w8, w8, w9
  40595c:	ldur	x10, [x29, #-16]
  405960:	ldr	w9, [x10, #656]
  405964:	cmp	w8, w9
  405968:	b.le	405988 <tigetstr@plt+0x3af8>
  40596c:	ldur	x0, [x29, #-16]
  405970:	ldur	x1, [x29, #-24]
  405974:	ldr	x2, [sp, #56]
  405978:	bl	4056b4 <tigetstr@plt+0x3824>
  40597c:	mov	w8, #0x1                   	// #1
  405980:	str	w8, [sp, #64]
  405984:	b	405a28 <tigetstr@plt+0x3b98>
  405988:	stur	xzr, [x29, #-64]
  40598c:	ldur	x8, [x29, #-48]
  405990:	ldur	x9, [x29, #-16]
  405994:	ldr	x9, [x9, #504]
  405998:	ldur	x10, [x29, #-16]
  40599c:	ldr	x10, [x10, #512]
  4059a0:	subs	x10, x10, #0x1
  4059a4:	add	x9, x9, x10
  4059a8:	mov	w11, #0x0                   	// #0
  4059ac:	cmp	x8, x9
  4059b0:	str	w11, [sp, #28]
  4059b4:	b.cs	4059cc <tigetstr@plt+0x3b3c>  // b.hs, b.nlast
  4059b8:	ldur	x8, [x29, #-64]
  4059bc:	ldr	x9, [sp, #72]
  4059c0:	cmp	x8, x9
  4059c4:	cset	w10, cc  // cc = lo, ul, last
  4059c8:	str	w10, [sp, #28]
  4059cc:	ldr	w8, [sp, #28]
  4059d0:	tbnz	w8, #0, 4059d8 <tigetstr@plt+0x3b48>
  4059d4:	b	405a08 <tigetstr@plt+0x3b78>
  4059d8:	ldur	x8, [x29, #-64]
  4059dc:	add	x9, sp, #0x58
  4059e0:	add	x8, x9, x8
  4059e4:	ldrb	w10, [x8]
  4059e8:	ldur	x8, [x29, #-48]
  4059ec:	add	x9, x8, #0x1
  4059f0:	stur	x9, [x29, #-48]
  4059f4:	strb	w10, [x8]
  4059f8:	ldur	x8, [x29, #-64]
  4059fc:	add	x8, x8, #0x1
  405a00:	stur	x8, [x29, #-64]
  405a04:	b	40598c <tigetstr@plt+0x3afc>
  405a08:	ldur	w8, [x29, #-72]
  405a0c:	cmp	w8, #0x0
  405a10:	cset	w8, le
  405a14:	tbnz	w8, #0, 405a28 <tigetstr@plt+0x3b98>
  405a18:	ldur	w8, [x29, #-72]
  405a1c:	ldur	w9, [x29, #-52]
  405a20:	add	w8, w9, w8
  405a24:	stur	w8, [x29, #-52]
  405a28:	ldr	w8, [sp, #64]
  405a2c:	cbnz	w8, 405a44 <tigetstr@plt+0x3bb4>
  405a30:	ldur	w8, [x29, #-52]
  405a34:	ldur	x9, [x29, #-16]
  405a38:	ldr	w10, [x9, #656]
  405a3c:	cmp	w8, w10
  405a40:	b.lt	405a48 <tigetstr@plt+0x3bb8>  // b.tstop
  405a44:	b	405f1c <tigetstr@plt+0x408c>
  405a48:	ldur	x0, [x29, #-16]
  405a4c:	ldur	x1, [x29, #-24]
  405a50:	bl	4056f8 <tigetstr@plt+0x3868>
  405a54:	stur	w0, [x29, #-36]
  405a58:	b	4057d0 <tigetstr@plt+0x3940>
  405a5c:	ldur	w8, [x29, #-36]
  405a60:	mov	w9, #0xffffffff            	// #-1
  405a64:	cmp	w8, w9
  405a68:	b.ne	405ad4 <tigetstr@plt+0x3c44>  // b.any
  405a6c:	ldur	x8, [x29, #-48]
  405a70:	ldur	x9, [x29, #-16]
  405a74:	ldr	x9, [x9, #504]
  405a78:	cmp	x8, x9
  405a7c:	b.ls	405ab0 <tigetstr@plt+0x3c20>  // b.plast
  405a80:	ldur	x8, [x29, #-48]
  405a84:	mov	w9, #0x0                   	// #0
  405a88:	strb	w9, [x8]
  405a8c:	ldur	x8, [x29, #-48]
  405a90:	ldur	x10, [x29, #-16]
  405a94:	ldr	x10, [x10, #504]
  405a98:	subs	x8, x8, x10
  405a9c:	ldur	x10, [x29, #-32]
  405aa0:	str	w8, [x10]
  405aa4:	ldur	w8, [x29, #-52]
  405aa8:	stur	w8, [x29, #-4]
  405aac:	b	406020 <tigetstr@plt+0x4190>
  405ab0:	ldur	x8, [x29, #-48]
  405ab4:	ldur	x9, [x29, #-16]
  405ab8:	ldr	x9, [x9, #504]
  405abc:	subs	x8, x8, x9
  405ac0:	ldur	x9, [x29, #-32]
  405ac4:	str	w8, [x9]
  405ac8:	mov	w8, #0xffffffff            	// #-1
  405acc:	stur	w8, [x29, #-4]
  405ad0:	b	406020 <tigetstr@plt+0x4190>
  405ad4:	ldur	w8, [x29, #-36]
  405ad8:	cmp	w8, #0xa
  405adc:	b.ne	405af4 <tigetstr@plt+0x3c64>  // b.any
  405ae0:	ldur	x8, [x29, #-16]
  405ae4:	ldr	w9, [x8, #152]
  405ae8:	add	w9, w9, #0x1
  405aec:	str	w9, [x8, #152]
  405af0:	b	405f1c <tigetstr@plt+0x408c>
  405af4:	ldur	w8, [x29, #-36]
  405af8:	ldur	x9, [x29, #-48]
  405afc:	add	x10, x9, #0x1
  405b00:	stur	x10, [x29, #-48]
  405b04:	strb	w8, [x9]
  405b08:	ldur	w8, [x29, #-36]
  405b0c:	cmp	w8, #0x9
  405b10:	b.ne	405c44 <tigetstr@plt+0x3db4>  // b.any
  405b14:	ldur	x8, [x29, #-16]
  405b18:	ldr	w9, [x8, #1716]
  405b1c:	lsr	w9, w9, #10
  405b20:	and	w9, w9, #0x1
  405b24:	cbz	w9, 405b50 <tigetstr@plt+0x3cc0>
  405b28:	ldur	w8, [x29, #-52]
  405b2c:	ldur	x9, [x29, #-16]
  405b30:	ldr	w10, [x9, #148]
  405b34:	cmp	w8, w10
  405b38:	b.ge	405c30 <tigetstr@plt+0x3da0>  // b.tcont
  405b3c:	ldur	x8, [x29, #-16]
  405b40:	ldr	w9, [x8, #1716]
  405b44:	lsr	w9, w9, #11
  405b48:	and	w9, w9, #0x1
  405b4c:	cbnz	w9, 405c30 <tigetstr@plt+0x3da0>
  405b50:	ldur	x8, [x29, #-16]
  405b54:	ldr	w9, [x8, #1716]
  405b58:	lsr	w9, w9, #10
  405b5c:	and	w9, w9, #0x1
  405b60:	cbz	w9, 405bac <tigetstr@plt+0x3d1c>
  405b64:	ldur	x8, [x29, #-16]
  405b68:	ldr	x8, [x8, #536]
  405b6c:	cbz	x8, 405bac <tigetstr@plt+0x3d1c>
  405b70:	ldur	x8, [x29, #-16]
  405b74:	ldr	w9, [x8, #1716]
  405b78:	lsr	w9, w9, #3
  405b7c:	and	w9, w9, #0x1
  405b80:	cbnz	w9, 405bac <tigetstr@plt+0x3d1c>
  405b84:	ldur	w8, [x29, #-52]
  405b88:	orr	w8, w8, #0x7
  405b8c:	add	w8, w8, #0x1
  405b90:	stur	w8, [x29, #-52]
  405b94:	ldur	x9, [x29, #-16]
  405b98:	ldr	x0, [x9, #536]
  405b9c:	bl	401a50 <putp@plt>
  405ba0:	ldur	x9, [x29, #-16]
  405ba4:	str	wzr, [x9, #148]
  405ba8:	b	405c2c <tigetstr@plt+0x3d9c>
  405bac:	ldur	x8, [x29, #-48]
  405bb0:	mov	x9, #0xffffffffffffffff    	// #-1
  405bb4:	add	x8, x8, x9
  405bb8:	stur	x8, [x29, #-48]
  405bbc:	ldur	x8, [x29, #-48]
  405bc0:	ldur	x9, [x29, #-16]
  405bc4:	ldr	x9, [x9, #504]
  405bc8:	ldur	x10, [x29, #-16]
  405bcc:	ldr	x10, [x10, #512]
  405bd0:	subs	x10, x10, #0x1
  405bd4:	add	x9, x9, x10
  405bd8:	cmp	x8, x9
  405bdc:	b.cs	405c10 <tigetstr@plt+0x3d80>  // b.hs, b.nlast
  405be0:	ldur	x8, [x29, #-48]
  405be4:	add	x9, x8, #0x1
  405be8:	stur	x9, [x29, #-48]
  405bec:	mov	w10, #0x20                  	// #32
  405bf0:	strb	w10, [x8]
  405bf4:	ldur	w10, [x29, #-52]
  405bf8:	add	w10, w10, #0x1
  405bfc:	stur	w10, [x29, #-52]
  405c00:	and	w10, w10, #0x7
  405c04:	cbnz	w10, 405c0c <tigetstr@plt+0x3d7c>
  405c08:	b	405c10 <tigetstr@plt+0x3d80>
  405c0c:	b	405bbc <tigetstr@plt+0x3d2c>
  405c10:	ldur	w8, [x29, #-52]
  405c14:	ldur	x9, [x29, #-16]
  405c18:	ldr	w10, [x9, #148]
  405c1c:	cmp	w8, w10
  405c20:	b.lt	405c2c <tigetstr@plt+0x3d9c>  // b.tstop
  405c24:	ldur	x8, [x29, #-16]
  405c28:	str	wzr, [x8, #148]
  405c2c:	b	405c40 <tigetstr@plt+0x3db0>
  405c30:	ldur	w8, [x29, #-52]
  405c34:	orr	w8, w8, #0x7
  405c38:	add	w8, w8, #0x1
  405c3c:	stur	w8, [x29, #-52]
  405c40:	b	405ea8 <tigetstr@plt+0x4018>
  405c44:	ldur	w8, [x29, #-36]
  405c48:	cmp	w8, #0x8
  405c4c:	b.ne	405c70 <tigetstr@plt+0x3de0>  // b.any
  405c50:	ldur	w8, [x29, #-52]
  405c54:	cmp	w8, #0x0
  405c58:	cset	w8, le
  405c5c:	tbnz	w8, #0, 405c70 <tigetstr@plt+0x3de0>
  405c60:	ldur	w8, [x29, #-52]
  405c64:	subs	w8, w8, #0x1
  405c68:	stur	w8, [x29, #-52]
  405c6c:	b	405ea8 <tigetstr@plt+0x4018>
  405c70:	ldur	w8, [x29, #-36]
  405c74:	cmp	w8, #0xd
  405c78:	b.ne	405cd4 <tigetstr@plt+0x3e44>  // b.any
  405c7c:	ldur	x0, [x29, #-16]
  405c80:	ldur	x1, [x29, #-24]
  405c84:	bl	4056f8 <tigetstr@plt+0x3868>
  405c88:	str	w0, [sp, #52]
  405c8c:	ldr	w8, [sp, #52]
  405c90:	cmp	w8, #0xa
  405c94:	b.ne	405cbc <tigetstr@plt+0x3e2c>  // b.any
  405c98:	ldur	x8, [x29, #-48]
  405c9c:	mov	x9, #0xffffffffffffffff    	// #-1
  405ca0:	add	x8, x8, x9
  405ca4:	stur	x8, [x29, #-48]
  405ca8:	ldur	x8, [x29, #-16]
  405cac:	ldr	w10, [x8, #152]
  405cb0:	add	w10, w10, #0x1
  405cb4:	str	w10, [x8, #152]
  405cb8:	b	405f1c <tigetstr@plt+0x408c>
  405cbc:	ldur	x0, [x29, #-16]
  405cc0:	ldur	w1, [x29, #-36]
  405cc4:	ldur	x2, [x29, #-24]
  405cc8:	bl	406310 <tigetstr@plt+0x4480>
  405ccc:	stur	wzr, [x29, #-52]
  405cd0:	b	405ea8 <tigetstr@plt+0x4018>
  405cd4:	ldur	w8, [x29, #-36]
  405cd8:	cmp	w8, #0xc
  405cdc:	b.ne	405d40 <tigetstr@plt+0x3eb0>  // b.any
  405ce0:	ldur	x8, [x29, #-16]
  405ce4:	ldr	w9, [x8, #1716]
  405ce8:	lsr	w9, w9, #22
  405cec:	and	w9, w9, #0x1
  405cf0:	cbz	w9, 405d40 <tigetstr@plt+0x3eb0>
  405cf4:	ldur	x8, [x29, #-48]
  405cf8:	mov	x9, #0xffffffffffffffff    	// #-1
  405cfc:	add	x8, x8, x9
  405d00:	mov	w10, #0x5e                  	// #94
  405d04:	strb	w10, [x8]
  405d08:	ldur	x8, [x29, #-48]
  405d0c:	add	x9, x8, #0x1
  405d10:	stur	x9, [x29, #-48]
  405d14:	mov	w10, #0x4c                  	// #76
  405d18:	strb	w10, [x8]
  405d1c:	ldur	w10, [x29, #-52]
  405d20:	add	w10, w10, #0x2
  405d24:	stur	w10, [x29, #-52]
  405d28:	ldur	x8, [x29, #-16]
  405d2c:	ldr	w10, [x8, #1716]
  405d30:	and	w10, w10, #0xffffefff
  405d34:	orr	w10, w10, #0x1000
  405d38:	str	w10, [x8, #1716]
  405d3c:	b	405ea8 <tigetstr@plt+0x4018>
  405d40:	ldur	w8, [x29, #-36]
  405d44:	mov	w9, #0xffffffff            	// #-1
  405d48:	cmp	w8, w9
  405d4c:	b.ne	405d74 <tigetstr@plt+0x3ee4>  // b.any
  405d50:	ldur	x8, [x29, #-48]
  405d54:	ldur	x9, [x29, #-16]
  405d58:	ldr	x9, [x9, #504]
  405d5c:	subs	x8, x8, x9
  405d60:	ldur	x9, [x29, #-32]
  405d64:	str	w8, [x9]
  405d68:	ldur	w8, [x29, #-52]
  405d6c:	stur	w8, [x29, #-4]
  405d70:	b	406020 <tigetstr@plt+0x4190>
  405d74:	ldur	x8, [x29, #-16]
  405d78:	ldr	w9, [x8, #1716]
  405d7c:	lsr	w9, w9, #9
  405d80:	and	w9, w9, #0x1
  405d84:	cbz	w9, 405e84 <tigetstr@plt+0x3ff4>
  405d88:	bl	401cb0 <__ctype_get_mb_cur_max@plt>
  405d8c:	cmp	x0, #0x1
  405d90:	b.ls	405e84 <tigetstr@plt+0x3ff4>  // b.plast
  405d94:	add	x8, sp, #0x58
  405d98:	str	xzr, [sp, #88]
  405d9c:	str	xzr, [sp, #96]
  405da0:	str	xzr, [sp, #72]
  405da4:	ldur	w9, [x29, #-36]
  405da8:	ldr	x10, [sp, #72]
  405dac:	add	x11, x10, #0x1
  405db0:	str	x11, [sp, #72]
  405db4:	add	x10, x8, x10
  405db8:	strb	w9, [x10]
  405dbc:	sub	x3, x29, #0x50
  405dc0:	ldur	x10, [x29, #-80]
  405dc4:	stur	x10, [x29, #-88]
  405dc8:	ldr	x2, [sp, #72]
  405dcc:	sub	x0, x29, #0x44
  405dd0:	mov	x1, x8
  405dd4:	bl	401990 <mbrtowc@plt>
  405dd8:	str	x0, [sp, #80]
  405ddc:	ldr	x8, [sp, #80]
  405de0:	mov	x10, #0xfffffffffffffffe    	// #-2
  405de4:	cmp	x8, x10
  405de8:	str	x8, [sp, #16]
  405dec:	b.eq	405e08 <tigetstr@plt+0x3f78>  // b.none
  405df0:	b	405df4 <tigetstr@plt+0x3f64>
  405df4:	mov	x8, #0xffffffffffffffff    	// #-1
  405df8:	ldr	x9, [sp, #16]
  405dfc:	cmp	x9, x8
  405e00:	b.eq	405e3c <tigetstr@plt+0x3fac>  // b.none
  405e04:	b	405e54 <tigetstr@plt+0x3fc4>
  405e08:	ldur	x8, [x29, #-48]
  405e0c:	mov	x9, #0xffffffffffffffff    	// #-1
  405e10:	add	x8, x8, x9
  405e14:	stur	x8, [x29, #-48]
  405e18:	ldur	x8, [x29, #-16]
  405e1c:	ldr	x8, [x8, #120]
  405e20:	subs	x8, x8, #0x1
  405e24:	str	x8, [sp, #56]
  405e28:	ldur	x8, [x29, #-88]
  405e2c:	stur	x8, [x29, #-80]
  405e30:	mov	w10, #0x1                   	// #1
  405e34:	str	w10, [sp, #68]
  405e38:	b	405e80 <tigetstr@plt+0x3ff0>
  405e3c:	ldur	x8, [x29, #-88]
  405e40:	stur	x8, [x29, #-80]
  405e44:	ldur	w9, [x29, #-52]
  405e48:	add	w9, w9, #0x1
  405e4c:	stur	w9, [x29, #-52]
  405e50:	b	405e80 <tigetstr@plt+0x3ff0>
  405e54:	ldur	w0, [x29, #-68]
  405e58:	bl	401b10 <wcwidth@plt>
  405e5c:	stur	w0, [x29, #-72]
  405e60:	ldur	w8, [x29, #-72]
  405e64:	cmp	w8, #0x0
  405e68:	cset	w8, le
  405e6c:	tbnz	w8, #0, 405e80 <tigetstr@plt+0x3ff0>
  405e70:	ldur	w8, [x29, #-72]
  405e74:	ldur	w9, [x29, #-52]
  405e78:	add	w8, w9, w8
  405e7c:	stur	w8, [x29, #-52]
  405e80:	b	405ea8 <tigetstr@plt+0x4018>
  405e84:	bl	401c70 <__ctype_b_loc@plt>
  405e88:	ldr	x8, [x0]
  405e8c:	ldursw	x9, [x29, #-36]
  405e90:	ldrh	w10, [x8, x9, lsl #1]
  405e94:	and	w10, w10, #0x4000
  405e98:	cbz	w10, 405ea8 <tigetstr@plt+0x4018>
  405e9c:	ldur	w8, [x29, #-52]
  405ea0:	add	w8, w8, #0x1
  405ea4:	stur	w8, [x29, #-52]
  405ea8:	ldur	w8, [x29, #-52]
  405eac:	ldur	x9, [x29, #-16]
  405eb0:	ldr	w10, [x9, #656]
  405eb4:	cmp	w8, w10
  405eb8:	b.lt	405ed4 <tigetstr@plt+0x4044>  // b.tstop
  405ebc:	ldur	x8, [x29, #-16]
  405ec0:	ldr	w9, [x8, #1716]
  405ec4:	lsr	w9, w9, #9
  405ec8:	and	w9, w9, #0x1
  405ecc:	cbz	w9, 405ed4 <tigetstr@plt+0x4044>
  405ed0:	b	405f1c <tigetstr@plt+0x408c>
  405ed4:	ldr	w8, [sp, #68]
  405ed8:	cbnz	w8, 405f08 <tigetstr@plt+0x4078>
  405edc:	ldur	x8, [x29, #-48]
  405ee0:	ldur	x9, [x29, #-16]
  405ee4:	ldr	x9, [x9, #504]
  405ee8:	ldur	x10, [x29, #-16]
  405eec:	ldr	x10, [x10, #512]
  405ef0:	subs	x10, x10, #0x1
  405ef4:	subs	x10, x10, #0x4
  405ef8:	add	x9, x9, x10
  405efc:	cmp	x8, x9
  405f00:	b.cc	405f08 <tigetstr@plt+0x4078>  // b.lo, b.ul, b.last
  405f04:	b	405f1c <tigetstr@plt+0x408c>
  405f08:	ldur	x0, [x29, #-16]
  405f0c:	ldur	x1, [x29, #-24]
  405f10:	bl	4056f8 <tigetstr@plt+0x3868>
  405f14:	stur	w0, [x29, #-36]
  405f18:	b	4057d0 <tigetstr@plt+0x3940>
  405f1c:	ldur	w8, [x29, #-52]
  405f20:	ldur	x9, [x29, #-16]
  405f24:	ldr	w10, [x9, #656]
  405f28:	cmp	w8, w10
  405f2c:	b.lt	405f6c <tigetstr@plt+0x40dc>  // b.tstop
  405f30:	ldur	x8, [x29, #-16]
  405f34:	ldr	w9, [x8, #656]
  405f38:	cmp	w9, #0x0
  405f3c:	cset	w9, le
  405f40:	tbnz	w9, #0, 405f6c <tigetstr@plt+0x40dc>
  405f44:	ldur	x8, [x29, #-16]
  405f48:	ldr	w9, [x8, #1716]
  405f4c:	lsr	w9, w9, #28
  405f50:	and	w9, w9, #0x1
  405f54:	cbnz	w9, 405f6c <tigetstr@plt+0x40dc>
  405f58:	ldur	x8, [x29, #-48]
  405f5c:	add	x9, x8, #0x1
  405f60:	stur	x9, [x29, #-48]
  405f64:	mov	w10, #0xa                   	// #10
  405f68:	strb	w10, [x8]
  405f6c:	ldur	w8, [x29, #-52]
  405f70:	ldur	x9, [x29, #-16]
  405f74:	ldr	w10, [x9, #656]
  405f78:	mov	w11, #0x0                   	// #0
  405f7c:	cmp	w8, w10
  405f80:	str	w11, [sp, #12]
  405f84:	b.ne	405fa0 <tigetstr@plt+0x4110>  // b.any
  405f88:	ldur	x8, [x29, #-16]
  405f8c:	ldr	w9, [x8, #1716]
  405f90:	lsr	w9, w9, #9
  405f94:	tst	w9, #0x1
  405f98:	cset	w9, ne  // ne = any
  405f9c:	str	w9, [sp, #12]
  405fa0:	ldr	w8, [sp, #12]
  405fa4:	and	w8, w8, #0x1
  405fa8:	ldr	x9, [sp, #40]
  405fac:	str	w8, [x9]
  405fb0:	ldr	w8, [x9]
  405fb4:	cbz	w8, 405ff4 <tigetstr@plt+0x4164>
  405fb8:	ldur	x8, [x29, #-16]
  405fbc:	ldr	w9, [x8, #1716]
  405fc0:	lsr	w9, w9, #4
  405fc4:	and	w9, w9, #0x1
  405fc8:	cbz	w9, 405ff4 <tigetstr@plt+0x4164>
  405fcc:	ldur	x8, [x29, #-16]
  405fd0:	ldr	w9, [x8, #1716]
  405fd4:	lsr	w9, w9, #28
  405fd8:	and	w9, w9, #0x1
  405fdc:	cbz	w9, 405ff4 <tigetstr@plt+0x4164>
  405fe0:	ldur	x8, [x29, #-48]
  405fe4:	add	x9, x8, #0x1
  405fe8:	stur	x9, [x29, #-48]
  405fec:	mov	w10, #0xa                   	// #10
  405ff0:	strb	w10, [x8]
  405ff4:	ldur	x8, [x29, #-48]
  405ff8:	ldur	x9, [x29, #-16]
  405ffc:	ldr	x9, [x9, #504]
  406000:	subs	x8, x8, x9
  406004:	ldur	x9, [x29, #-32]
  406008:	str	w8, [x9]
  40600c:	ldur	x9, [x29, #-48]
  406010:	mov	w8, #0x0                   	// #0
  406014:	strb	w8, [x9]
  406018:	ldur	w8, [x29, #-52]
  40601c:	stur	w8, [x29, #-4]
  406020:	ldur	w0, [x29, #-4]
  406024:	ldp	x29, x30, [sp, #192]
  406028:	add	sp, sp, #0xd0
  40602c:	ret
  406030:	sub	sp, sp, #0x50
  406034:	stp	x29, x30, [sp, #64]
  406038:	add	x29, sp, #0x40
  40603c:	stur	x0, [x29, #-8]
  406040:	stur	x1, [x29, #-16]
  406044:	stur	w2, [x29, #-20]
  406048:	ldur	w8, [x29, #-20]
  40604c:	subs	w8, w8, #0x1
  406050:	stur	w8, [x29, #-20]
  406054:	cmp	w8, #0x0
  406058:	cset	w8, lt  // lt = tstop
  40605c:	tbnz	w8, #0, 406304 <tigetstr@plt+0x4474>
  406060:	ldur	x8, [x29, #-8]
  406064:	ldr	w9, [x8, #1716]
  406068:	lsr	w9, w9, #5
  40606c:	and	w9, w9, #0x1
  406070:	cbnz	w9, 40608c <tigetstr@plt+0x41fc>
  406074:	ldur	x8, [x29, #-16]
  406078:	add	x9, x8, #0x1
  40607c:	stur	x9, [x29, #-16]
  406080:	ldrsb	w0, [x8]
  406084:	bl	401e00 <putchar@plt>
  406088:	b	406300 <tigetstr@plt+0x4470>
  40608c:	ldur	x8, [x29, #-16]
  406090:	ldrsb	w9, [x8]
  406094:	cmp	w9, #0x20
  406098:	b.ne	4060ec <tigetstr@plt+0x425c>  // b.any
  40609c:	ldur	x8, [x29, #-8]
  4060a0:	ldr	w9, [x8, #1716]
  4060a4:	lsr	w9, w9, #25
  4060a8:	and	w9, w9, #0x1
  4060ac:	cbnz	w9, 4060ec <tigetstr@plt+0x425c>
  4060b0:	ldur	x8, [x29, #-8]
  4060b4:	ldr	w9, [x8, #1716]
  4060b8:	lsr	w9, w9, #24
  4060bc:	and	w9, w9, #0x1
  4060c0:	cbz	w9, 4060ec <tigetstr@plt+0x425c>
  4060c4:	ldur	x8, [x29, #-16]
  4060c8:	add	x0, x8, #0x1
  4060cc:	ldur	w9, [x29, #-20]
  4060d0:	subs	w1, w9, #0x1
  4060d4:	bl	406350 <tigetstr@plt+0x44c0>
  4060d8:	cbz	w0, 4060ec <tigetstr@plt+0x425c>
  4060dc:	ldur	x8, [x29, #-16]
  4060e0:	add	x8, x8, #0x1
  4060e4:	stur	x8, [x29, #-16]
  4060e8:	b	406048 <tigetstr@plt+0x41b8>
  4060ec:	ldur	x0, [x29, #-16]
  4060f0:	ldur	w1, [x29, #-20]
  4060f4:	bl	406350 <tigetstr@plt+0x44c0>
  4060f8:	stur	w0, [x29, #-28]
  4060fc:	cbz	w0, 406150 <tigetstr@plt+0x42c0>
  406100:	ldur	x8, [x29, #-16]
  406104:	ldrsb	w9, [x8]
  406108:	cmp	w9, #0x5f
  40610c:	b.ne	406120 <tigetstr@plt+0x4290>  // b.any
  406110:	ldur	x8, [x29, #-16]
  406114:	ldrsb	w9, [x8, #2]
  406118:	str	w9, [sp, #12]
  40611c:	b	40612c <tigetstr@plt+0x429c>
  406120:	ldur	x8, [x29, #-16]
  406124:	ldrsb	w9, [x8]
  406128:	str	w9, [sp, #12]
  40612c:	ldr	w8, [sp, #12]
  406130:	sturb	w8, [x29, #-21]
  406134:	ldur	w8, [x29, #-20]
  406138:	subs	w8, w8, #0x2
  40613c:	stur	w8, [x29, #-20]
  406140:	ldur	x9, [x29, #-16]
  406144:	add	x9, x9, #0x3
  406148:	stur	x9, [x29, #-16]
  40614c:	b	406164 <tigetstr@plt+0x42d4>
  406150:	ldur	x8, [x29, #-16]
  406154:	add	x9, x8, #0x1
  406158:	stur	x9, [x29, #-16]
  40615c:	ldrb	w10, [x8]
  406160:	sturb	w10, [x29, #-21]
  406164:	ldur	w8, [x29, #-28]
  406168:	ldur	x9, [x29, #-8]
  40616c:	ldr	w10, [x9, #1716]
  406170:	lsr	w10, w10, #25
  406174:	and	w10, w10, #0x1
  406178:	cmp	w8, w10
  40617c:	b.eq	4061f8 <tigetstr@plt+0x4368>  // b.none
  406180:	ldursb	w8, [x29, #-21]
  406184:	cmp	w8, #0x20
  406188:	b.ne	4061c8 <tigetstr@plt+0x4338>  // b.any
  40618c:	ldur	w8, [x29, #-28]
  406190:	cbnz	w8, 4061c8 <tigetstr@plt+0x4338>
  406194:	ldur	x8, [x29, #-8]
  406198:	ldr	w9, [x8, #1716]
  40619c:	lsr	w9, w9, #24
  4061a0:	and	w9, w9, #0x1
  4061a4:	cbz	w9, 4061c8 <tigetstr@plt+0x4338>
  4061a8:	ldur	x0, [x29, #-16]
  4061ac:	ldur	w8, [x29, #-20]
  4061b0:	subs	w1, w8, #0x1
  4061b4:	bl	406350 <tigetstr@plt+0x44c0>
  4061b8:	cbz	w0, 4061c8 <tigetstr@plt+0x4338>
  4061bc:	mov	w8, #0x1                   	// #1
  4061c0:	stur	w8, [x29, #-28]
  4061c4:	b	4061f8 <tigetstr@plt+0x4368>
  4061c8:	ldur	w8, [x29, #-28]
  4061cc:	cbz	w8, 4061e0 <tigetstr@plt+0x4350>
  4061d0:	ldur	x8, [x29, #-8]
  4061d4:	ldr	x8, [x8, #560]
  4061d8:	str	x8, [sp]
  4061dc:	b	4061ec <tigetstr@plt+0x435c>
  4061e0:	ldur	x8, [x29, #-8]
  4061e4:	ldr	x8, [x8, #568]
  4061e8:	str	x8, [sp]
  4061ec:	ldr	x8, [sp]
  4061f0:	mov	x0, x8
  4061f4:	bl	401a50 <putp@plt>
  4061f8:	ldursb	w8, [x29, #-21]
  4061fc:	cmp	w8, #0x20
  406200:	b.ne	406234 <tigetstr@plt+0x43a4>  // b.any
  406204:	ldur	x8, [x29, #-8]
  406208:	ldr	w9, [x8, #1716]
  40620c:	lsr	w9, w9, #25
  406210:	and	w9, w9, #0x1
  406214:	cbz	w9, 406234 <tigetstr@plt+0x43a4>
  406218:	ldur	w8, [x29, #-28]
  40621c:	cbnz	w8, 406234 <tigetstr@plt+0x43a4>
  406220:	ldur	x8, [x29, #-8]
  406224:	ldr	w9, [x8, #1716]
  406228:	lsr	w9, w9, #24
  40622c:	and	w9, w9, #0x1
  406230:	cbnz	w9, 4062a4 <tigetstr@plt+0x4414>
  406234:	add	x3, sp, #0x10
  406238:	str	xzr, [sp, #16]
  40623c:	ldur	x8, [x29, #-16]
  406240:	mov	x9, #0xffffffffffffffff    	// #-1
  406244:	add	x8, x8, x9
  406248:	stur	x8, [x29, #-16]
  40624c:	ldur	w10, [x29, #-20]
  406250:	add	w10, w10, #0x1
  406254:	stur	w10, [x29, #-20]
  406258:	ldur	x1, [x29, #-16]
  40625c:	ldursw	x2, [x29, #-20]
  406260:	add	x0, sp, #0x20
  406264:	bl	4063cc <tigetstr@plt+0x453c>
  406268:	str	x0, [sp, #24]
  40626c:	ldr	x8, [sp, #24]
  406270:	subs	x9, x8, #0x1
  406274:	str	x9, [sp, #24]
  406278:	cbz	x8, 406294 <tigetstr@plt+0x4404>
  40627c:	ldur	x8, [x29, #-16]
  406280:	add	x9, x8, #0x1
  406284:	stur	x9, [x29, #-16]
  406288:	ldrsb	w0, [x8]
  40628c:	bl	401e00 <putchar@plt>
  406290:	b	40626c <tigetstr@plt+0x43dc>
  406294:	ldr	x8, [sp, #24]
  406298:	ldursw	x9, [x29, #-20]
  40629c:	add	x8, x9, x8
  4062a0:	stur	w8, [x29, #-20]
  4062a4:	ldur	w8, [x29, #-28]
  4062a8:	cbz	w8, 4062e4 <tigetstr@plt+0x4454>
  4062ac:	ldur	x8, [x29, #-8]
  4062b0:	ldr	x8, [x8, #576]
  4062b4:	ldrsb	w9, [x8]
  4062b8:	cbz	w9, 4062e4 <tigetstr@plt+0x4454>
  4062bc:	ldur	x8, [x29, #-8]
  4062c0:	ldr	x0, [x8, #584]
  4062c4:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4062c8:	add	x8, x8, #0x2a8
  4062cc:	ldr	x1, [x8]
  4062d0:	bl	4019f0 <fputs@plt>
  4062d4:	ldur	x8, [x29, #-8]
  4062d8:	ldr	x8, [x8, #576]
  4062dc:	mov	x0, x8
  4062e0:	bl	401a50 <putp@plt>
  4062e4:	ldur	w8, [x29, #-28]
  4062e8:	ldur	x9, [x29, #-8]
  4062ec:	ldr	w10, [x9, #1716]
  4062f0:	and	w8, w8, #0x1
  4062f4:	and	w10, w10, #0xfdffffff
  4062f8:	orr	w8, w10, w8, lsl #25
  4062fc:	str	w8, [x9, #1716]
  406300:	b	406048 <tigetstr@plt+0x41b8>
  406304:	ldp	x29, x30, [sp, #64]
  406308:	add	sp, sp, #0x50
  40630c:	ret
  406310:	sub	sp, sp, #0x30
  406314:	stp	x29, x30, [sp, #32]
  406318:	add	x29, sp, #0x20
  40631c:	stur	x0, [x29, #-8]
  406320:	stur	w1, [x29, #-12]
  406324:	str	x2, [sp, #8]
  406328:	ldur	x8, [x29, #-8]
  40632c:	ldr	x9, [x8, #120]
  406330:	subs	x9, x9, #0x1
  406334:	str	x9, [x8, #120]
  406338:	ldur	w0, [x29, #-12]
  40633c:	ldr	x1, [sp, #8]
  406340:	bl	401ca0 <ungetc@plt>
  406344:	ldp	x29, x30, [sp, #32]
  406348:	add	sp, sp, #0x30
  40634c:	ret
  406350:	sub	sp, sp, #0x20
  406354:	str	x0, [sp, #16]
  406358:	str	w1, [sp, #12]
  40635c:	ldr	w8, [sp, #12]
  406360:	cmp	w8, #0x2
  406364:	b.ge	406370 <tigetstr@plt+0x44e0>  // b.tcont
  406368:	str	wzr, [sp, #28]
  40636c:	b	4063c0 <tigetstr@plt+0x4530>
  406370:	ldr	x8, [sp, #16]
  406374:	ldrsb	w9, [x8]
  406378:	cmp	w9, #0x5f
  40637c:	b.ne	406390 <tigetstr@plt+0x4500>  // b.any
  406380:	ldr	x8, [sp, #16]
  406384:	ldrsb	w9, [x8, #1]
  406388:	cmp	w9, #0x8
  40638c:	b.eq	4063b0 <tigetstr@plt+0x4520>  // b.none
  406390:	ldr	x8, [sp, #16]
  406394:	ldrsb	w9, [x8, #1]
  406398:	cmp	w9, #0x8
  40639c:	b.ne	4063bc <tigetstr@plt+0x452c>  // b.any
  4063a0:	ldr	x8, [sp, #16]
  4063a4:	ldrsb	w9, [x8, #2]
  4063a8:	cmp	w9, #0x5f
  4063ac:	b.ne	4063bc <tigetstr@plt+0x452c>  // b.any
  4063b0:	mov	w8, #0x1                   	// #1
  4063b4:	str	w8, [sp, #28]
  4063b8:	b	4063c0 <tigetstr@plt+0x4530>
  4063bc:	str	wzr, [sp, #28]
  4063c0:	ldr	w0, [sp, #28]
  4063c4:	add	sp, sp, #0x20
  4063c8:	ret
  4063cc:	sub	sp, sp, #0x50
  4063d0:	stp	x29, x30, [sp, #64]
  4063d4:	add	x29, sp, #0x40
  4063d8:	mov	x8, #0xfffffffffffffffe    	// #-2
  4063dc:	stur	x0, [x29, #-16]
  4063e0:	stur	x1, [x29, #-24]
  4063e4:	str	x2, [sp, #32]
  4063e8:	str	x3, [sp, #24]
  4063ec:	ldur	x0, [x29, #-16]
  4063f0:	ldur	x1, [x29, #-24]
  4063f4:	ldr	x2, [sp, #32]
  4063f8:	ldr	x3, [sp, #24]
  4063fc:	str	x8, [sp, #8]
  406400:	bl	401990 <mbrtowc@plt>
  406404:	str	x0, [sp, #16]
  406408:	ldr	x8, [sp, #16]
  40640c:	ldr	x9, [sp, #8]
  406410:	cmp	x8, x9
  406414:	b.eq	406428 <tigetstr@plt+0x4598>  // b.none
  406418:	ldr	x8, [sp, #16]
  40641c:	mov	x9, #0xffffffffffffffff    	// #-1
  406420:	cmp	x8, x9
  406424:	b.ne	406434 <tigetstr@plt+0x45a4>  // b.any
  406428:	mov	x8, #0x1                   	// #1
  40642c:	stur	x8, [x29, #-8]
  406430:	b	40643c <tigetstr@plt+0x45ac>
  406434:	ldr	x8, [sp, #16]
  406438:	stur	x8, [x29, #-8]
  40643c:	ldur	x0, [x29, #-8]
  406440:	ldp	x29, x30, [sp, #64]
  406444:	add	sp, sp, #0x50
  406448:	ret
  40644c:	sub	sp, sp, #0x30
  406450:	stp	x29, x30, [sp, #32]
  406454:	add	x29, sp, #0x20
  406458:	mov	x8, xzr
  40645c:	mov	w9, wzr
  406460:	str	x0, [sp, #16]
  406464:	str	x1, [sp, #8]
  406468:	ldr	x0, [sp, #16]
  40646c:	mov	x1, x8
  406470:	mov	w2, w9
  406474:	bl	401bf0 <fseek@plt>
  406478:	cbz	w0, 406484 <tigetstr@plt+0x45f4>
  40647c:	stur	wzr, [x29, #-4]
  406480:	b	40654c <tigetstr@plt+0x46bc>
  406484:	ldr	x3, [sp, #16]
  406488:	add	x0, sp, #0x6
  40648c:	mov	x1, #0x2                   	// #2
  406490:	mov	x2, #0x1                   	// #1
  406494:	bl	401c80 <fread@plt>
  406498:	cmp	x0, #0x1
  40649c:	b.ne	406530 <tigetstr@plt+0x46a0>  // b.any
  4064a0:	ldrsb	w8, [sp, #6]
  4064a4:	ldrsb	w9, [sp, #7]
  4064a8:	add	w8, w8, w9, lsl #8
  4064ac:	cmp	w8, #0x105
  4064b0:	str	w8, [sp]
  4064b4:	b.eq	406510 <tigetstr@plt+0x4680>  // b.none
  4064b8:	b	4064bc <tigetstr@plt+0x462c>
  4064bc:	ldr	w8, [sp]
  4064c0:	subs	w9, w8, #0x107
  4064c4:	cmp	w9, #0x2
  4064c8:	b.ls	406510 <tigetstr@plt+0x4680>  // b.plast
  4064cc:	b	4064d0 <tigetstr@plt+0x4640>
  4064d0:	ldr	w8, [sp]
  4064d4:	cmp	w8, #0x10b
  4064d8:	b.eq	406510 <tigetstr@plt+0x4680>  // b.none
  4064dc:	b	4064e0 <tigetstr@plt+0x4650>
  4064e0:	mov	w8, #0x457f                	// #17791
  4064e4:	ldr	w9, [sp]
  4064e8:	cmp	w9, w8
  4064ec:	b.eq	406510 <tigetstr@plt+0x4680>  // b.none
  4064f0:	b	4064f4 <tigetstr@plt+0x4664>
  4064f4:	mov	w8, #0xff65                	// #65381
  4064f8:	ldr	w9, [sp]
  4064fc:	cmp	w9, w8
  406500:	cset	w8, eq  // eq = none
  406504:	eor	w8, w8, #0x1
  406508:	tbnz	w8, #0, 406530 <tigetstr@plt+0x46a0>
  40650c:	b	406510 <tigetstr@plt+0x4680>
  406510:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406514:	add	x0, x0, #0xe0e
  406518:	bl	401e30 <gettext@plt>
  40651c:	ldr	x1, [sp, #8]
  406520:	bl	401db0 <printf@plt>
  406524:	mov	w8, #0x1                   	// #1
  406528:	stur	w8, [x29, #-4]
  40652c:	b	40654c <tigetstr@plt+0x46bc>
  406530:	ldr	x0, [sp, #16]
  406534:	mov	x8, xzr
  406538:	mov	x1, x8
  40653c:	mov	w9, wzr
  406540:	mov	w2, w9
  406544:	bl	401bf0 <fseek@plt>
  406548:	stur	wzr, [x29, #-4]
  40654c:	ldur	w0, [x29, #-4]
  406550:	ldp	x29, x30, [sp, #32]
  406554:	add	sp, sp, #0x30
  406558:	ret
  40655c:	sub	sp, sp, #0x20
  406560:	stp	x29, x30, [sp, #16]
  406564:	add	x29, sp, #0x10
  406568:	str	x0, [sp, #8]
  40656c:	str	x1, [sp]
  406570:	ldr	x8, [sp, #8]
  406574:	ldr	w9, [x8, #1716]
  406578:	lsr	w9, w9, #2
  40657c:	and	w9, w9, #0x1
  406580:	cbz	w9, 406594 <tigetstr@plt+0x4704>
  406584:	ldr	x8, [sp, #8]
  406588:	ldr	x0, [x8, #536]
  40658c:	bl	401a50 <putp@plt>
  406590:	b	4065b0 <tigetstr@plt+0x4720>
  406594:	ldr	x8, [sp, #8]
  406598:	ldr	w9, [x8, #148]
  40659c:	cmp	w9, #0x0
  4065a0:	cset	w9, le
  4065a4:	tbnz	w9, #0, 4065b0 <tigetstr@plt+0x4720>
  4065a8:	ldr	x0, [sp, #8]
  4065ac:	bl	405418 <tigetstr@plt+0x3588>
  4065b0:	ldr	x8, [sp, #8]
  4065b4:	ldr	w9, [x8, #1716]
  4065b8:	lsr	w9, w9, #11
  4065bc:	and	w9, w9, #0x1
  4065c0:	cbnz	w9, 406764 <tigetstr@plt+0x48d4>
  4065c4:	ldr	x8, [sp, #8]
  4065c8:	str	wzr, [x8, #148]
  4065cc:	ldr	x8, [sp, #8]
  4065d0:	ldr	x8, [x8, #544]
  4065d4:	cbz	x8, 406618 <tigetstr@plt+0x4788>
  4065d8:	ldr	x8, [sp, #8]
  4065dc:	ldr	x8, [x8, #552]
  4065e0:	cbz	x8, 406618 <tigetstr@plt+0x4788>
  4065e4:	ldr	x8, [sp, #8]
  4065e8:	ldr	x0, [x8, #544]
  4065ec:	bl	401a50 <putp@plt>
  4065f0:	ldr	x8, [sp, #8]
  4065f4:	ldr	w9, [x8, #1716]
  4065f8:	lsr	w9, w9, #21
  4065fc:	and	w9, w9, #0x1
  406600:	mov	w10, #0x2                   	// #2
  406604:	mul	w9, w10, w9
  406608:	ldr	x8, [sp, #8]
  40660c:	ldr	w10, [x8, #148]
  406610:	add	w9, w10, w9
  406614:	str	w9, [x8, #148]
  406618:	ldr	x8, [sp, #8]
  40661c:	ldr	w9, [x8, #1716]
  406620:	lsr	w9, w9, #2
  406624:	and	w9, w9, #0x1
  406628:	cbz	w9, 406638 <tigetstr@plt+0x47a8>
  40662c:	ldr	x8, [sp, #8]
  406630:	ldr	x0, [x8, #536]
  406634:	bl	401a50 <putp@plt>
  406638:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  40663c:	add	x0, x0, #0x433
  406640:	bl	401e30 <gettext@plt>
  406644:	bl	401db0 <printf@plt>
  406648:	ldr	x8, [sp, #8]
  40664c:	ldr	w9, [x8, #148]
  406650:	add	w9, w9, w0
  406654:	str	w9, [x8, #148]
  406658:	ldr	x8, [sp]
  40665c:	cbz	x8, 406688 <tigetstr@plt+0x47f8>
  406660:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  406664:	add	x0, x0, #0x43c
  406668:	bl	401e30 <gettext@plt>
  40666c:	ldr	x1, [sp]
  406670:	bl	401db0 <printf@plt>
  406674:	ldr	x8, [sp, #8]
  406678:	ldr	w9, [x8, #148]
  40667c:	add	w9, w9, w0
  406680:	str	w9, [x8, #148]
  406684:	b	4066d8 <tigetstr@plt+0x4848>
  406688:	ldr	x8, [sp, #8]
  40668c:	ldr	w9, [x8, #1716]
  406690:	lsr	w9, w9, #15
  406694:	and	w9, w9, #0x1
  406698:	cbnz	w9, 4066d8 <tigetstr@plt+0x4848>
  40669c:	ldr	x8, [sp, #8]
  4066a0:	ldr	x8, [x8, #120]
  4066a4:	mov	x9, #0x64                  	// #100
  4066a8:	mul	x8, x8, x9
  4066ac:	ldr	x9, [sp, #8]
  4066b0:	ldr	x9, [x9, #128]
  4066b4:	sdiv	x8, x8, x9
  4066b8:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  4066bc:	add	x0, x0, #0x44c
  4066c0:	mov	w1, w8
  4066c4:	bl	401db0 <printf@plt>
  4066c8:	ldr	x9, [sp, #8]
  4066cc:	ldr	w8, [x9, #148]
  4066d0:	add	w8, w8, w0
  4066d4:	str	w8, [x9, #148]
  4066d8:	ldr	x8, [sp, #8]
  4066dc:	ldr	w9, [x8, #1716]
  4066e0:	lsr	w9, w9, #23
  4066e4:	and	w9, w9, #0x1
  4066e8:	cbz	w9, 40670c <tigetstr@plt+0x487c>
  4066ec:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  4066f0:	add	x0, x0, #0x453
  4066f4:	bl	401e30 <gettext@plt>
  4066f8:	bl	401db0 <printf@plt>
  4066fc:	ldr	x8, [sp, #8]
  406700:	ldr	w9, [x8, #148]
  406704:	add	w9, w9, w0
  406708:	str	w9, [x8, #148]
  40670c:	ldr	x8, [sp, #8]
  406710:	ldr	x8, [x8, #544]
  406714:	cbz	x8, 406730 <tigetstr@plt+0x48a0>
  406718:	ldr	x8, [sp, #8]
  40671c:	ldr	x8, [x8, #552]
  406720:	cbz	x8, 406730 <tigetstr@plt+0x48a0>
  406724:	ldr	x8, [sp, #8]
  406728:	ldr	x0, [x8, #552]
  40672c:	bl	401a50 <putp@plt>
  406730:	ldr	x8, [sp, #8]
  406734:	ldr	w9, [x8, #1716]
  406738:	lsr	w9, w9, #2
  40673c:	and	w9, w9, #0x1
  406740:	cbz	w9, 406750 <tigetstr@plt+0x48c0>
  406744:	ldr	x8, [sp, #8]
  406748:	ldr	x0, [x8, #648]
  40674c:	bl	401a50 <putp@plt>
  406750:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  406754:	add	x8, x8, #0x2a8
  406758:	ldr	x0, [x8]
  40675c:	bl	401d00 <fflush@plt>
  406760:	b	406778 <tigetstr@plt+0x48e8>
  406764:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  406768:	add	x8, x8, #0x2a0
  40676c:	ldr	x1, [x8]
  406770:	mov	w0, #0x7                   	// #7
  406774:	bl	401a80 <fputc@plt>
  406778:	ldr	x8, [sp, #8]
  40677c:	ldr	w9, [x8, #1716]
  406780:	lsr	w9, w9, #26
  406784:	and	w9, w9, #0x1
  406788:	add	w9, w9, #0x1
  40678c:	ldr	w10, [x8, #1716]
  406790:	and	w9, w9, #0x1
  406794:	and	w10, w10, #0xfbffffff
  406798:	orr	w9, w10, w9, lsl #26
  40679c:	str	w9, [x8, #1716]
  4067a0:	ldp	x29, x30, [sp, #16]
  4067a4:	add	sp, sp, #0x20
  4067a8:	ret
  4067ac:	sub	sp, sp, #0x30
  4067b0:	stp	x29, x30, [sp, #32]
  4067b4:	add	x29, sp, #0x20
  4067b8:	stur	x0, [x29, #-8]
  4067bc:	str	x1, [sp, #16]
  4067c0:	str	wzr, [sp, #12]
  4067c4:	ldur	x8, [x29, #-8]
  4067c8:	ldrb	w9, [x8, #20]
  4067cc:	strb	w9, [sp, #11]
  4067d0:	ldur	x0, [x29, #-8]
  4067d4:	bl	4077ac <tigetstr@plt+0x591c>
  4067d8:	strb	w0, [sp, #11]
  4067dc:	bl	401c70 <__ctype_b_loc@plt>
  4067e0:	ldr	x8, [x0]
  4067e4:	ldrsb	x9, [sp, #11]
  4067e8:	ldrh	w10, [x8, x9, lsl #1]
  4067ec:	and	w10, w10, #0x800
  4067f0:	cbz	w10, 406814 <tigetstr@plt+0x4984>
  4067f4:	ldr	w8, [sp, #12]
  4067f8:	mov	w9, #0xa                   	// #10
  4067fc:	mul	w8, w8, w9
  406800:	ldrsb	w9, [sp, #11]
  406804:	add	w8, w8, w9
  406808:	subs	w8, w8, #0x30
  40680c:	str	w8, [sp, #12]
  406810:	b	406840 <tigetstr@plt+0x49b0>
  406814:	ldrb	w8, [sp, #11]
  406818:	ldur	x9, [x29, #-8]
  40681c:	ldrb	w10, [x9, #20]
  406820:	cmp	w8, w10
  406824:	b.ne	406830 <tigetstr@plt+0x49a0>  // b.any
  406828:	str	wzr, [sp, #12]
  40682c:	b	406840 <tigetstr@plt+0x49b0>
  406830:	ldrb	w8, [sp, #11]
  406834:	ldr	x9, [sp, #16]
  406838:	strb	w8, [x9]
  40683c:	b	406844 <tigetstr@plt+0x49b4>
  406840:	b	4067d0 <tigetstr@plt+0x4940>
  406844:	ldr	w0, [sp, #12]
  406848:	ldp	x29, x30, [sp, #32]
  40684c:	add	sp, sp, #0x30
  406850:	ret
  406854:	sub	sp, sp, #0x40
  406858:	stp	x29, x30, [sp, #48]
  40685c:	add	x29, sp, #0x30
  406860:	stur	x0, [x29, #-16]
  406864:	str	x1, [sp, #24]
  406868:	str	w2, [sp, #20]
  40686c:	str	w3, [sp, #16]
  406870:	ldr	w8, [sp, #20]
  406874:	cbnz	w8, 406888 <tigetstr@plt+0x49f8>
  406878:	ldur	x0, [x29, #-16]
  40687c:	bl	4077ac <tigetstr@plt+0x591c>
  406880:	strb	w0, [sp, #15]
  406884:	b	406890 <tigetstr@plt+0x4a00>
  406888:	ldr	w8, [sp, #20]
  40688c:	strb	w8, [sp, #15]
  406890:	ldrsb	w8, [sp, #15]
  406894:	ldur	x9, [x29, #-16]
  406898:	str	w8, [x9, #712]
  40689c:	ldrsb	w8, [sp, #15]
  4068a0:	cmp	w8, #0x21
  4068a4:	str	w8, [sp, #8]
  4068a8:	b.eq	406a88 <tigetstr@plt+0x4bf8>  // b.none
  4068ac:	b	4068b0 <tigetstr@plt+0x4a20>
  4068b0:	ldr	w8, [sp, #8]
  4068b4:	cmp	w8, #0x51
  4068b8:	b.eq	406aa0 <tigetstr@plt+0x4c10>  // b.none
  4068bc:	b	4068c0 <tigetstr@plt+0x4a30>
  4068c0:	ldr	w8, [sp, #8]
  4068c4:	cmp	w8, #0x66
  4068c8:	b.eq	406900 <tigetstr@plt+0x4a70>  // b.none
  4068cc:	b	4068d0 <tigetstr@plt+0x4a40>
  4068d0:	ldr	w8, [sp, #8]
  4068d4:	cmp	w8, #0x6e
  4068d8:	b.eq	40699c <tigetstr@plt+0x4b0c>  // b.none
  4068dc:	b	4068e0 <tigetstr@plt+0x4a50>
  4068e0:	ldr	w8, [sp, #8]
  4068e4:	cmp	w8, #0x70
  4068e8:	b.eq	406a08 <tigetstr@plt+0x4b78>  // b.none
  4068ec:	b	4068f0 <tigetstr@plt+0x4a60>
  4068f0:	ldr	w8, [sp, #8]
  4068f4:	cmp	w8, #0x71
  4068f8:	b.eq	406aa0 <tigetstr@plt+0x4c10>  // b.none
  4068fc:	b	406aac <tigetstr@plt+0x4c1c>
  406900:	ldur	x0, [x29, #-16]
  406904:	bl	405418 <tigetstr@plt+0x3588>
  406908:	ldur	x8, [x29, #-16]
  40690c:	ldr	w9, [x8, #1716]
  406910:	lsr	w9, w9, #15
  406914:	and	w9, w9, #0x1
  406918:	cbnz	w9, 406960 <tigetstr@plt+0x4ad0>
  40691c:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  406920:	add	x0, x0, #0x47b
  406924:	bl	401e30 <gettext@plt>
  406928:	ldur	x8, [x29, #-16]
  40692c:	ldr	x8, [x8, #160]
  406930:	ldur	x9, [x29, #-16]
  406934:	ldrsw	x9, [x9, #136]
  406938:	mov	x10, #0x8                   	// #8
  40693c:	mul	x9, x10, x9
  406940:	add	x8, x8, x9
  406944:	ldr	x1, [x8]
  406948:	ldur	x8, [x29, #-16]
  40694c:	ldr	w2, [x8, #152]
  406950:	bl	401db0 <printf@plt>
  406954:	ldur	x8, [x29, #-16]
  406958:	str	w0, [x8, #148]
  40695c:	b	406980 <tigetstr@plt+0x4af0>
  406960:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  406964:	add	x0, x0, #0x488
  406968:	bl	401e30 <gettext@plt>
  40696c:	ldur	x8, [x29, #-16]
  406970:	ldr	w1, [x8, #152]
  406974:	bl	401db0 <printf@plt>
  406978:	ldur	x8, [x29, #-16]
  40697c:	str	w0, [x8, #148]
  406980:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  406984:	add	x8, x8, #0x2a8
  406988:	ldr	x0, [x8]
  40698c:	bl	401d00 <fflush@plt>
  406990:	mov	w9, #0xffffffff            	// #-1
  406994:	stur	w9, [x29, #-4]
  406998:	b	406ac8 <tigetstr@plt+0x4c38>
  40699c:	ldr	w8, [sp, #16]
  4069a0:	cbnz	w8, 4069d8 <tigetstr@plt+0x4b48>
  4069a4:	ldur	x8, [x29, #-16]
  4069a8:	ldr	w9, [x8, #136]
  4069ac:	ldur	x8, [x29, #-16]
  4069b0:	ldr	w10, [x8, #168]
  4069b4:	subs	w10, w10, #0x1
  4069b8:	cmp	w9, w10
  4069bc:	b.lt	4069cc <tigetstr@plt+0x4b3c>  // b.tstop
  4069c0:	mov	w8, wzr
  4069c4:	mov	w0, w8
  4069c8:	bl	4036d4 <tigetstr@plt+0x1844>
  4069cc:	ldr	w8, [sp, #16]
  4069d0:	add	w8, w8, #0x1
  4069d4:	str	w8, [sp, #16]
  4069d8:	mov	w0, #0xd                   	// #13
  4069dc:	bl	401e00 <putchar@plt>
  4069e0:	ldur	x8, [x29, #-16]
  4069e4:	mov	x0, x8
  4069e8:	mov	w9, wzr
  4069ec:	mov	w1, w9
  4069f0:	bl	4050a0 <tigetstr@plt+0x3210>
  4069f4:	ldur	x0, [x29, #-16]
  4069f8:	ldr	w1, [sp, #16]
  4069fc:	bl	407830 <tigetstr@plt+0x59a0>
  406a00:	stur	wzr, [x29, #-4]
  406a04:	b	406ac8 <tigetstr@plt+0x4c38>
  406a08:	ldur	x8, [x29, #-16]
  406a0c:	ldr	w9, [x8, #1716]
  406a10:	lsr	w9, w9, #15
  406a14:	and	w9, w9, #0x1
  406a18:	cbz	w9, 406a3c <tigetstr@plt+0x4bac>
  406a1c:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  406a20:	add	x8, x8, #0x2a0
  406a24:	ldr	x1, [x8]
  406a28:	mov	w0, #0x7                   	// #7
  406a2c:	bl	401a80 <fputc@plt>
  406a30:	mov	w9, #0xffffffff            	// #-1
  406a34:	stur	w9, [x29, #-4]
  406a38:	b	406ac8 <tigetstr@plt+0x4c38>
  406a3c:	mov	w0, #0xd                   	// #13
  406a40:	bl	401e00 <putchar@plt>
  406a44:	ldur	x8, [x29, #-16]
  406a48:	mov	x0, x8
  406a4c:	mov	w9, wzr
  406a50:	mov	w1, w9
  406a54:	bl	4050a0 <tigetstr@plt+0x3210>
  406a58:	ldr	w9, [sp, #16]
  406a5c:	cbnz	w9, 406a6c <tigetstr@plt+0x4bdc>
  406a60:	ldr	w8, [sp, #16]
  406a64:	add	w8, w8, #0x1
  406a68:	str	w8, [sp, #16]
  406a6c:	ldur	x0, [x29, #-16]
  406a70:	ldr	w8, [sp, #16]
  406a74:	mov	w9, wzr
  406a78:	subs	w1, w9, w8
  406a7c:	bl	407830 <tigetstr@plt+0x59a0>
  406a80:	stur	wzr, [x29, #-4]
  406a84:	b	406ac8 <tigetstr@plt+0x4c38>
  406a88:	ldur	x0, [x29, #-16]
  406a8c:	ldr	x1, [sp, #24]
  406a90:	bl	407080 <tigetstr@plt+0x51f0>
  406a94:	mov	w8, #0xffffffff            	// #-1
  406a98:	stur	w8, [x29, #-4]
  406a9c:	b	406ac8 <tigetstr@plt+0x4c38>
  406aa0:	mov	w8, wzr
  406aa4:	mov	w0, w8
  406aa8:	bl	4036d4 <tigetstr@plt+0x1844>
  406aac:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  406ab0:	add	x8, x8, #0x2a0
  406ab4:	ldr	x1, [x8]
  406ab8:	mov	w0, #0x7                   	// #7
  406abc:	bl	401a80 <fputc@plt>
  406ac0:	mov	w9, #0xffffffff            	// #-1
  406ac4:	stur	w9, [x29, #-4]
  406ac8:	ldur	w0, [x29, #-4]
  406acc:	ldp	x29, x30, [sp, #48]
  406ad0:	add	sp, sp, #0x40
  406ad4:	ret
  406ad8:	sub	sp, sp, #0x90
  406adc:	stp	x29, x30, [sp, #128]
  406ae0:	add	x29, sp, #0x80
  406ae4:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  406ae8:	add	x8, x8, #0x2a0
  406aec:	stur	x0, [x29, #-8]
  406af0:	stur	x1, [x29, #-16]
  406af4:	stur	w2, [x29, #-20]
  406af8:	sturb	w3, [x29, #-21]
  406afc:	stur	wzr, [x29, #-40]
  406b00:	ldur	x9, [x29, #-16]
  406b04:	stur	x9, [x29, #-32]
  406b08:	stur	wzr, [x29, #-44]
  406b0c:	str	x8, [sp, #32]
  406b10:	ldur	x8, [x29, #-32]
  406b14:	ldur	x9, [x29, #-16]
  406b18:	subs	x8, x8, x9
  406b1c:	ldursw	x9, [x29, #-20]
  406b20:	cmp	x8, x9
  406b24:	b.ge	406ff4 <tigetstr@plt+0x5164>  // b.tcont
  406b28:	ldur	x8, [x29, #-8]
  406b2c:	ldr	w9, [x8, #148]
  406b30:	ldur	w10, [x29, #-44]
  406b34:	cmp	w9, w10
  406b38:	b.le	406b48 <tigetstr@plt+0x4cb8>
  406b3c:	ldur	x8, [x29, #-8]
  406b40:	ldr	w9, [x8, #148]
  406b44:	stur	w9, [x29, #-44]
  406b48:	ldur	x0, [x29, #-8]
  406b4c:	bl	4077ac <tigetstr@plt+0x591c>
  406b50:	stur	w0, [x29, #-36]
  406b54:	ldur	w8, [x29, #-36]
  406b58:	cmp	w8, #0x5c
  406b5c:	b.ne	406b70 <tigetstr@plt+0x4ce0>  // b.any
  406b60:	ldur	w8, [x29, #-40]
  406b64:	add	w8, w8, #0x1
  406b68:	stur	w8, [x29, #-40]
  406b6c:	b	406ec8 <tigetstr@plt+0x5038>
  406b70:	ldur	w8, [x29, #-36]
  406b74:	and	w8, w8, #0xff
  406b78:	ldur	x9, [x29, #-8]
  406b7c:	ldrb	w10, [x9, #19]
  406b80:	cmp	w8, w10
  406b84:	b.ne	406dd0 <tigetstr@plt+0x4f40>  // b.any
  406b88:	ldur	w8, [x29, #-40]
  406b8c:	cbnz	w8, 406dd0 <tigetstr@plt+0x4f40>
  406b90:	ldur	x8, [x29, #-32]
  406b94:	ldur	x9, [x29, #-16]
  406b98:	cmp	x8, x9
  406b9c:	b.ls	406da8 <tigetstr@plt+0x4f18>  // b.plast
  406ba0:	bl	401cb0 <__ctype_get_mb_cur_max@plt>
  406ba4:	cmp	x0, #0x1
  406ba8:	b.ls	406d34 <tigetstr@plt+0x4ea4>  // b.plast
  406bac:	stur	xzr, [x29, #-56]
  406bb0:	str	xzr, [sp, #56]
  406bb4:	add	x3, sp, #0x38
  406bb8:	ldr	x8, [sp, #56]
  406bbc:	str	x8, [sp, #48]
  406bc0:	ldur	x8, [x29, #-16]
  406bc4:	ldur	x9, [x29, #-56]
  406bc8:	add	x1, x8, x9
  406bcc:	ldur	x8, [x29, #-32]
  406bd0:	ldur	x9, [x29, #-16]
  406bd4:	subs	x2, x8, x9
  406bd8:	sub	x0, x29, #0x30
  406bdc:	bl	401990 <mbrtowc@plt>
  406be0:	str	x0, [sp, #64]
  406be4:	ldr	x8, [sp, #64]
  406be8:	mov	x9, #0xfffffffffffffffe    	// #-2
  406bec:	cmp	x8, x9
  406bf0:	b.eq	406c04 <tigetstr@plt+0x4d74>  // b.none
  406bf4:	ldr	x8, [sp, #64]
  406bf8:	mov	x9, #0xffffffffffffffff    	// #-1
  406bfc:	cmp	x8, x9
  406c00:	b.ne	406c10 <tigetstr@plt+0x4d80>  // b.any
  406c04:	ldr	x8, [sp, #48]
  406c08:	str	x8, [sp, #56]
  406c0c:	b	406c18 <tigetstr@plt+0x4d88>
  406c10:	ldr	x8, [sp, #56]
  406c14:	str	x8, [sp, #56]
  406c18:	ldr	x8, [sp, #64]
  406c1c:	mov	x9, #0xfffffffffffffffe    	// #-2
  406c20:	cmp	x8, x9
  406c24:	b.eq	406c40 <tigetstr@plt+0x4db0>  // b.none
  406c28:	ldr	x8, [sp, #64]
  406c2c:	mov	x9, #0xffffffffffffffff    	// #-1
  406c30:	cmp	x8, x9
  406c34:	b.eq	406c40 <tigetstr@plt+0x4db0>  // b.none
  406c38:	ldr	x8, [sp, #64]
  406c3c:	cbnz	x8, 406c4c <tigetstr@plt+0x4dbc>
  406c40:	mov	x8, #0x1                   	// #1
  406c44:	str	x8, [sp, #24]
  406c48:	b	406c54 <tigetstr@plt+0x4dc4>
  406c4c:	ldr	x8, [sp, #64]
  406c50:	str	x8, [sp, #24]
  406c54:	ldr	x8, [sp, #24]
  406c58:	str	x8, [sp, #64]
  406c5c:	ldur	x8, [x29, #-16]
  406c60:	ldur	x9, [x29, #-56]
  406c64:	add	x8, x8, x9
  406c68:	ldr	x9, [sp, #64]
  406c6c:	add	x8, x8, x9
  406c70:	ldur	x9, [x29, #-32]
  406c74:	cmp	x8, x9
  406c78:	b.cc	406c80 <tigetstr@plt+0x4df0>  // b.lo, b.ul, b.last
  406c7c:	b	406c94 <tigetstr@plt+0x4e04>
  406c80:	ldr	x8, [sp, #64]
  406c84:	ldur	x9, [x29, #-56]
  406c88:	add	x8, x9, x8
  406c8c:	stur	x8, [x29, #-56]
  406c90:	b	406bb4 <tigetstr@plt+0x4d24>
  406c94:	ldr	x8, [sp, #64]
  406c98:	cmp	x8, #0x1
  406c9c:	b.ne	406cac <tigetstr@plt+0x4e1c>  // b.any
  406ca0:	ldur	x0, [x29, #-8]
  406ca4:	bl	4079dc <tigetstr@plt+0x5b4c>
  406ca8:	b	406cfc <tigetstr@plt+0x4e6c>
  406cac:	ldur	w0, [x29, #-48]
  406cb0:	bl	401b10 <wcwidth@plt>
  406cb4:	str	w0, [sp, #44]
  406cb8:	ldr	w8, [sp, #44]
  406cbc:	cmp	w8, #0x1
  406cc0:	b.ge	406cd0 <tigetstr@plt+0x4e40>  // b.tcont
  406cc4:	mov	w8, #0x1                   	// #1
  406cc8:	str	w8, [sp, #20]
  406ccc:	b	406cd8 <tigetstr@plt+0x4e48>
  406cd0:	ldr	w8, [sp, #44]
  406cd4:	str	w8, [sp, #20]
  406cd8:	ldr	w8, [sp, #20]
  406cdc:	str	w8, [sp, #44]
  406ce0:	ldr	w8, [sp, #44]
  406ce4:	subs	w9, w8, #0x1
  406ce8:	str	w9, [sp, #44]
  406cec:	cbz	w8, 406cfc <tigetstr@plt+0x4e6c>
  406cf0:	ldur	x0, [x29, #-8]
  406cf4:	bl	4079dc <tigetstr@plt+0x5b4c>
  406cf8:	b	406ce0 <tigetstr@plt+0x4e50>
  406cfc:	ldr	x8, [sp, #64]
  406d00:	subs	x9, x8, #0x1
  406d04:	str	x9, [sp, #64]
  406d08:	cbz	x8, 406d30 <tigetstr@plt+0x4ea0>
  406d0c:	ldur	x8, [x29, #-8]
  406d10:	ldr	w9, [x8, #148]
  406d14:	subs	w9, w9, #0x1
  406d18:	str	w9, [x8, #148]
  406d1c:	ldur	x8, [x29, #-32]
  406d20:	mov	x10, #0xffffffffffffffff    	// #-1
  406d24:	add	x8, x8, x10
  406d28:	stur	x8, [x29, #-32]
  406d2c:	b	406cfc <tigetstr@plt+0x4e6c>
  406d30:	b	406d5c <tigetstr@plt+0x4ecc>
  406d34:	ldur	x8, [x29, #-8]
  406d38:	ldr	w9, [x8, #148]
  406d3c:	subs	w9, w9, #0x1
  406d40:	str	w9, [x8, #148]
  406d44:	ldur	x0, [x29, #-8]
  406d48:	bl	4079dc <tigetstr@plt+0x5b4c>
  406d4c:	ldur	x8, [x29, #-32]
  406d50:	mov	x10, #0xffffffffffffffff    	// #-1
  406d54:	add	x8, x8, x10
  406d58:	stur	x8, [x29, #-32]
  406d5c:	ldur	x8, [x29, #-32]
  406d60:	ldrsb	w9, [x8]
  406d64:	cmp	w9, #0x20
  406d68:	b.ge	406d7c <tigetstr@plt+0x4eec>  // b.tcont
  406d6c:	ldur	x8, [x29, #-32]
  406d70:	ldrsb	w9, [x8]
  406d74:	cmp	w9, #0xa
  406d78:	b.ne	406d8c <tigetstr@plt+0x4efc>  // b.any
  406d7c:	ldur	x8, [x29, #-32]
  406d80:	ldrsb	w9, [x8]
  406d84:	cmp	w9, #0x7f
  406d88:	b.ne	406da4 <tigetstr@plt+0x4f14>  // b.any
  406d8c:	ldur	x8, [x29, #-8]
  406d90:	ldr	w9, [x8, #148]
  406d94:	subs	w9, w9, #0x1
  406d98:	str	w9, [x8, #148]
  406d9c:	ldur	x0, [x29, #-8]
  406da0:	bl	4079dc <tigetstr@plt+0x5b4c>
  406da4:	b	406b10 <tigetstr@plt+0x4c80>
  406da8:	ldur	x8, [x29, #-8]
  406dac:	ldr	x8, [x8, #536]
  406db0:	cbnz	x8, 406dc0 <tigetstr@plt+0x4f30>
  406db4:	ldur	w8, [x29, #-44]
  406db8:	ldur	x9, [x29, #-8]
  406dbc:	str	w8, [x9, #148]
  406dc0:	ldur	x8, [x29, #-8]
  406dc4:	add	x0, x8, #0xc0
  406dc8:	mov	w1, #0x1                   	// #1
  406dcc:	bl	401cc0 <siglongjmp@plt>
  406dd0:	ldur	w8, [x29, #-36]
  406dd4:	and	w8, w8, #0xff
  406dd8:	ldur	x9, [x29, #-8]
  406ddc:	ldrb	w10, [x9, #20]
  406de0:	cmp	w8, w10
  406de4:	b.ne	406ec8 <tigetstr@plt+0x5038>  // b.any
  406de8:	ldur	w8, [x29, #-40]
  406dec:	cbnz	w8, 406ec8 <tigetstr@plt+0x5038>
  406df0:	ldur	x8, [x29, #-8]
  406df4:	ldr	w9, [x8, #1716]
  406df8:	lsr	w9, w9, #11
  406dfc:	and	w9, w9, #0x1
  406e00:	cbz	w9, 406e2c <tigetstr@plt+0x4f9c>
  406e04:	ldur	x0, [x29, #-8]
  406e08:	ldur	w8, [x29, #-36]
  406e0c:	mov	w1, w8
  406e10:	bl	407a40 <tigetstr@plt+0x5bb0>
  406e14:	mov	w0, #0xa                   	// #10
  406e18:	bl	401e00 <putchar@plt>
  406e1c:	ldursb	w8, [x29, #-21]
  406e20:	mov	w0, w8
  406e24:	bl	401e00 <putchar@plt>
  406e28:	b	406eac <tigetstr@plt+0x501c>
  406e2c:	mov	w0, #0xd                   	// #13
  406e30:	bl	401e00 <putchar@plt>
  406e34:	ldursb	w8, [x29, #-21]
  406e38:	mov	w0, w8
  406e3c:	bl	401e00 <putchar@plt>
  406e40:	ldur	x9, [x29, #-8]
  406e44:	ldr	x9, [x9, #536]
  406e48:	cbz	x9, 406e5c <tigetstr@plt+0x4fcc>
  406e4c:	ldur	x0, [x29, #-8]
  406e50:	mov	w1, #0x1                   	// #1
  406e54:	bl	4050a0 <tigetstr@plt+0x3210>
  406e58:	b	406ea0 <tigetstr@plt+0x5010>
  406e5c:	ldur	x8, [x29, #-8]
  406e60:	ldr	w9, [x8, #1716]
  406e64:	lsr	w9, w9, #6
  406e68:	and	w9, w9, #0x1
  406e6c:	cbz	w9, 406ea0 <tigetstr@plt+0x5010>
  406e70:	ldur	x8, [x29, #-8]
  406e74:	ldr	w9, [x8, #148]
  406e78:	subs	w10, w9, #0x1
  406e7c:	str	w10, [x8, #148]
  406e80:	cmp	w9, #0x1
  406e84:	b.le	406ea0 <tigetstr@plt+0x5010>
  406e88:	ldr	x8, [sp, #32]
  406e8c:	ldr	x1, [x8]
  406e90:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  406e94:	add	x0, x0, #0x4da
  406e98:	bl	4019f0 <fputs@plt>
  406e9c:	b	406e70 <tigetstr@plt+0x4fe0>
  406ea0:	ldur	x8, [x29, #-8]
  406ea4:	mov	w9, #0x1                   	// #1
  406ea8:	str	w9, [x8, #148]
  406eac:	ldur	x8, [x29, #-16]
  406eb0:	stur	x8, [x29, #-32]
  406eb4:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  406eb8:	add	x8, x8, #0x2a8
  406ebc:	ldr	x0, [x8]
  406ec0:	bl	401d00 <fflush@plt>
  406ec4:	b	406b10 <tigetstr@plt+0x4c80>
  406ec8:	ldur	w8, [x29, #-40]
  406ecc:	cbz	w8, 406f18 <tigetstr@plt+0x5088>
  406ed0:	ldur	w8, [x29, #-36]
  406ed4:	and	w8, w8, #0xff
  406ed8:	ldur	x9, [x29, #-8]
  406edc:	ldrb	w10, [x9, #20]
  406ee0:	cmp	w8, w10
  406ee4:	b.eq	406f00 <tigetstr@plt+0x5070>  // b.none
  406ee8:	ldur	w8, [x29, #-36]
  406eec:	and	w8, w8, #0xff
  406ef0:	ldur	x9, [x29, #-8]
  406ef4:	ldrb	w10, [x9, #19]
  406ef8:	cmp	w8, w10
  406efc:	b.ne	406f18 <tigetstr@plt+0x5088>  // b.any
  406f00:	ldur	x0, [x29, #-8]
  406f04:	bl	4079dc <tigetstr@plt+0x5b4c>
  406f08:	ldur	x8, [x29, #-32]
  406f0c:	mov	x9, #0xffffffffffffffff    	// #-1
  406f10:	add	x8, x8, x9
  406f14:	stur	x8, [x29, #-32]
  406f18:	ldur	w8, [x29, #-36]
  406f1c:	cmp	w8, #0x5c
  406f20:	b.eq	406f28 <tigetstr@plt+0x5098>  // b.none
  406f24:	stur	wzr, [x29, #-40]
  406f28:	ldur	w8, [x29, #-36]
  406f2c:	ldur	x9, [x29, #-32]
  406f30:	add	x10, x9, #0x1
  406f34:	stur	x10, [x29, #-32]
  406f38:	strb	w8, [x9]
  406f3c:	ldur	w8, [x29, #-36]
  406f40:	cmp	w8, #0x20
  406f44:	b.ge	406f60 <tigetstr@plt+0x50d0>  // b.tcont
  406f48:	ldur	w8, [x29, #-36]
  406f4c:	cmp	w8, #0xa
  406f50:	b.eq	406f60 <tigetstr@plt+0x50d0>  // b.none
  406f54:	ldur	w8, [x29, #-36]
  406f58:	cmp	w8, #0x1b
  406f5c:	b.ne	406f6c <tigetstr@plt+0x50dc>  // b.any
  406f60:	ldur	w8, [x29, #-36]
  406f64:	cmp	w8, #0x7f
  406f68:	b.ne	406fb0 <tigetstr@plt+0x5120>  // b.any
  406f6c:	ldur	w8, [x29, #-36]
  406f70:	mov	w9, #0x40                  	// #64
  406f74:	mov	w10, #0xffffffc0            	// #-64
  406f78:	cmp	w8, #0x7f
  406f7c:	csel	w8, w10, w9, eq  // eq = none
  406f80:	ldur	w9, [x29, #-36]
  406f84:	add	w8, w9, w8
  406f88:	stur	w8, [x29, #-36]
  406f8c:	ldr	x11, [sp, #32]
  406f90:	ldr	x1, [x11]
  406f94:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  406f98:	add	x0, x0, #0x4de
  406f9c:	bl	4019f0 <fputs@plt>
  406fa0:	ldur	x11, [x29, #-8]
  406fa4:	ldr	w8, [x11, #148]
  406fa8:	add	w8, w8, #0x1
  406fac:	str	w8, [x11, #148]
  406fb0:	ldur	w8, [x29, #-36]
  406fb4:	cmp	w8, #0xa
  406fb8:	b.eq	406fec <tigetstr@plt+0x515c>  // b.none
  406fbc:	ldur	w8, [x29, #-36]
  406fc0:	cmp	w8, #0x1b
  406fc4:	b.eq	406fec <tigetstr@plt+0x515c>  // b.none
  406fc8:	ldur	w0, [x29, #-36]
  406fcc:	ldr	x8, [sp, #32]
  406fd0:	ldr	x1, [x8]
  406fd4:	bl	401a80 <fputc@plt>
  406fd8:	ldur	x8, [x29, #-8]
  406fdc:	ldr	w9, [x8, #148]
  406fe0:	add	w9, w9, #0x1
  406fe4:	str	w9, [x8, #148]
  406fe8:	b	406ff0 <tigetstr@plt+0x5160>
  406fec:	b	406ff4 <tigetstr@plt+0x5164>
  406ff0:	b	406b10 <tigetstr@plt+0x4c80>
  406ff4:	ldur	x8, [x29, #-32]
  406ff8:	mov	x9, #0xffffffffffffffff    	// #-1
  406ffc:	add	x8, x8, x9
  407000:	stur	x8, [x29, #-32]
  407004:	mov	w10, #0x0                   	// #0
  407008:	strb	w10, [x8]
  40700c:	ldur	x8, [x29, #-8]
  407010:	ldr	x8, [x8, #536]
  407014:	cbnz	x8, 407024 <tigetstr@plt+0x5194>
  407018:	ldur	w8, [x29, #-44]
  40701c:	ldur	x9, [x29, #-8]
  407020:	str	w8, [x9, #148]
  407024:	ldur	x8, [x29, #-32]
  407028:	ldur	x9, [x29, #-16]
  40702c:	subs	x8, x8, x9
  407030:	ldur	w10, [x29, #-20]
  407034:	subs	w10, w10, #0x1
  407038:	mov	w0, w10
  40703c:	sxtw	x9, w0
  407040:	cmp	x8, x9
  407044:	b.lt	407074 <tigetstr@plt+0x51e4>  // b.tstop
  407048:	ldur	x0, [x29, #-8]
  40704c:	adrp	x8, 409000 <tigetstr@plt+0x7170>
  407050:	add	x8, x8, #0x4e0
  407054:	str	x0, [sp, #8]
  407058:	mov	x0, x8
  40705c:	bl	401e30 <gettext@plt>
  407060:	ldr	x8, [sp, #8]
  407064:	str	x0, [sp]
  407068:	mov	x0, x8
  40706c:	ldr	x1, [sp]
  407070:	bl	4054cc <tigetstr@plt+0x363c>
  407074:	ldp	x29, x30, [sp, #128]
  407078:	add	sp, sp, #0x90
  40707c:	ret
  407080:	sub	sp, sp, #0x130
  407084:	stp	x29, x30, [sp, #272]
  407088:	str	x28, [sp, #288]
  40708c:	add	x29, sp, #0x110
  407090:	mov	w8, #0x21                  	// #33
  407094:	adrp	x9, 41a000 <tigetstr@plt+0x18170>
  407098:	add	x9, x9, #0x2a8
  40709c:	mov	w10, #0x1                   	// #1
  4070a0:	stur	x0, [x29, #-8]
  4070a4:	stur	x1, [x29, #-16]
  4070a8:	ldur	x0, [x29, #-8]
  4070ac:	str	w8, [sp, #36]
  4070b0:	str	x9, [sp, #24]
  4070b4:	str	w10, [sp, #20]
  4070b8:	bl	405418 <tigetstr@plt+0x3588>
  4070bc:	ldr	w0, [sp, #36]
  4070c0:	bl	401e00 <putchar@plt>
  4070c4:	ldr	x9, [sp, #24]
  4070c8:	ldr	x11, [x9]
  4070cc:	mov	x0, x11
  4070d0:	bl	401d00 <fflush@plt>
  4070d4:	ldur	x9, [x29, #-8]
  4070d8:	ldr	w8, [sp, #20]
  4070dc:	str	w8, [x9, #148]
  4070e0:	ldur	x9, [x29, #-8]
  4070e4:	ldr	w10, [x9, #1716]
  4070e8:	lsr	w10, w10, #18
  4070ec:	and	w10, w10, #0x1
  4070f0:	cbz	w10, 40710c <tigetstr@plt+0x527c>
  4070f4:	ldur	x8, [x29, #-8]
  4070f8:	add	x0, x8, #0x2cc
  4070fc:	ldr	x8, [sp, #24]
  407100:	ldr	x1, [x8]
  407104:	bl	4019f0 <fputs@plt>
  407108:	b	4071f4 <tigetstr@plt+0x5364>
  40710c:	ldur	x0, [x29, #-8]
  407110:	add	x8, sp, #0x38
  407114:	mov	x1, x8
  407118:	mov	w2, #0xc6                  	// #198
  40711c:	mov	w3, #0x21                  	// #33
  407120:	str	x8, [sp, #8]
  407124:	bl	406ad8 <tigetstr@plt+0x4c48>
  407128:	add	x1, sp, #0x28
  40712c:	mov	x8, xzr
  407130:	str	x8, [sp, #40]
  407134:	ldur	x0, [x29, #-8]
  407138:	ldr	x2, [sp, #8]
  40713c:	bl	407afc <tigetstr@plt+0x5c6c>
  407140:	str	w0, [sp, #52]
  407144:	ldr	x8, [sp, #40]
  407148:	cbz	x8, 407180 <tigetstr@plt+0x52f0>
  40714c:	ldr	x0, [sp, #40]
  407150:	bl	4019e0 <strlen@plt>
  407154:	cmp	x0, #0x3e8
  407158:	b.cs	407170 <tigetstr@plt+0x52e0>  // b.hs, b.nlast
  40715c:	ldur	x8, [x29, #-8]
  407160:	add	x0, x8, #0x2cc
  407164:	ldr	x1, [sp, #40]
  407168:	bl	401d10 <strcpy@plt>
  40716c:	b	407178 <tigetstr@plt+0x52e8>
  407170:	mov	w8, #0xffffffff            	// #-1
  407174:	str	w8, [sp, #52]
  407178:	ldr	x0, [sp, #40]
  40717c:	bl	401c90 <free@plt>
  407180:	ldr	w8, [sp, #52]
  407184:	cmp	w8, #0x0
  407188:	cset	w8, ge  // ge = tcont
  40718c:	tbnz	w8, #0, 4071c0 <tigetstr@plt+0x5330>
  407190:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407194:	add	x0, x0, #0x4ee
  407198:	bl	401e30 <gettext@plt>
  40719c:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4071a0:	add	x8, x8, #0x2a0
  4071a4:	ldr	x1, [x8]
  4071a8:	bl	4019f0 <fputs@plt>
  4071ac:	ldur	x8, [x29, #-8]
  4071b0:	ldur	x1, [x29, #-16]
  4071b4:	mov	x0, x8
  4071b8:	bl	40655c <tigetstr@plt+0x46cc>
  4071bc:	b	407264 <tigetstr@plt+0x53d4>
  4071c0:	ldr	w8, [sp, #52]
  4071c4:	cmp	w8, #0x0
  4071c8:	cset	w8, le
  4071cc:	tbnz	w8, #0, 4071f4 <tigetstr@plt+0x5364>
  4071d0:	ldur	x0, [x29, #-8]
  4071d4:	bl	405418 <tigetstr@plt+0x3588>
  4071d8:	ldur	x8, [x29, #-8]
  4071dc:	add	x1, x8, #0x2cc
  4071e0:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  4071e4:	add	x0, x0, #0x4fa
  4071e8:	bl	401db0 <printf@plt>
  4071ec:	ldur	x8, [x29, #-8]
  4071f0:	str	w0, [x8, #148]
  4071f4:	ldr	x8, [sp, #24]
  4071f8:	ldr	x0, [x8]
  4071fc:	bl	401d00 <fflush@plt>
  407200:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  407204:	add	x8, x8, #0x2a0
  407208:	ldr	x1, [x8]
  40720c:	mov	w9, #0xa                   	// #10
  407210:	mov	w0, w9
  407214:	bl	401a80 <fputc@plt>
  407218:	ldur	x8, [x29, #-8]
  40721c:	mov	w9, wzr
  407220:	str	wzr, [x8, #148]
  407224:	ldur	x8, [x29, #-8]
  407228:	mov	w10, #0x1                   	// #1
  40722c:	str	w10, [x8, #184]
  407230:	ldur	x8, [x29, #-8]
  407234:	ldur	x1, [x29, #-16]
  407238:	ldur	x11, [x29, #-8]
  40723c:	ldr	x2, [x11, #176]
  407240:	ldur	x11, [x29, #-8]
  407244:	ldr	x3, [x11, #176]
  407248:	ldur	x11, [x29, #-8]
  40724c:	add	x5, x11, #0x2cc
  407250:	mov	x0, x8
  407254:	adrp	x4, 409000 <tigetstr@plt+0x7170>
  407258:	add	x4, x4, #0x4fe
  40725c:	mov	w6, w9
  407260:	bl	407274 <tigetstr@plt+0x53e4>
  407264:	ldr	x28, [sp, #288]
  407268:	ldp	x29, x30, [sp, #272]
  40726c:	add	sp, sp, #0x130
  407270:	ret
  407274:	stp	x29, x30, [sp, #-32]!
  407278:	stp	x28, x19, [sp, #16]
  40727c:	mov	x29, sp
  407280:	sub	sp, sp, #0x1a0
  407284:	mov	x19, sp
  407288:	str	q7, [x19, #272]
  40728c:	str	q6, [x19, #256]
  407290:	str	q5, [x19, #240]
  407294:	str	q4, [x19, #224]
  407298:	str	q3, [x19, #208]
  40729c:	str	q2, [x19, #192]
  4072a0:	str	q1, [x19, #176]
  4072a4:	str	q0, [x19, #160]
  4072a8:	stur	x7, [x29, #-96]
  4072ac:	stur	x6, [x29, #-104]
  4072b0:	stur	x5, [x29, #-112]
  4072b4:	stur	x4, [x29, #-120]
  4072b8:	stur	x3, [x29, #-128]
  4072bc:	stur	x0, [x29, #-8]
  4072c0:	stur	x1, [x29, #-16]
  4072c4:	stur	x2, [x29, #-24]
  4072c8:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  4072cc:	ldr	x0, [x8, #680]
  4072d0:	bl	401d00 <fflush@plt>
  4072d4:	str	w0, [x19, #156]
  4072d8:	bl	40515c <tigetstr@plt+0x32cc>
  4072dc:	mov	w9, #0xa                   	// #10
  4072e0:	stur	w9, [x29, #-32]
  4072e4:	b	4072e8 <tigetstr@plt+0x5458>
  4072e8:	bl	401aa0 <fork@plt>
  4072ec:	stur	w0, [x29, #-28]
  4072f0:	mov	w1, wzr
  4072f4:	str	w1, [x19, #152]
  4072f8:	tbz	w0, #31, 407314 <tigetstr@plt+0x5484>
  4072fc:	b	407300 <tigetstr@plt+0x5470>
  407300:	ldur	w8, [x29, #-32]
  407304:	subs	w8, w8, #0x0
  407308:	cset	w9, gt
  40730c:	str	w9, [x19, #152]
  407310:	b	407314 <tigetstr@plt+0x5484>
  407314:	ldr	w8, [x19, #152]
  407318:	tbz	w8, #0, 40733c <tigetstr@plt+0x54ac>
  40731c:	b	407320 <tigetstr@plt+0x5490>
  407320:	mov	w0, #0x5                   	// #5
  407324:	bl	401b80 <sleep@plt>
  407328:	b	40732c <tigetstr@plt+0x549c>
  40732c:	ldur	w8, [x29, #-32]
  407330:	subs	w8, w8, #0x1
  407334:	stur	w8, [x29, #-32]
  407338:	b	4072e8 <tigetstr@plt+0x5458>
  40733c:	ldur	w8, [x29, #-28]
  407340:	cbnz	w8, 40768c <tigetstr@plt+0x57fc>
  407344:	b	407348 <tigetstr@plt+0x54b8>
  407348:	mov	w0, wzr
  40734c:	bl	401d50 <isatty@plt>
  407350:	cbnz	w0, 407380 <tigetstr@plt+0x54f0>
  407354:	b	407358 <tigetstr@plt+0x54c8>
  407358:	mov	w0, wzr
  40735c:	str	w0, [x19, #148]
  407360:	bl	401bc0 <close@plt>
  407364:	adrp	x8, 409000 <tigetstr@plt+0x7170>
  407368:	add	x8, x8, #0x527
  40736c:	str	w0, [x19, #144]
  407370:	mov	x0, x8
  407374:	ldr	w1, [x19, #148]
  407378:	bl	401b20 <open@plt>
  40737c:	b	407380 <tigetstr@plt+0x54f0>
  407380:	mov	w8, #0xffffff80            	// #-128
  407384:	stur	w8, [x29, #-36]
  407388:	mov	w8, #0xffffffd8            	// #-40
  40738c:	stur	w8, [x29, #-40]
  407390:	add	x9, x29, #0x20
  407394:	stur	x9, [x29, #-64]
  407398:	add	x9, x19, #0xa0
  40739c:	add	x9, x9, #0x80
  4073a0:	stur	x9, [x29, #-48]
  4073a4:	sub	x9, x29, #0x80
  4073a8:	add	x9, x9, #0x28
  4073ac:	stur	x9, [x29, #-56]
  4073b0:	sub	x9, x29, #0x40
  4073b4:	add	x9, x9, #0x18
  4073b8:	ldur	w8, [x29, #-40]
  4073bc:	mov	w10, w8
  4073c0:	str	x9, [x19, #136]
  4073c4:	str	w10, [x19, #132]
  4073c8:	tbz	w8, #31, 407400 <tigetstr@plt+0x5570>
  4073cc:	b	4073d0 <tigetstr@plt+0x5540>
  4073d0:	ldr	w8, [x19, #132]
  4073d4:	add	w9, w8, #0x8
  4073d8:	ldr	x10, [x19, #136]
  4073dc:	str	w9, [x10]
  4073e0:	subs	w9, w9, #0x0
  4073e4:	b.gt	407400 <tigetstr@plt+0x5570>
  4073e8:	b	4073ec <tigetstr@plt+0x555c>
  4073ec:	ldur	x8, [x29, #-56]
  4073f0:	ldr	w9, [x19, #132]
  4073f4:	add	x8, x8, w9, sxtw
  4073f8:	str	x8, [x19, #120]
  4073fc:	b	407414 <tigetstr@plt+0x5584>
  407400:	ldur	x8, [x29, #-64]
  407404:	add	x9, x8, #0x8
  407408:	stur	x9, [x29, #-64]
  40740c:	str	x8, [x19, #120]
  407410:	b	407414 <tigetstr@plt+0x5584>
  407414:	ldr	x8, [x19, #120]
  407418:	ldr	x8, [x8]
  40741c:	stur	x8, [x29, #-72]
  407420:	mov	w9, wzr
  407424:	stur	w9, [x29, #-84]
  407428:	b	40742c <tigetstr@plt+0x559c>
  40742c:	ldur	x8, [x29, #-72]
  407430:	cbz	x8, 4074b8 <tigetstr@plt+0x5628>
  407434:	b	407438 <tigetstr@plt+0x55a8>
  407438:	ldur	w8, [x29, #-84]
  40743c:	add	w8, w8, #0x1
  407440:	stur	w8, [x29, #-84]
  407444:	sub	x9, x29, #0x40
  407448:	add	x9, x9, #0x18
  40744c:	ldur	w8, [x29, #-40]
  407450:	mov	w10, w8
  407454:	str	x9, [x19, #112]
  407458:	str	w10, [x19, #108]
  40745c:	tbz	w8, #31, 407494 <tigetstr@plt+0x5604>
  407460:	b	407464 <tigetstr@plt+0x55d4>
  407464:	ldr	w8, [x19, #108]
  407468:	add	w9, w8, #0x8
  40746c:	ldr	x10, [x19, #112]
  407470:	str	w9, [x10]
  407474:	subs	w9, w9, #0x0
  407478:	b.gt	407494 <tigetstr@plt+0x5604>
  40747c:	b	407480 <tigetstr@plt+0x55f0>
  407480:	ldur	x8, [x29, #-56]
  407484:	ldr	w9, [x19, #108]
  407488:	add	x8, x8, w9, sxtw
  40748c:	str	x8, [x19, #96]
  407490:	b	4074a8 <tigetstr@plt+0x5618>
  407494:	ldur	x8, [x29, #-64]
  407498:	add	x9, x8, #0x8
  40749c:	stur	x9, [x29, #-64]
  4074a0:	str	x8, [x19, #96]
  4074a4:	b	4074a8 <tigetstr@plt+0x5618>
  4074a8:	ldr	x8, [x19, #96]
  4074ac:	ldr	x8, [x8]
  4074b0:	stur	x8, [x29, #-72]
  4074b4:	b	40742c <tigetstr@plt+0x559c>
  4074b8:	ldur	w8, [x29, #-84]
  4074bc:	add	w8, w8, #0x1
  4074c0:	mov	w0, w8
  4074c4:	sbfiz	x9, x0, #3, #32
  4074c8:	add	x9, x9, #0xf
  4074cc:	and	x9, x9, #0xfffffffffffffff0
  4074d0:	mov	x10, sp
  4074d4:	subs	x9, x10, x9
  4074d8:	mov	sp, x9
  4074dc:	stur	x9, [x29, #-80]
  4074e0:	ldur	x9, [x29, #-80]
  4074e4:	ldursw	x10, [x29, #-84]
  4074e8:	mov	x11, xzr
  4074ec:	str	x11, [x9, x10, lsl #3]
  4074f0:	mov	w8, #0xffffff80            	// #-128
  4074f4:	stur	w8, [x29, #-36]
  4074f8:	mov	w8, #0xffffffd8            	// #-40
  4074fc:	stur	w8, [x29, #-40]
  407500:	add	x9, x19, #0xa0
  407504:	add	x9, x9, #0x80
  407508:	stur	x9, [x29, #-48]
  40750c:	sub	x9, x29, #0x80
  407510:	add	x9, x9, #0x28
  407514:	stur	x9, [x29, #-56]
  407518:	add	x9, x29, #0x20
  40751c:	stur	x9, [x29, #-64]
  407520:	sub	x9, x29, #0x40
  407524:	add	x9, x9, #0x18
  407528:	ldur	w8, [x29, #-40]
  40752c:	mov	w12, w8
  407530:	str	x9, [x19, #88]
  407534:	str	w12, [x19, #84]
  407538:	tbz	w8, #31, 407570 <tigetstr@plt+0x56e0>
  40753c:	b	407540 <tigetstr@plt+0x56b0>
  407540:	ldr	w8, [x19, #84]
  407544:	add	w9, w8, #0x8
  407548:	ldr	x10, [x19, #88]
  40754c:	str	w9, [x10]
  407550:	subs	w9, w9, #0x0
  407554:	b.gt	407570 <tigetstr@plt+0x56e0>
  407558:	b	40755c <tigetstr@plt+0x56cc>
  40755c:	ldur	x8, [x29, #-56]
  407560:	ldr	w9, [x19, #84]
  407564:	add	x8, x8, w9, sxtw
  407568:	str	x8, [x19, #72]
  40756c:	b	407584 <tigetstr@plt+0x56f4>
  407570:	ldur	x8, [x29, #-64]
  407574:	add	x9, x8, #0x8
  407578:	stur	x9, [x29, #-64]
  40757c:	str	x8, [x19, #72]
  407580:	b	407584 <tigetstr@plt+0x56f4>
  407584:	ldr	x8, [x19, #72]
  407588:	ldr	x8, [x8]
  40758c:	stur	x8, [x29, #-72]
  407590:	mov	w9, wzr
  407594:	stur	w9, [x29, #-84]
  407598:	b	40759c <tigetstr@plt+0x570c>
  40759c:	ldur	x8, [x29, #-72]
  4075a0:	cbz	x8, 407638 <tigetstr@plt+0x57a8>
  4075a4:	b	4075a8 <tigetstr@plt+0x5718>
  4075a8:	ldur	x8, [x29, #-72]
  4075ac:	ldur	x9, [x29, #-80]
  4075b0:	ldursw	x10, [x29, #-84]
  4075b4:	str	x8, [x9, x10, lsl #3]
  4075b8:	ldur	w11, [x29, #-84]
  4075bc:	add	w11, w11, #0x1
  4075c0:	stur	w11, [x29, #-84]
  4075c4:	sub	x8, x29, #0x40
  4075c8:	add	x8, x8, #0x18
  4075cc:	ldur	w11, [x29, #-40]
  4075d0:	mov	w12, w11
  4075d4:	str	x8, [x19, #64]
  4075d8:	str	w12, [x19, #60]
  4075dc:	tbz	w11, #31, 407614 <tigetstr@plt+0x5784>
  4075e0:	b	4075e4 <tigetstr@plt+0x5754>
  4075e4:	ldr	w8, [x19, #60]
  4075e8:	add	w9, w8, #0x8
  4075ec:	ldr	x10, [x19, #64]
  4075f0:	str	w9, [x10]
  4075f4:	subs	w9, w9, #0x0
  4075f8:	b.gt	407614 <tigetstr@plt+0x5784>
  4075fc:	b	407600 <tigetstr@plt+0x5770>
  407600:	ldur	x8, [x29, #-56]
  407604:	ldr	w9, [x19, #60]
  407608:	add	x8, x8, w9, sxtw
  40760c:	str	x8, [x19, #48]
  407610:	b	407628 <tigetstr@plt+0x5798>
  407614:	ldur	x8, [x29, #-64]
  407618:	add	x9, x8, #0x8
  40761c:	stur	x9, [x29, #-64]
  407620:	str	x8, [x19, #48]
  407624:	b	407628 <tigetstr@plt+0x5798>
  407628:	ldr	x8, [x19, #48]
  40762c:	ldr	x8, [x8]
  407630:	stur	x8, [x29, #-72]
  407634:	b	40759c <tigetstr@plt+0x570c>
  407638:	ldur	x0, [x29, #-24]
  40763c:	ldur	x1, [x29, #-80]
  407640:	bl	401c40 <execvp@plt>
  407644:	str	w0, [x19, #44]
  407648:	bl	401dd0 <__errno_location@plt>
  40764c:	ldr	w8, [x0]
  407650:	stur	w8, [x29, #-88]
  407654:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407658:	add	x0, x0, #0x530
  40765c:	bl	401e30 <gettext@plt>
  407660:	adrp	x9, 41a000 <tigetstr@plt+0x18170>
  407664:	ldr	x1, [x9, #672]
  407668:	bl	4019f0 <fputs@plt>
  40766c:	ldur	w8, [x29, #-88]
  407670:	subs	w8, w8, #0x2
  407674:	mov	w10, #0x7e                  	// #126
  407678:	cinc	w10, w10, eq  // eq = none
  40767c:	str	w0, [x19, #40]
  407680:	mov	w0, w10
  407684:	str	w8, [x19, #36]
  407688:	bl	401a00 <exit@plt>
  40768c:	ldur	w8, [x29, #-28]
  407690:	subs	w8, w8, #0x1
  407694:	b.lt	407758 <tigetstr@plt+0x58c8>  // b.tstop
  407698:	b	40769c <tigetstr@plt+0x580c>
  40769c:	mov	w8, #0x1                   	// #1
  4076a0:	mov	w0, w8
  4076a4:	mov	w8, #0x2                   	// #2
  4076a8:	str	x0, [x19, #24]
  4076ac:	mov	w0, w8
  4076b0:	ldr	x1, [x19, #24]
  4076b4:	bl	401ad0 <signal@plt>
  4076b8:	mov	w8, #0x3                   	// #3
  4076bc:	str	x0, [x19, #16]
  4076c0:	mov	w0, w8
  4076c4:	ldr	x1, [x19, #24]
  4076c8:	bl	401ad0 <signal@plt>
  4076cc:	ldur	x9, [x29, #-8]
  4076d0:	ldr	w8, [x9, #1716]
  4076d4:	tbz	w8, #1, 4076ec <tigetstr@plt+0x585c>
  4076d8:	b	4076dc <tigetstr@plt+0x584c>
  4076dc:	mov	w0, #0x14                  	// #20
  4076e0:	mov	x1, xzr
  4076e4:	bl	401ad0 <signal@plt>
  4076e8:	b	4076ec <tigetstr@plt+0x585c>
  4076ec:	b	4076f0 <tigetstr@plt+0x5860>
  4076f0:	mov	x0, xzr
  4076f4:	bl	401cf0 <wait@plt>
  4076f8:	subs	w8, w0, #0x1
  4076fc:	b.lt	407708 <tigetstr@plt+0x5878>  // b.tstop
  407700:	b	407704 <tigetstr@plt+0x5874>
  407704:	b	4076f0 <tigetstr@plt+0x5860>
  407708:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  40770c:	add	x1, x1, #0x6d4
  407710:	mov	w0, #0x2                   	// #2
  407714:	bl	401ad0 <signal@plt>
  407718:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  40771c:	add	x1, x1, #0x584
  407720:	mov	w8, #0x3                   	// #3
  407724:	str	x0, [x19, #8]
  407728:	mov	w0, w8
  40772c:	bl	401ad0 <signal@plt>
  407730:	ldur	x9, [x29, #-8]
  407734:	ldr	w8, [x9, #1716]
  407738:	tbz	w8, #1, 407754 <tigetstr@plt+0x58c4>
  40773c:	b	407740 <tigetstr@plt+0x58b0>
  407740:	adrp	x1, 403000 <tigetstr@plt+0x1170>
  407744:	add	x1, x1, #0x8f8
  407748:	mov	w0, #0x14                  	// #20
  40774c:	bl	401ad0 <signal@plt>
  407750:	b	407754 <tigetstr@plt+0x58c4>
  407754:	b	407774 <tigetstr@plt+0x58e4>
  407758:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  40775c:	add	x0, x0, #0x53d
  407760:	bl	401e30 <gettext@plt>
  407764:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  407768:	ldr	x1, [x8, #672]
  40776c:	bl	4019f0 <fputs@plt>
  407770:	b	407774 <tigetstr@plt+0x58e4>
  407774:	ldur	x0, [x29, #-8]
  407778:	bl	40546c <tigetstr@plt+0x35dc>
  40777c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407780:	add	x0, x0, #0xf68
  407784:	bl	401c20 <puts@plt>
  407788:	ldur	x8, [x29, #-8]
  40778c:	ldur	x1, [x29, #-16]
  407790:	str	w0, [x19, #4]
  407794:	mov	x0, x8
  407798:	bl	40655c <tigetstr@plt+0x46cc>
  40779c:	mov	sp, x29
  4077a0:	ldp	x28, x19, [sp, #16]
  4077a4:	ldp	x29, x30, [sp], #32
  4077a8:	ret
  4077ac:	sub	sp, sp, #0x30
  4077b0:	stp	x29, x30, [sp, #32]
  4077b4:	add	x29, sp, #0x20
  4077b8:	mov	w8, #0x2                   	// #2
  4077bc:	mov	x2, #0x1                   	// #1
  4077c0:	sub	x1, x29, #0x9
  4077c4:	stur	x0, [x29, #-8]
  4077c8:	str	w8, [sp, #16]
  4077cc:	str	x2, [sp, #8]
  4077d0:	str	x1, [sp]
  4077d4:	bl	401dd0 <__errno_location@plt>
  4077d8:	str	wzr, [x0]
  4077dc:	ldr	w0, [sp, #16]
  4077e0:	ldr	x1, [sp]
  4077e4:	ldr	x2, [sp, #8]
  4077e8:	bl	401d30 <read@plt>
  4077ec:	cmp	x0, #0x0
  4077f0:	cset	w8, gt
  4077f4:	tbnz	w8, #0, 407820 <tigetstr@plt+0x5990>
  4077f8:	bl	401dd0 <__errno_location@plt>
  4077fc:	ldr	w8, [x0]
  407800:	cmp	w8, #0x4
  407804:	b.eq	407814 <tigetstr@plt+0x5984>  // b.none
  407808:	mov	w8, wzr
  40780c:	mov	w0, w8
  407810:	bl	4036d4 <tigetstr@plt+0x1844>
  407814:	ldur	x8, [x29, #-8]
  407818:	ldrb	w9, [x8, #20]
  40781c:	sturb	w9, [x29, #-9]
  407820:	ldurb	w0, [x29, #-9]
  407824:	ldp	x29, x30, [sp, #32]
  407828:	add	sp, sp, #0x30
  40782c:	ret
  407830:	sub	sp, sp, #0x20
  407834:	stp	x29, x30, [sp, #16]
  407838:	add	x29, sp, #0x10
  40783c:	str	x0, [sp, #8]
  407840:	str	w1, [sp, #4]
  407844:	ldr	w8, [sp, #4]
  407848:	cbnz	w8, 407850 <tigetstr@plt+0x59c0>
  40784c:	b	4079d0 <tigetstr@plt+0x5b40>
  407850:	ldr	w8, [sp, #4]
  407854:	cmp	w8, #0x0
  407858:	cset	w8, le
  40785c:	tbnz	w8, #0, 4078a4 <tigetstr@plt+0x5a14>
  407860:	ldr	x8, [sp, #8]
  407864:	ldr	w9, [x8, #136]
  407868:	ldr	w10, [sp, #4]
  40786c:	add	w9, w9, w10
  407870:	ldr	x8, [sp, #8]
  407874:	ldr	w10, [x8, #168]
  407878:	subs	w10, w10, #0x1
  40787c:	cmp	w9, w10
  407880:	b.le	4078a0 <tigetstr@plt+0x5a10>
  407884:	ldr	x8, [sp, #8]
  407888:	ldr	w9, [x8, #168]
  40788c:	ldr	x8, [sp, #8]
  407890:	ldr	w10, [x8, #136]
  407894:	subs	w9, w9, w10
  407898:	subs	w9, w9, #0x1
  40789c:	str	w9, [sp, #4]
  4078a0:	b	4078c8 <tigetstr@plt+0x5a38>
  4078a4:	ldr	x8, [sp, #8]
  4078a8:	ldr	w9, [x8, #1716]
  4078ac:	lsr	w9, w9, #27
  4078b0:	and	w9, w9, #0x1
  4078b4:	cbz	w9, 4078c8 <tigetstr@plt+0x5a38>
  4078b8:	ldr	x8, [sp, #8]
  4078bc:	ldr	w9, [x8, #136]
  4078c0:	add	w9, w9, #0x1
  4078c4:	str	w9, [x8, #136]
  4078c8:	ldr	w8, [sp, #4]
  4078cc:	ldr	x9, [sp, #8]
  4078d0:	ldr	w10, [x9, #136]
  4078d4:	add	w8, w10, w8
  4078d8:	str	w8, [x9, #136]
  4078dc:	ldr	x9, [sp, #8]
  4078e0:	ldr	w8, [x9, #136]
  4078e4:	cmp	w8, #0x0
  4078e8:	cset	w8, ge  // ge = tcont
  4078ec:	tbnz	w8, #0, 4078f8 <tigetstr@plt+0x5a68>
  4078f0:	ldr	x8, [sp, #8]
  4078f4:	str	wzr, [x8, #136]
  4078f8:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  4078fc:	add	x0, x0, #0x49d
  407900:	bl	401e30 <gettext@plt>
  407904:	bl	401c20 <puts@plt>
  407908:	ldr	x8, [sp, #8]
  40790c:	ldr	w9, [x8, #1716]
  407910:	lsr	w9, w9, #2
  407914:	and	w9, w9, #0x1
  407918:	cbz	w9, 407928 <tigetstr@plt+0x5a98>
  40791c:	ldr	x8, [sp, #8]
  407920:	ldr	x0, [x8, #536]
  407924:	bl	401a50 <putp@plt>
  407928:	ldr	w8, [sp, #4]
  40792c:	cmp	w8, #0x0
  407930:	cset	w8, le
  407934:	tbnz	w8, #0, 407958 <tigetstr@plt+0x5ac8>
  407938:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  40793c:	add	x0, x0, #0x4ab
  407940:	bl	401e30 <gettext@plt>
  407944:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  407948:	add	x8, x8, #0x2a8
  40794c:	ldr	x1, [x8]
  407950:	bl	4019f0 <fputs@plt>
  407954:	b	407974 <tigetstr@plt+0x5ae4>
  407958:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  40795c:	add	x0, x0, #0x4c0
  407960:	bl	401e30 <gettext@plt>
  407964:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  407968:	add	x8, x8, #0x2a8
  40796c:	ldr	x1, [x8]
  407970:	bl	4019f0 <fputs@plt>
  407974:	ldr	x8, [sp, #8]
  407978:	ldr	x8, [x8, #160]
  40797c:	ldr	x9, [sp, #8]
  407980:	ldrsw	x9, [x9, #136]
  407984:	mov	x10, #0x8                   	// #8
  407988:	mul	x9, x10, x9
  40798c:	add	x8, x8, x9
  407990:	ldr	x0, [x8]
  407994:	bl	401c20 <puts@plt>
  407998:	ldr	x8, [sp, #8]
  40799c:	ldr	w11, [x8, #1716]
  4079a0:	lsr	w11, w11, #2
  4079a4:	and	w11, w11, #0x1
  4079a8:	cbz	w11, 4079b8 <tigetstr@plt+0x5b28>
  4079ac:	ldr	x8, [sp, #8]
  4079b0:	ldr	x0, [x8, #536]
  4079b4:	bl	401a50 <putp@plt>
  4079b8:	mov	w0, #0xa                   	// #10
  4079bc:	bl	401e00 <putchar@plt>
  4079c0:	ldr	x8, [sp, #8]
  4079c4:	ldr	w9, [x8, #136]
  4079c8:	subs	w9, w9, #0x1
  4079cc:	str	w9, [x8, #136]
  4079d0:	ldp	x29, x30, [sp, #16]
  4079d4:	add	sp, sp, #0x20
  4079d8:	ret
  4079dc:	sub	sp, sp, #0x20
  4079e0:	stp	x29, x30, [sp, #16]
  4079e4:	add	x29, sp, #0x10
  4079e8:	str	x0, [sp, #8]
  4079ec:	ldr	x8, [sp, #8]
  4079f0:	ldr	w9, [x8, #1716]
  4079f4:	lsr	w9, w9, #7
  4079f8:	and	w9, w9, #0x1
  4079fc:	cbz	w9, 407a1c <tigetstr@plt+0x5b8c>
  407a00:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  407a04:	add	x8, x8, #0x2a0
  407a08:	ldr	x1, [x8]
  407a0c:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407a10:	add	x0, x0, #0x4da
  407a14:	bl	4019f0 <fputs@plt>
  407a18:	b	407a34 <tigetstr@plt+0x5ba4>
  407a1c:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  407a20:	add	x8, x8, #0x2a0
  407a24:	ldr	x1, [x8]
  407a28:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407a2c:	add	x0, x0, #0x4dc
  407a30:	bl	4019f0 <fputs@plt>
  407a34:	ldp	x29, x30, [sp, #16]
  407a38:	add	sp, sp, #0x20
  407a3c:	ret
  407a40:	sub	sp, sp, #0x20
  407a44:	stp	x29, x30, [sp, #16]
  407a48:	add	x29, sp, #0x10
  407a4c:	str	x0, [sp, #8]
  407a50:	strb	w1, [sp, #7]
  407a54:	ldrsb	w8, [sp, #7]
  407a58:	cmp	w8, #0x20
  407a5c:	b.ge	407a78 <tigetstr@plt+0x5be8>  // b.tcont
  407a60:	ldrsb	w8, [sp, #7]
  407a64:	cmp	w8, #0xa
  407a68:	b.eq	407a78 <tigetstr@plt+0x5be8>  // b.none
  407a6c:	ldrsb	w8, [sp, #7]
  407a70:	cmp	w8, #0x1b
  407a74:	b.ne	407a84 <tigetstr@plt+0x5bf4>  // b.any
  407a78:	ldrsb	w8, [sp, #7]
  407a7c:	cmp	w8, #0x7f
  407a80:	b.ne	407acc <tigetstr@plt+0x5c3c>  // b.any
  407a84:	ldrsb	w8, [sp, #7]
  407a88:	mov	w9, #0x40                  	// #64
  407a8c:	mov	w10, #0xffffffc0            	// #-64
  407a90:	cmp	w8, #0x7f
  407a94:	csel	w8, w10, w9, eq  // eq = none
  407a98:	ldrsb	w9, [sp, #7]
  407a9c:	add	w8, w9, w8
  407aa0:	strb	w8, [sp, #7]
  407aa4:	adrp	x11, 41a000 <tigetstr@plt+0x18170>
  407aa8:	add	x11, x11, #0x2a0
  407aac:	ldr	x1, [x11]
  407ab0:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407ab4:	add	x0, x0, #0x4de
  407ab8:	bl	4019f0 <fputs@plt>
  407abc:	ldr	x11, [sp, #8]
  407ac0:	ldr	w8, [x11, #148]
  407ac4:	add	w8, w8, #0x1
  407ac8:	str	w8, [x11, #148]
  407acc:	ldrsb	w0, [sp, #7]
  407ad0:	adrp	x8, 41a000 <tigetstr@plt+0x18170>
  407ad4:	add	x8, x8, #0x2a0
  407ad8:	ldr	x1, [x8]
  407adc:	bl	401a80 <fputc@plt>
  407ae0:	ldr	x8, [sp, #8]
  407ae4:	ldr	w9, [x8, #148]
  407ae8:	add	w9, w9, #0x1
  407aec:	str	w9, [x8, #148]
  407af0:	ldp	x29, x30, [sp, #16]
  407af4:	add	sp, sp, #0x20
  407af8:	ret
  407afc:	sub	sp, sp, #0x80
  407b00:	stp	x29, x30, [sp, #112]
  407b04:	add	x29, sp, #0x70
  407b08:	stur	x0, [x29, #-8]
  407b0c:	stur	x1, [x29, #-16]
  407b10:	stur	x2, [x29, #-24]
  407b14:	str	wzr, [sp, #52]
  407b18:	ldur	x8, [x29, #-8]
  407b1c:	ldr	x8, [x8, #160]
  407b20:	ldur	x9, [x29, #-8]
  407b24:	ldrsw	x9, [x9, #136]
  407b28:	mov	x10, #0x8                   	// #8
  407b2c:	mul	x9, x10, x9
  407b30:	add	x8, x8, x9
  407b34:	ldr	x0, [x8]
  407b38:	bl	4019e0 <strlen@plt>
  407b3c:	ldur	x8, [x29, #-8]
  407b40:	add	x8, x8, #0x2cc
  407b44:	str	x0, [sp, #32]
  407b48:	mov	x0, x8
  407b4c:	bl	4019e0 <strlen@plt>
  407b50:	ldr	x8, [sp, #32]
  407b54:	add	x9, x8, x0
  407b58:	add	x9, x9, #0x1
  407b5c:	str	w9, [sp, #44]
  407b60:	ldr	w9, [sp, #44]
  407b64:	add	w9, w9, #0xc8
  407b68:	str	w9, [sp, #48]
  407b6c:	ldrsw	x0, [sp, #48]
  407b70:	bl	407dd0 <tigetstr@plt+0x5f40>
  407b74:	str	x0, [sp, #56]
  407b78:	ldur	x8, [x29, #-24]
  407b7c:	stur	x8, [x29, #-32]
  407b80:	ldr	x8, [sp, #56]
  407b84:	stur	x8, [x29, #-40]
  407b88:	ldur	x8, [x29, #-32]
  407b8c:	add	x9, x8, #0x1
  407b90:	stur	x9, [x29, #-32]
  407b94:	ldrsb	w10, [x8]
  407b98:	sturb	w10, [x29, #-41]
  407b9c:	cbz	w10, 407da0 <tigetstr@plt+0x5f10>
  407ba0:	ldur	x8, [x29, #-40]
  407ba4:	ldr	x9, [sp, #56]
  407ba8:	subs	x8, x8, x9
  407bac:	str	w8, [sp, #40]
  407bb0:	ldr	w8, [sp, #48]
  407bb4:	ldr	w10, [sp, #40]
  407bb8:	subs	w8, w8, w10
  407bbc:	subs	w8, w8, #0x1
  407bc0:	ldr	w10, [sp, #44]
  407bc4:	cmp	w8, w10
  407bc8:	b.ge	407c00 <tigetstr@plt+0x5d70>  // b.tcont
  407bcc:	ldr	w8, [sp, #44]
  407bd0:	add	w8, w8, #0xc8
  407bd4:	ldr	w9, [sp, #48]
  407bd8:	add	w8, w9, w8
  407bdc:	str	w8, [sp, #48]
  407be0:	ldr	x0, [sp, #56]
  407be4:	ldrsw	x1, [sp, #48]
  407be8:	bl	4053c0 <tigetstr@plt+0x3530>
  407bec:	str	x0, [sp, #56]
  407bf0:	ldr	x10, [sp, #56]
  407bf4:	ldrsw	x11, [sp, #40]
  407bf8:	add	x10, x10, x11
  407bfc:	stur	x10, [x29, #-40]
  407c00:	ldursb	w8, [x29, #-41]
  407c04:	cmp	w8, #0x21
  407c08:	str	w8, [sp, #28]
  407c0c:	b.eq	407cd0 <tigetstr@plt+0x5e40>  // b.none
  407c10:	b	407c14 <tigetstr@plt+0x5d84>
  407c14:	ldr	w8, [sp, #28]
  407c18:	cmp	w8, #0x25
  407c1c:	b.eq	407c34 <tigetstr@plt+0x5da4>  // b.none
  407c20:	b	407c24 <tigetstr@plt+0x5d94>
  407c24:	ldr	w8, [sp, #28]
  407c28:	cmp	w8, #0x5c
  407c2c:	b.eq	407d44 <tigetstr@plt+0x5eb4>  // b.none
  407c30:	b	407d88 <tigetstr@plt+0x5ef8>
  407c34:	ldur	x8, [x29, #-8]
  407c38:	ldr	w9, [x8, #1716]
  407c3c:	lsr	w9, w9, #15
  407c40:	and	w9, w9, #0x1
  407c44:	cbnz	w9, 407cb8 <tigetstr@plt+0x5e28>
  407c48:	ldur	x0, [x29, #-40]
  407c4c:	ldur	x8, [x29, #-8]
  407c50:	ldr	x8, [x8, #160]
  407c54:	ldur	x9, [x29, #-8]
  407c58:	ldrsw	x9, [x9, #136]
  407c5c:	mov	x10, #0x8                   	// #8
  407c60:	mul	x9, x10, x9
  407c64:	add	x8, x8, x9
  407c68:	ldr	x1, [x8]
  407c6c:	str	x10, [sp, #16]
  407c70:	bl	401d10 <strcpy@plt>
  407c74:	ldur	x8, [x29, #-8]
  407c78:	ldr	x8, [x8, #160]
  407c7c:	ldur	x9, [x29, #-8]
  407c80:	ldrsw	x9, [x9, #136]
  407c84:	ldr	x10, [sp, #16]
  407c88:	mul	x9, x10, x9
  407c8c:	add	x8, x8, x9
  407c90:	ldr	x8, [x8]
  407c94:	mov	x0, x8
  407c98:	bl	4019e0 <strlen@plt>
  407c9c:	ldur	x8, [x29, #-40]
  407ca0:	add	x8, x8, x0
  407ca4:	stur	x8, [x29, #-40]
  407ca8:	ldr	w11, [sp, #52]
  407cac:	add	w11, w11, #0x1
  407cb0:	str	w11, [sp, #52]
  407cb4:	b	407ccc <tigetstr@plt+0x5e3c>
  407cb8:	ldurb	w8, [x29, #-41]
  407cbc:	ldur	x9, [x29, #-40]
  407cc0:	add	x10, x9, #0x1
  407cc4:	stur	x10, [x29, #-40]
  407cc8:	strb	w8, [x9]
  407ccc:	b	407d9c <tigetstr@plt+0x5f0c>
  407cd0:	ldur	x8, [x29, #-8]
  407cd4:	ldr	w9, [x8, #184]
  407cd8:	cbnz	w9, 407d08 <tigetstr@plt+0x5e78>
  407cdc:	ldur	x0, [x29, #-8]
  407ce0:	adrp	x8, 409000 <tigetstr@plt+0x7170>
  407ce4:	add	x8, x8, #0x501
  407ce8:	str	x0, [sp, #8]
  407cec:	mov	x0, x8
  407cf0:	bl	401e30 <gettext@plt>
  407cf4:	ldr	x8, [sp, #8]
  407cf8:	str	x0, [sp]
  407cfc:	mov	x0, x8
  407d00:	ldr	x1, [sp]
  407d04:	bl	4054cc <tigetstr@plt+0x363c>
  407d08:	ldur	x0, [x29, #-40]
  407d0c:	ldur	x8, [x29, #-8]
  407d10:	add	x1, x8, #0x2cc
  407d14:	bl	401d10 <strcpy@plt>
  407d18:	ldur	x8, [x29, #-8]
  407d1c:	add	x8, x8, #0x2cc
  407d20:	mov	x0, x8
  407d24:	bl	4019e0 <strlen@plt>
  407d28:	ldur	x8, [x29, #-40]
  407d2c:	add	x8, x8, x0
  407d30:	stur	x8, [x29, #-40]
  407d34:	ldr	w9, [sp, #52]
  407d38:	add	w9, w9, #0x1
  407d3c:	str	w9, [sp, #52]
  407d40:	b	407d9c <tigetstr@plt+0x5f0c>
  407d44:	ldur	x8, [x29, #-32]
  407d48:	ldrsb	w9, [x8]
  407d4c:	cmp	w9, #0x25
  407d50:	b.eq	407d64 <tigetstr@plt+0x5ed4>  // b.none
  407d54:	ldur	x8, [x29, #-32]
  407d58:	ldrsb	w9, [x8]
  407d5c:	cmp	w9, #0x21
  407d60:	b.ne	407d88 <tigetstr@plt+0x5ef8>  // b.any
  407d64:	ldur	x8, [x29, #-32]
  407d68:	add	x9, x8, #0x1
  407d6c:	stur	x9, [x29, #-32]
  407d70:	ldrb	w10, [x8]
  407d74:	ldur	x8, [x29, #-40]
  407d78:	add	x9, x8, #0x1
  407d7c:	stur	x9, [x29, #-40]
  407d80:	strb	w10, [x8]
  407d84:	b	407d9c <tigetstr@plt+0x5f0c>
  407d88:	ldurb	w8, [x29, #-41]
  407d8c:	ldur	x9, [x29, #-40]
  407d90:	add	x10, x9, #0x1
  407d94:	stur	x10, [x29, #-40]
  407d98:	strb	w8, [x9]
  407d9c:	b	407b88 <tigetstr@plt+0x5cf8>
  407da0:	ldur	x8, [x29, #-40]
  407da4:	add	x9, x8, #0x1
  407da8:	stur	x9, [x29, #-40]
  407dac:	mov	w10, #0x0                   	// #0
  407db0:	strb	w10, [x8]
  407db4:	ldr	x8, [sp, #56]
  407db8:	ldur	x9, [x29, #-16]
  407dbc:	str	x8, [x9]
  407dc0:	ldr	w0, [sp, #52]
  407dc4:	ldp	x29, x30, [sp, #112]
  407dc8:	add	sp, sp, #0x80
  407dcc:	ret
  407dd0:	sub	sp, sp, #0x20
  407dd4:	stp	x29, x30, [sp, #16]
  407dd8:	add	x29, sp, #0x10
  407ddc:	str	x0, [sp, #8]
  407de0:	ldr	x0, [sp, #8]
  407de4:	bl	401b00 <malloc@plt>
  407de8:	str	x0, [sp]
  407dec:	ldr	x8, [sp]
  407df0:	cbnz	x8, 407e10 <tigetstr@plt+0x5f80>
  407df4:	ldr	x8, [sp, #8]
  407df8:	cbz	x8, 407e10 <tigetstr@plt+0x5f80>
  407dfc:	ldr	x2, [sp, #8]
  407e00:	mov	w0, #0x1                   	// #1
  407e04:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  407e08:	add	x1, x1, #0xd14
  407e0c:	bl	401e50 <err@plt>
  407e10:	ldr	x0, [sp]
  407e14:	ldp	x29, x30, [sp, #16]
  407e18:	add	sp, sp, #0x20
  407e1c:	ret
  407e20:	stp	x29, x30, [sp, #-64]!
  407e24:	mov	x29, sp
  407e28:	stp	x19, x20, [sp, #16]
  407e2c:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  407e30:	add	x20, x20, #0xde0
  407e34:	stp	x21, x22, [sp, #32]
  407e38:	adrp	x21, 419000 <tigetstr@plt+0x17170>
  407e3c:	add	x21, x21, #0xdd8
  407e40:	sub	x20, x20, x21
  407e44:	mov	w22, w0
  407e48:	stp	x23, x24, [sp, #48]
  407e4c:	mov	x23, x1
  407e50:	mov	x24, x2
  407e54:	bl	401950 <mbrtowc@plt-0x40>
  407e58:	cmp	xzr, x20, asr #3
  407e5c:	b.eq	407e88 <tigetstr@plt+0x5ff8>  // b.none
  407e60:	asr	x20, x20, #3
  407e64:	mov	x19, #0x0                   	// #0
  407e68:	ldr	x3, [x21, x19, lsl #3]
  407e6c:	mov	x2, x24
  407e70:	add	x19, x19, #0x1
  407e74:	mov	x1, x23
  407e78:	mov	w0, w22
  407e7c:	blr	x3
  407e80:	cmp	x20, x19
  407e84:	b.ne	407e68 <tigetstr@plt+0x5fd8>  // b.any
  407e88:	ldp	x19, x20, [sp, #16]
  407e8c:	ldp	x21, x22, [sp, #32]
  407e90:	ldp	x23, x24, [sp, #48]
  407e94:	ldp	x29, x30, [sp], #64
  407e98:	ret
  407e9c:	nop
  407ea0:	ret
  407ea4:	nop
  407ea8:	adrp	x2, 41a000 <tigetstr@plt+0x18170>
  407eac:	mov	x1, #0x0                   	// #0
  407eb0:	ldr	x2, [x2, #656]
  407eb4:	b	401a70 <__cxa_atexit@plt>
  407eb8:	mov	x2, x1
  407ebc:	mov	x1, x0
  407ec0:	mov	w0, #0x0                   	// #0
  407ec4:	b	401e10 <__xstat@plt>

Disassembly of section .fini:

0000000000407ec8 <.fini>:
  407ec8:	stp	x29, x30, [sp, #-16]!
  407ecc:	mov	x29, sp
  407ed0:	ldp	x29, x30, [sp], #16
  407ed4:	ret
