/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 312 192)
	(text "mem_wb" (rect 5 0 42 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "pc_inc_out[15..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "pc_inc_out[15..0]" (rect 21 43 88 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "bs_out[15..0]" (rect 0 0 50 12)(font "Arial" ))
		(text "bs_out[15..0]" (rect 21 59 71 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "data_mem_out[15..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "data_mem_out[15..0]" (rect 21 75 105 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "alu_out[15..0]" (rect 0 0 51 12)(font "Arial" ))
		(text "alu_out[15..0]" (rect 21 91 72 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "m8_sel[1..0]" (rect 0 0 48 12)(font "Arial" ))
		(text "m8_sel[1..0]" (rect 21 107 69 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "reg_wr_addr_out[2..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "reg_wr_addr_out[2..0]" (rect 21 123 110 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 296 32)
		(output)
		(text "pc_inc_out_wb[15..0]" (rect 0 0 83 12)(font "Arial" ))
		(text "pc_inc_out_wb[15..0]" (rect 192 27 275 39)(font "Arial" ))
		(line (pt 296 32)(pt 280 32)(line_width 3))
	)
	(port
		(pt 296 48)
		(output)
		(text "bs_out_wb[15..0]" (rect 0 0 67 12)(font "Arial" ))
		(text "bs_out_wb[15..0]" (rect 208 43 275 55)(font "Arial" ))
		(line (pt 296 48)(pt 280 48)(line_width 3))
	)
	(port
		(pt 296 64)
		(output)
		(text "data_mem_out_wb[15..0]" (rect 0 0 101 12)(font "Arial" ))
		(text "data_mem_out_wb[15..0]" (rect 174 59 275 71)(font "Arial" ))
		(line (pt 296 64)(pt 280 64)(line_width 3))
	)
	(port
		(pt 296 80)
		(output)
		(text "alu_out_wb[15..0]" (rect 0 0 68 12)(font "Arial" ))
		(text "alu_out_wb[15..0]" (rect 207 75 275 87)(font "Arial" ))
		(line (pt 296 80)(pt 280 80)(line_width 3))
	)
	(port
		(pt 296 96)
		(output)
		(text "m8_sel_wb[1..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "m8_sel_wb[1..0]" (rect 211 91 275 103)(font "Arial" ))
		(line (pt 296 96)(pt 280 96)(line_width 3))
	)
	(port
		(pt 296 112)
		(output)
		(text "reg_wr_addr_wb[2..0]" (rect 0 0 88 12)(font "Arial" ))
		(text "reg_wr_addr_wb[2..0]" (rect 187 107 275 119)(font "Arial" ))
		(line (pt 296 112)(pt 280 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 280 160)(line_width 1))
	)
)
