<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP3C16/EP4CE15 (0x020F20DD)" sof_file="nios_small_pio.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set global_temp="1" is_expanded="true" name="signal_set: 2018/03/10 16:42:04  #0">
      <clock name="CLK_I" polarity="posedge" tap_mode="classic"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="LED0_O[0]" tap_mode="classic" type="output pin"/>
          <wire name="LED0_O[1]" tap_mode="classic" type="output pin"/>
          <wire name="LED0_O[2]" tap_mode="classic" type="output pin"/>
          <wire name="LED0_O[3]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[0]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[1]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[2]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[3]" tap_mode="classic" type="output pin"/>
          <wire name="button_counter:U_bcnt|CNTVAL[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[0]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[1]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[2]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[3]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|write_n" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_write" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[7]" tap_mode="classic" type="combinatorial"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="LED0_O[0]" tap_mode="classic" type="output pin"/>
          <wire name="LED0_O[1]" tap_mode="classic" type="output pin"/>
          <wire name="LED0_O[2]" tap_mode="classic" type="output pin"/>
          <wire name="LED0_O[3]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[0]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[1]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[2]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[3]" tap_mode="classic" type="output pin"/>
          <wire name="button_counter:U_bcnt|CNTVAL[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[0]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[1]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[2]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[3]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|write_n" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_write" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[7]" tap_mode="classic" type="combinatorial"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="LED0_O[0]" tap_mode="classic" type="output pin"/>
          <wire name="LED0_O[1]" tap_mode="classic" type="output pin"/>
          <wire name="LED0_O[2]" tap_mode="classic" type="output pin"/>
          <wire name="LED0_O[3]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[0]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[1]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[2]" tap_mode="classic" type="output pin"/>
          <wire name="LED1_O[3]" tap_mode="classic" type="output pin"/>
          <wire name="button_counter:U_bcnt|CNTVAL[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="button_counter:U_bcnt|CNTVAL[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[0]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[1]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[2]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[3]" tap_mode="classic" type="register"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|write_n" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_write" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="timer:U_timer|CNTVAL[7]" tap_mode="classic" type="combinatorial"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <bus is_signal_inverted="no" link="all" name="LED0_O" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="LED0_O[3]"/>
            <net is_signal_inverted="no" name="LED0_O[2]"/>
            <net is_signal_inverted="no" name="LED0_O[1]"/>
            <net is_signal_inverted="no" name="LED0_O[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="LED1_O" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="LED1_O[3]"/>
            <net is_signal_inverted="no" name="LED1_O[2]"/>
            <net is_signal_inverted="no" name="LED1_O[1]"/>
            <net is_signal_inverted="no" name="LED1_O[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="button_counter:U_bcnt|CNTVAL" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[7]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[6]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[5]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[4]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[3]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[2]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[1]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="timer:U_timer|CNTVAL" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[7]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[6]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[5]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[4]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[3]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[2]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[1]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[3]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[2]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[3]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[2]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[0]"/>
          </bus>
          <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|write_n"/>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[16]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[15]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[14]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[13]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[12]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[11]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[10]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[9]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[8]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[7]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[6]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[5]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[4]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[3]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[2]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[0]"/>
          </bus>
          <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_write"/>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[31]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[30]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[29]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[28]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[27]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[26]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[25]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[24]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[23]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[22]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[21]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[20]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[19]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[18]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[17]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[16]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[15]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[14]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[13]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[12]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[11]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[10]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[9]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[8]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[7]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[6]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[5]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[4]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[3]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[2]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[0]"/>
          </bus>
        </data_view>
        <setup_view>
          <bus is_signal_inverted="no" link="all" name="LED0_O" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="LED0_O[3]"/>
            <net is_signal_inverted="no" name="LED0_O[2]"/>
            <net is_signal_inverted="no" name="LED0_O[1]"/>
            <net is_signal_inverted="no" name="LED0_O[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="LED1_O" order="msb_to_lsb" radix="hex" state="collapse" type="output pin">
            <net is_signal_inverted="no" name="LED1_O[3]"/>
            <net is_signal_inverted="no" name="LED1_O[2]"/>
            <net is_signal_inverted="no" name="LED1_O[1]"/>
            <net is_signal_inverted="no" name="LED1_O[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="button_counter:U_bcnt|CNTVAL" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[7]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[6]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[5]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[4]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[3]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[2]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[1]"/>
            <net is_signal_inverted="no" name="button_counter:U_bcnt|CNTVAL[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="timer:U_timer|CNTVAL" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[7]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[6]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[5]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[4]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[3]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[2]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[1]"/>
            <net is_signal_inverted="no" name="timer:U_timer|CNTVAL[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|address[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[3]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[2]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|data_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[3]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[2]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|writedata[0]"/>
          </bus>
          <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out:the_pio_0_out|write_n"/>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[16]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[15]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[14]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[13]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[12]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[11]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[10]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[9]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[8]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[7]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[6]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[5]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[4]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[3]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[2]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_address_to_slave[0]"/>
          </bus>
          <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_write"/>
          <bus is_signal_inverted="no" link="all" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[31]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[30]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[29]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[28]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[27]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[26]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[25]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[24]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[23]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[22]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[21]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[20]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[19]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[18]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[17]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[16]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[15]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[14]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[13]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[12]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[11]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[10]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[9]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[8]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[7]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[6]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[5]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[4]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[3]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[2]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[1]"/>
            <net is_signal_inverted="no" name="nios_cpu:U_nios|pio_0_out_s1_arbitrator:the_pio_0_out_s1|cpu_0_data_master_writedata[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="8599056F" attribute_mem_mode="false" gap_record="true" global_temp="1" is_expanded="true" name="trigger: 2018/03/10 16:42:04  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="false" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'nios_cpu:U_nios|pio_0_out:the_pio_0_out|write_n' == either edge
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2018/03/10 21:26:22  #0" power_up_mode="false" sample_depth="127" trigger_position="-1">01110000000001000001111000000010001000010000000001000000001000000010000010000011100000111000000000100000111100000001000100001000000000000000000000000000000001000001110000011100000000010000011110000000100010000100000000000000000000000000000000100000111000001110000000001001001111000000010001010010000000000000000000000000000000010000011100000111000000000100000111100000001000100001000000000000000000000000000000001000001110000011100000000010000011110000000000100001011000000000000000000000000000000000000111000001110000000001000101111001101111110001101111001101110011001110011011111011100011100000111000000000100010111100000111111000111111100000000000000000000000000001000001110000011100000000010011011110000000000001110000000000000000000000000000000000000000111000001110000000001000101111000000000010001101100000000000000000000000000000000000011100000111000000000100110111100000000000011100000000000000000000000000000000000000001110000011100000000010000011110111000000010000000000000000000001000000000010010000000111000001110000000001000001111011100010001000110000001100000111100000111001001000001011100000111000000000100000111101110001000100011000000000000000010000000000100100000001110000011100000000010000011110111000100010001100000000000000001000000000010010000000111000001110000000001001001111011100010001010110000000000000000100000000001001000000011100000111000000000100000111101110001000100011000000000000000010000000000100100000001110000011100000000010001011110000000000100011011000000000000000000000000000000000000111000001110000000001000001111011100000001000000000000000000000100000000001001000000011100000111000000000100000111101110001000000000100000110000011110000011100100100000101110000011100000000010000011110000000000000000100000000000000000000000000000000000000111000001110000000001001101111000000000000111000000000000000000000000000000000000000011100000111000000000100110111101110000000001110000000110000011110000011100100100000101110000011100000000010001011110000000000100010111000000000000000000000000000000000000111000001110000000001000001111000000000000000000000000000000000000000000000000000000011100000111000000000100110111100000000000011100000000000000000000000000000000000000001110000011100000000010000011110000000000000000010000000010000000010000000100000100000111000001110000000001000101111000000000010001000010000000000000000000000000000000000011100000111000000000100000111100000000000000001000000000000000000000000000000000000001110000011100000000010000011110000000000000000000000000000000000000000000000000000000111000001110000000001000101111001101111110001101111001101110011001110011011111011100011100000111000000000100000111100000000001000010110000000000000000000000000000000000001110000011100000000010000011110000000000000000100000000000000000000000000000000000000111000001110000000001000001111000000000001000000000000000000000000000000000000010000011100000111000000000100000111100000001000100001000000000100000000100000001000001000001110000011100000000010000011110000000100010000100000000000000000000000000000000100000111000001110000000001000001111000000010001000010000000000000000000000000000000010000011100000111000000000100100111100000001000101001000000000000000000000000000000001000001110000011100000000010000011110000000100010000100000000000000000000000000000000100000111000001110000000001000001111000000000010000101100000000000000000000000000000000000011100000111000000000100010111100110111111000110111100110111001100111001101111101110001110000011100000000010001011110000011111100011111110000000000000000000000000000100000111000001110000000001001101111000000000000111000000000000000000000000000000000000000011100000111000000000100010111100000000001000110110000000000000000000000000000000000001110000011100000000010011011110000000000001110000000000000000000000000000000000000000111000001110000000001000001111011100000001000000000000000000000100000000001001000000011100000111000000000100000111101110001000100011000000110000011110000011100100100000101110000011100000000010000011110111000100010001100000000000000001000000000010010000000111000001110000000001000001111011100010001000110000000000000000100000000001001000000011100000111000000000100100111101110001000101011000000000000000010000000000100100000001110000011100000000010000011110111000100010001100000000000000001000000000010010000000111000001110000000001000101111000000000010001101100000000000000000000000000000000000011100000111000000000100000111101110000000100000000000000000000010000000000100100000001110000011100000000010000011110111000100000000010000011000001111000001110010010000010111000001110000000001000001111000000000000000010000000000000000000000000000000000000011100000111000000000100110111100000000000011100000000000000000000000000000000000000001110000011100000000010011011110111000000000111000000011000001111000001110010010000010111000001110000000001000101111000000000010001011100000000000000000000000000000000000011100000111000000000100000111100000000000000000000000000000000000000000000000000000001110000011100000000010011011110000000000001110000000000000000000000000000000000000000111000001110000000001000001111000000000000000001000000001000000001000000010000010000011100000111000000000100010111100000000001000100001000000000000000000000000000000000001110000011100000000010000011110000000000000000100000000000000000000000000000000000000111000001110000000001000001111000000000000000000000000000000000000000000000000000000011100000111000000000100010111100110111111000110111100110111001100111001101111101110001110000011100000000010000011110000000000100001011000000000000000000000000000000000000111000001110000000001000001111000000000000000010000000000000000000000000000000000000011100000111000000000100000111100000000000100000000000000000000000000000000000001000001110000011100000000010000011110000000100010000100000000010000000010000000100000100000111000001110000000001000001111000000010001000010000000000000000000000000000000010000011100000111000000000100000111100000001000100001000000000000000000000000000000001000001110000011100000000010010011110000000100010100100000000000000000000000000000000100000111000001110000000001000001111000000010001000010000000000000000000000000000000010000011100000111000000000100000111100000000001000010110000000000000000000000000000000000001110000011100000000010001011110011011111100011011110011011100110011100110111110111000111000001110000000001000101111000001111110001111111000000000000000000000000000010000011100000111000000000100110111100000000000011100000000000000000000000000000000000000001110000011100000000010001011110000000000100011011000000000000000000000000000000000000111000001110000000001001101111000000000000111000000000000000000000000000000000000000011100000111000000000100000111101110000000100000000000000000000010000000000100100000001110000011100000000010000011110111000100010001100000011000001111000001110010010000010111000001110000000001000001111011100010001000110000000000000000100000000001001000000011100000111000000000100000111101110001000100011000000000000000010000000000100100000001110000011100000000010010011110111000100010101100000000000000001000000000010010000000111000001110000000001000001111011100010001000110000000000000000100000000001001000000011100000111000000000100010111100000000001000110110000000000000000000000000000000000001110000011100000000010000011110111000000010000000000000000000001000000000010010000000111000001110000000001000001111011100010000000001000001100000111100000111001001000001011100000111000000000100000111100000000000000001000000000000000000000000000000000000001110000011100000000010011011110000000000001110000000000000000000000000000000000000000111000001110000000001001101111011100000000011100000001100000111100000111001001000001011100000111000000000100010111100000000001000101110000000000000000000000000000000000001110000011100000000010000011110000000000000000000000000000000000000000000000000000000111000001110000000001001101111000000000000111000000000000000000000000000000000000000011100000111000000000100000111100000000000000000100000000100000000100000001000001000001110000011100000000010001011110000000000100010000100000000000000000000000000000000000111000001110000000001000001111000000000000000010000000000000000000000000000000000000011100000111000000000100000111100000000000000000000000000000000000000000000000000000001110000011100000000010001011110011011111100011011110011011100110011100110111110111000111000001110000000001000001111000000000010000101100000000000000000000000000000000000011100000111000000000100000111100000000000000001000000000000000000000000000000000000001110000011100000000010000011110000000000010000000000000000000000000000000000000100000111000001110000000001000001111000000010001000010000000001000000001000000010000010000011100000111000000000100000111100000001000100001000000000000000000000000000000001000001110000011100000000010000011110000000100010000100000000000000000000000000000000100000111000001110000000001001001111000000010001010010000000000000000000000000000000010000011100000111000000000100000111100000001000100001000000000000000000000000000000001000001110000011100000000010000011110000000000100001011000000000000000000000000000000000000111000001110000000001000101111001101111110001101111001101110011001110011011111011100011100000111000000000100010111100000111111000111111100000000000000000000000000001000001110000011100000000010011011110000000000001110000000000000000000000000000000000000000111000001110000000001000101111000000000010001101100000000000000000000000000000000000011100000111000000000100110111100000000000011100000000000000000000000000000000000000001110000011100000000010000011110111000000010000000000000000000001000000000010010000000111000001110000000001000001111011100010001000110000001100000111100000111001001000001011100000111000000000100000111101110001000100011000000000000000010000000000100100000001110000011100000000010000011110111000100010001100000000000000001000000000010010000000111000001110000000001001001111011100010001010110000000000000000100000000001001000000011100000111000000000100000111101110001000100011000000000000000010000000000100100000001110000011100000000010001011110000000000100011011000000000000000000000000000000000000111000001110000000001000001111011100000001000000000000000000000100000000001001000000011100000111000000000100000111101110001000000000100000110000011110000011100100100000101110000011100000000010000011110000000000000000100000000000000000000000000000000000000111000001110000000001001101111000000000000111000000000000000000000000000000000000000011100000111000000000100110111101110000000001110000000110000011110000011100100100000101110000011100000000010001011110000000000100010111000000000000000000000000000000000000111000001110000000001000001111000000000000000000000000000000000000000000000000000000011100000111000000000100000111110000100000000000000001000000100000000100000000000001001110000</data>
          <extradata>11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="1"/>
      <single attribute="data horizontal scroll position" value="13"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="4"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="32736"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,263,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,1017"/>
    <multi attribute="jtag widget size" size="2" value="320,120"/>
  </global_info>
</session>
