/*Device: MK24F25612
 Version: 1.6
 Description: MK24F25612 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


/*THIS FILE INCLUDE THE I2S DATA */

struct DATA I2S_REG_DATA[] = {
	{OFFSET(I2S_MemMap,TCSR), 0},
	{OFFSET(I2S_MemMap,RCSR), 128},
	{OFFSET(I2S_MemMap,TCR1), 4},
	{OFFSET(I2S_MemMap,TCR2), 8},
	{OFFSET(I2S_MemMap,RCR2), 136},
	{OFFSET(I2S_MemMap,TCR3), 12},
	{OFFSET(I2S_MemMap,RCR3), 140},
	{OFFSET(I2S_MemMap,TCR4), 16},
	{OFFSET(I2S_MemMap,RCR4), 144},
	{OFFSET(I2S_MemMap,TCR5), 20},
	{OFFSET(I2S_MemMap,RCR5), 148},
	{OFFSET(I2S_MemMap,TDR[0]), 32},
	{OFFSET(I2S_MemMap,TFR[0]), 64},
	{OFFSET(I2S_MemMap,RFR[0]), 192},
	{OFFSET(I2S_MemMap,TMR), 96},
	{OFFSET(I2S_MemMap,RCR1), 132},
	{OFFSET(I2S_MemMap,RDR[0]), 160},
	{OFFSET(I2S_MemMap,RMR), 224},
	{OFFSET(I2S_MemMap,MCR), 256},
	{OFFSET(I2S_MemMap,MDR), 260},
	{sizeof(struct I2S_MemMap), 264}
};


struct DATA I2S_BITFIELD_DATA[] = {
	{I2S_TCSR_FRDE_MASK, MASK(0,1)},
	{I2S_TCSR_FRDE_SHIFT, SHIFT(0)},
	{I2S_RCSR_FRDE_MASK, MASK(0,1)},
	{I2S_RCSR_FRDE_SHIFT, SHIFT(0)},
	{I2S_TCSR_FWDE_MASK, MASK(1,1)},
	{I2S_TCSR_FWDE_SHIFT, SHIFT(1)},
	{I2S_RCSR_FWDE_MASK, MASK(1,1)},
	{I2S_RCSR_FWDE_SHIFT, SHIFT(1)},
	{I2S_TCSR_FRIE_MASK, MASK(8,1)},
	{I2S_TCSR_FRIE_SHIFT, SHIFT(8)},
	{I2S_RCSR_FRIE_MASK, MASK(8,1)},
	{I2S_RCSR_FRIE_SHIFT, SHIFT(8)},
	{I2S_TCSR_FWIE_MASK, MASK(9,1)},
	{I2S_TCSR_FWIE_SHIFT, SHIFT(9)},
	{I2S_RCSR_FWIE_MASK, MASK(9,1)},
	{I2S_RCSR_FWIE_SHIFT, SHIFT(9)},
	{I2S_TCSR_FEIE_MASK, MASK(10,1)},
	{I2S_TCSR_FEIE_SHIFT, SHIFT(10)},
	{I2S_RCSR_FEIE_MASK, MASK(10,1)},
	{I2S_RCSR_FEIE_SHIFT, SHIFT(10)},
	{I2S_TCSR_SEIE_MASK, MASK(11,1)},
	{I2S_TCSR_SEIE_SHIFT, SHIFT(11)},
	{I2S_RCSR_SEIE_MASK, MASK(11,1)},
	{I2S_RCSR_SEIE_SHIFT, SHIFT(11)},
	{I2S_TCSR_WSIE_MASK, MASK(12,1)},
	{I2S_TCSR_WSIE_SHIFT, SHIFT(12)},
	{I2S_RCSR_WSIE_MASK, MASK(12,1)},
	{I2S_RCSR_WSIE_SHIFT, SHIFT(12)},
	{I2S_TCSR_FRF_MASK, MASK(16,1)},
	{I2S_TCSR_FRF_SHIFT, SHIFT(16)},
	{I2S_RCSR_FRF_MASK, MASK(16,1)},
	{I2S_RCSR_FRF_SHIFT, SHIFT(16)},
	{I2S_TCSR_FWF_MASK, MASK(17,1)},
	{I2S_TCSR_FWF_SHIFT, SHIFT(17)},
	{I2S_RCSR_FWF_MASK, MASK(17,1)},
	{I2S_RCSR_FWF_SHIFT, SHIFT(17)},
	{I2S_TCSR_FEF_MASK, MASK(18,1)},
	{I2S_TCSR_FEF_SHIFT, SHIFT(18)},
	{I2S_RCSR_FEF_MASK, MASK(18,1)},
	{I2S_RCSR_FEF_SHIFT, SHIFT(18)},
	{I2S_TCSR_SEF_MASK, MASK(19,1)},
	{I2S_TCSR_SEF_SHIFT, SHIFT(19)},
	{I2S_RCSR_SEF_MASK, MASK(19,1)},
	{I2S_RCSR_SEF_SHIFT, SHIFT(19)},
	{I2S_TCSR_WSF_MASK, MASK(20,1)},
	{I2S_TCSR_WSF_SHIFT, SHIFT(20)},
	{I2S_RCSR_WSF_MASK, MASK(20,1)},
	{I2S_RCSR_WSF_SHIFT, SHIFT(20)},
	{I2S_TCSR_SR_MASK, MASK(24,1)},
	{I2S_TCSR_SR_SHIFT, SHIFT(24)},
	{I2S_RCSR_SR_MASK, MASK(24,1)},
	{I2S_RCSR_SR_SHIFT, SHIFT(24)},
	{I2S_TCSR_FR_MASK, MASK(25,1)},
	{I2S_TCSR_FR_SHIFT, SHIFT(25)},
	{I2S_RCSR_FR_MASK, MASK(25,1)},
	{I2S_RCSR_FR_SHIFT, SHIFT(25)},
	{I2S_TCSR_BCE_MASK, MASK(28,1)},
	{I2S_TCSR_BCE_SHIFT, SHIFT(28)},
	{I2S_RCSR_BCE_MASK, MASK(28,1)},
	{I2S_RCSR_BCE_SHIFT, SHIFT(28)},
	{I2S_TCSR_DBGE_MASK, MASK(29,1)},
	{I2S_TCSR_DBGE_SHIFT, SHIFT(29)},
	{I2S_RCSR_DBGE_MASK, MASK(29,1)},
	{I2S_RCSR_DBGE_SHIFT, SHIFT(29)},
	{I2S_TCSR_STOPE_MASK, MASK(30,1)},
	{I2S_TCSR_STOPE_SHIFT, SHIFT(30)},
	{I2S_RCSR_STOPE_MASK, MASK(30,1)},
	{I2S_RCSR_STOPE_SHIFT, SHIFT(30)},
	{I2S_TCSR_TE_MASK, MASK(31,1)},
	{I2S_TCSR_TE_SHIFT, SHIFT(31)},
	{I2S_TCR1_TFW_MASK, MASK(0,3)},
	{I2S_TCR1_TFW_SHIFT, SHIFT(0)},
	{I2S_TCR1_TFW(1), SHIFT_VALUE(0)}
,
	{I2S_TCR2_DIV_MASK, MASK(0,8)},
	{I2S_TCR2_DIV_SHIFT, SHIFT(0)},
	{I2S_TCR2_DIV(1), SHIFT_VALUE(0)}
,
	{I2S_RCR2_DIV_MASK, MASK(0,8)},
	{I2S_RCR2_DIV_SHIFT, SHIFT(0)},
	{I2S_RCR2_DIV(1), SHIFT_VALUE(0)}
,
	{I2S_TCR2_BCD_MASK, MASK(24,1)},
	{I2S_TCR2_BCD_SHIFT, SHIFT(24)},
	{I2S_RCR2_BCD_MASK, MASK(24,1)},
	{I2S_RCR2_BCD_SHIFT, SHIFT(24)},
	{I2S_TCR2_BCP_MASK, MASK(25,1)},
	{I2S_TCR2_BCP_SHIFT, SHIFT(25)},
	{I2S_RCR2_BCP_MASK, MASK(25,1)},
	{I2S_RCR2_BCP_SHIFT, SHIFT(25)},
	{I2S_TCR2_MSEL_MASK, MASK(26,2)},
	{I2S_TCR2_MSEL_SHIFT, SHIFT(26)},
	{I2S_TCR2_MSEL(1), SHIFT_VALUE(26)}
,
	{I2S_RCR2_MSEL_MASK, MASK(26,2)},
	{I2S_RCR2_MSEL_SHIFT, SHIFT(26)},
	{I2S_RCR2_MSEL(1), SHIFT_VALUE(26)}
,
	{I2S_TCR2_BCI_MASK, MASK(28,1)},
	{I2S_TCR2_BCI_SHIFT, SHIFT(28)},
	{I2S_RCR2_BCI_MASK, MASK(28,1)},
	{I2S_RCR2_BCI_SHIFT, SHIFT(28)},
	{I2S_TCR2_BCS_MASK, MASK(29,1)},
	{I2S_TCR2_BCS_SHIFT, SHIFT(29)},
	{I2S_RCR2_BCS_MASK, MASK(29,1)},
	{I2S_RCR2_BCS_SHIFT, SHIFT(29)},
	{I2S_TCR2_SYNC_MASK, MASK(30,2)},
	{I2S_TCR2_SYNC_SHIFT, SHIFT(30)},
	{I2S_TCR2_SYNC(1), SHIFT_VALUE(30)}
,
	{I2S_RCR2_SYNC_MASK, MASK(30,2)},
	{I2S_RCR2_SYNC_SHIFT, SHIFT(30)},
	{I2S_RCR2_SYNC(1), SHIFT_VALUE(30)}
,
	{I2S_TCR3_WDFL_MASK, MASK(0,5)},
	{I2S_TCR3_WDFL_SHIFT, SHIFT(0)},
	{I2S_TCR3_WDFL(1), SHIFT_VALUE(0)}
,
	{I2S_RCR3_WDFL_MASK, MASK(0,5)},
	{I2S_RCR3_WDFL_SHIFT, SHIFT(0)},
	{I2S_RCR3_WDFL(1), SHIFT_VALUE(0)}
,
	{I2S_TCR3_TCE_MASK, MASK(16,2)},
	{I2S_TCR3_TCE_SHIFT, SHIFT(16)},
	{I2S_TCR3_TCE(1), SHIFT_VALUE(16)}
,
	{I2S_TCR4_FSD_MASK, MASK(0,1)},
	{I2S_TCR4_FSD_SHIFT, SHIFT(0)},
	{I2S_RCR4_FSD_MASK, MASK(0,1)},
	{I2S_RCR4_FSD_SHIFT, SHIFT(0)},
	{I2S_TCR4_FSP_MASK, MASK(1,1)},
	{I2S_TCR4_FSP_SHIFT, SHIFT(1)},
	{I2S_RCR4_FSP_MASK, MASK(1,1)},
	{I2S_RCR4_FSP_SHIFT, SHIFT(1)},
	{I2S_TCR4_FSE_MASK, MASK(3,1)},
	{I2S_TCR4_FSE_SHIFT, SHIFT(3)},
	{I2S_RCR4_FSE_MASK, MASK(3,1)},
	{I2S_RCR4_FSE_SHIFT, SHIFT(3)},
	{I2S_TCR4_MF_MASK, MASK(4,1)},
	{I2S_TCR4_MF_SHIFT, SHIFT(4)},
	{I2S_RCR4_MF_MASK, MASK(4,1)},
	{I2S_RCR4_MF_SHIFT, SHIFT(4)},
	{I2S_TCR4_SYWD_MASK, MASK(8,5)},
	{I2S_TCR4_SYWD_SHIFT, SHIFT(8)},
	{I2S_TCR4_SYWD(1), SHIFT_VALUE(8)}
,
	{I2S_RCR4_SYWD_MASK, MASK(8,5)},
	{I2S_RCR4_SYWD_SHIFT, SHIFT(8)},
	{I2S_RCR4_SYWD(1), SHIFT_VALUE(8)}
,
	{I2S_TCR4_FRSZ_MASK, MASK(16,5)},
	{I2S_TCR4_FRSZ_SHIFT, SHIFT(16)},
	{I2S_TCR4_FRSZ(1), SHIFT_VALUE(16)}
,
	{I2S_RCR4_FRSZ_MASK, MASK(16,5)},
	{I2S_RCR4_FRSZ_SHIFT, SHIFT(16)},
	{I2S_RCR4_FRSZ(1), SHIFT_VALUE(16)}
,
	{I2S_TCR5_FBT_MASK, MASK(8,5)},
	{I2S_TCR5_FBT_SHIFT, SHIFT(8)},
	{I2S_TCR5_FBT(1), SHIFT_VALUE(8)}
,
	{I2S_RCR5_FBT_MASK, MASK(8,5)},
	{I2S_RCR5_FBT_SHIFT, SHIFT(8)},
	{I2S_RCR5_FBT(1), SHIFT_VALUE(8)}
,
	{I2S_TCR5_W0W_MASK, MASK(16,5)},
	{I2S_TCR5_W0W_SHIFT, SHIFT(16)},
	{I2S_TCR5_W0W(1), SHIFT_VALUE(16)}
,
	{I2S_RCR5_W0W_MASK, MASK(16,5)},
	{I2S_RCR5_W0W_SHIFT, SHIFT(16)},
	{I2S_RCR5_W0W(1), SHIFT_VALUE(16)}
,
	{I2S_TCR5_WNW_MASK, MASK(24,5)},
	{I2S_TCR5_WNW_SHIFT, SHIFT(24)},
	{I2S_TCR5_WNW(1), SHIFT_VALUE(24)}
,
	{I2S_RCR5_WNW_MASK, MASK(24,5)},
	{I2S_RCR5_WNW_SHIFT, SHIFT(24)},
	{I2S_RCR5_WNW(1), SHIFT_VALUE(24)}
,
	{I2S_TDR_TDR_MASK, MASK(0,32)},
	{I2S_TDR_TDR_SHIFT, SHIFT(0)},
	{I2S_TDR_TDR(1), SHIFT_VALUE(0)}
,
	{I2S_TFR_RFP_MASK, MASK(0,4)},
	{I2S_TFR_RFP_SHIFT, SHIFT(0)},
	{I2S_TFR_RFP(1), SHIFT_VALUE(0)}
,
	{I2S_RFR_RFP_MASK, MASK(0,4)},
	{I2S_RFR_RFP_SHIFT, SHIFT(0)},
	{I2S_RFR_RFP(1), SHIFT_VALUE(0)}
,
	{I2S_TFR_WFP_MASK, MASK(16,4)},
	{I2S_TFR_WFP_SHIFT, SHIFT(16)},
	{I2S_TFR_WFP(1), SHIFT_VALUE(16)}
,
	{I2S_RFR_WFP_MASK, MASK(16,4)},
	{I2S_RFR_WFP_SHIFT, SHIFT(16)},
	{I2S_RFR_WFP(1), SHIFT_VALUE(16)}
,
	{I2S_TMR_TWM_MASK, MASK(0,32)},
	{I2S_TMR_TWM_SHIFT, SHIFT(0)},
	{I2S_TMR_TWM(1), SHIFT_VALUE(0)}
,
	{I2S_RCSR_RE_MASK, MASK(31,1)},
	{I2S_RCSR_RE_SHIFT, SHIFT(31)},
	{I2S_RCR1_RFW_MASK, MASK(0,3)},
	{I2S_RCR1_RFW_SHIFT, SHIFT(0)},
	{I2S_RCR1_RFW(1), SHIFT_VALUE(0)}
,
	{I2S_RCR3_RCE_MASK, MASK(16,2)},
	{I2S_RCR3_RCE_SHIFT, SHIFT(16)},
	{I2S_RCR3_RCE(1), SHIFT_VALUE(16)}
,
	{I2S_RDR_RDR_MASK, MASK(0,32)},
	{I2S_RDR_RDR_SHIFT, SHIFT(0)},
	{I2S_RDR_RDR(1), SHIFT_VALUE(0)}
,
	{I2S_RMR_RWM_MASK, MASK(0,32)},
	{I2S_RMR_RWM_SHIFT, SHIFT(0)},
	{I2S_RMR_RWM(1), SHIFT_VALUE(0)}
,
	{I2S_MCR_MICS_MASK, MASK(24,2)},
	{I2S_MCR_MICS_SHIFT, SHIFT(24)},
	{I2S_MCR_MICS(1), SHIFT_VALUE(24)}
,
	{I2S_MCR_MOE_MASK, MASK(30,1)},
	{I2S_MCR_MOE_SHIFT, SHIFT(30)},
	{I2S_MCR_DUF_MASK, MASK(31,1)},
	{I2S_MCR_DUF_SHIFT, SHIFT(31)},
	{I2S_MDR_DIVIDE_MASK, MASK(0,12)},
	{I2S_MDR_DIVIDE_SHIFT, SHIFT(0)},
	{I2S_MDR_DIVIDE(1), SHIFT_VALUE(0)}
,
	{I2S_MDR_FRACT_MASK, MASK(12,8)},
	{I2S_MDR_FRACT_SHIFT, SHIFT(12)},
	{I2S_MDR_FRACT(1), SHIFT_VALUE(12)}

};