{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645051819362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645051819362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 16 16:50:19 2022 " "Processing started: Wed Feb 16 16:50:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645051819362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645051819362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux161j -c mux161j " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux161j -c mux161j" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645051819363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645051819862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645051819862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "x X mux81j.v(11) " "Verilog HDL Declaration information at mux81j.v(11): object \"x\" differs only in case from object \"X\" in the same scope" {  } { { "../mux81j/mux81j.v" "" { Text "C:/Proyectos_FPGA/mux81j/mux81j.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645051831386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/mux81j/mux81j.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/mux81j/mux81j.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux81j " "Found entity 1: mux81j" {  } { { "../mux81j/mux81j.v" "" { Text "C:/Proyectos_FPGA/mux81j/mux81j.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645051831387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645051831387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/mux21a/mux21a.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/mux21a/mux21a.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux21a " "Found entity 1: mux21a" {  } { { "../mux21a/mux21a.v" "" { Text "C:/Proyectos_FPGA/mux21a/mux21a.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645051831389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645051831389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux161j.v 1 1 " "Found 1 design units, including 1 entities, in source file mux161j.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux161j " "Found entity 1: mux161j" {  } { { "mux161j.v" "" { Text "C:/Proyectos_FPGA/mux161j/mux161j.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645051831392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645051831392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux161j " "Elaborating entity \"mux161j\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645051831428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81j mux81j:u0 " "Elaborating entity \"mux81j\" for hierarchy \"mux81j:u0\"" {  } { { "mux161j.v" "u0" { Text "C:/Proyectos_FPGA/mux161j/mux161j.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645051831430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21a mux81j:u0\|mux21a:u0 " "Elaborating entity \"mux21a\" for hierarchy \"mux81j:u0\|mux21a:u0\"" {  } { { "../mux81j/mux81j.v" "u0" { Text "C:/Proyectos_FPGA/mux81j/mux81j.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645051831432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645051832587 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645051832587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645051832587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645051832587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Proyectos_FPGA/mux161j/output_files/mux161j.map.smsg " "Generated suppressed messages file C:/Proyectos_FPGA/mux161j/output_files/mux161j.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645051832618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4700 " "Peak virtual memory: 4700 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645051832640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 16 16:50:32 2022 " "Processing ended: Wed Feb 16 16:50:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645051832640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645051832640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645051832640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645051832640 ""}
