 ## serial:0.rx
set_property LOC P16 [get_ports {serial_rx}]
set_property IOSTANDARD LVCMOS25 [get_ports {serial_rx}]
 ## serial:0.tx
set_property LOC P17 [get_ports {serial_tx}]
set_property IOSTANDARD LVCMOS25 [get_ports {serial_tx}]
 ## clk125_gtp:0.p
set_property LOC F10 [get_ports {clk125_gtp_p}]
 ## clk125_gtp:0.n
set_property LOC E10 [get_ports {clk125_gtp_n}]
 ## ddram:0.a
set_property LOC L6 [get_ports {ddram_a[0]}]
set_property SLEW FAST [get_ports {ddram_a[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[0]}]
 ## ddram:0.a
set_property LOC M5 [get_ports {ddram_a[1]}]
set_property SLEW FAST [get_ports {ddram_a[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[1]}]
 ## ddram:0.a
set_property LOC P6 [get_ports {ddram_a[2]}]
set_property SLEW FAST [get_ports {ddram_a[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[2]}]
 ## ddram:0.a
set_property LOC K6 [get_ports {ddram_a[3]}]
set_property SLEW FAST [get_ports {ddram_a[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[3]}]
 ## ddram:0.a
set_property LOC M1 [get_ports {ddram_a[4]}]
set_property SLEW FAST [get_ports {ddram_a[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[4]}]
 ## ddram:0.a
set_property LOC M3 [get_ports {ddram_a[5]}]
set_property SLEW FAST [get_ports {ddram_a[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[5]}]
 ## ddram:0.a
set_property LOC N2 [get_ports {ddram_a[6]}]
set_property SLEW FAST [get_ports {ddram_a[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[6]}]
 ## ddram:0.a
set_property LOC M6 [get_ports {ddram_a[7]}]
set_property SLEW FAST [get_ports {ddram_a[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[7]}]
 ## ddram:0.a
set_property LOC P1 [get_ports {ddram_a[8]}]
set_property SLEW FAST [get_ports {ddram_a[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[8]}]
 ## ddram:0.a
set_property LOC P2 [get_ports {ddram_a[9]}]
set_property SLEW FAST [get_ports {ddram_a[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[9]}]
 ## ddram:0.a
set_property LOC L4 [get_ports {ddram_a[10]}]
set_property SLEW FAST [get_ports {ddram_a[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[10]}]
 ## ddram:0.a
set_property LOC N5 [get_ports {ddram_a[11]}]
set_property SLEW FAST [get_ports {ddram_a[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[11]}]
 ## ddram:0.a
set_property LOC L3 [get_ports {ddram_a[12]}]
set_property SLEW FAST [get_ports {ddram_a[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[12]}]
 ## ddram:0.a
set_property LOC R1 [get_ports {ddram_a[13]}]
set_property SLEW FAST [get_ports {ddram_a[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[13]}]
 ## ddram:0.a
set_property LOC N3 [get_ports {ddram_a[14]}]
set_property SLEW FAST [get_ports {ddram_a[14]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_a[14]}]
 ## ddram:0.ba
set_property LOC L5 [get_ports {ddram_ba[0]}]
set_property SLEW FAST [get_ports {ddram_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_ba[0]}]
 ## ddram:0.ba
set_property LOC M2 [get_ports {ddram_ba[1]}]
set_property SLEW FAST [get_ports {ddram_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_ba[1]}]
 ## ddram:0.ba
set_property LOC N4 [get_ports {ddram_ba[2]}]
set_property SLEW FAST [get_ports {ddram_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_ba[2]}]
 ## ddram:0.ras_n
set_property LOC J4 [get_ports {ddram_ras_n}]
set_property SLEW FAST [get_ports {ddram_ras_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_ras_n}]
 ## ddram:0.cas_n
set_property LOC J6 [get_ports {ddram_cas_n}]
set_property SLEW FAST [get_ports {ddram_cas_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_cas_n}]
 ## ddram:0.we_n
set_property LOC K3 [get_ports {ddram_we_n}]
set_property SLEW FAST [get_ports {ddram_we_n}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_we_n}]
 ## ddram:0.dm
set_property LOC G2 [get_ports {ddram_dm[0]}]
set_property SLEW FAST [get_ports {ddram_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dm[0]}]
 ## ddram:0.dm
set_property LOC E2 [get_ports {ddram_dm[1]}]
set_property SLEW FAST [get_ports {ddram_dm[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dm[1]}]
 ## ddram:0.dq
set_property LOC G3 [get_ports {ddram_dq[0]}]
set_property SLEW FAST [get_ports {ddram_dq[0]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[0]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[0]}]
 ## ddram:0.dq
set_property LOC J1 [get_ports {ddram_dq[1]}]
set_property SLEW FAST [get_ports {ddram_dq[1]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[1]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[1]}]
 ## ddram:0.dq
set_property LOC H4 [get_ports {ddram_dq[2]}]
set_property SLEW FAST [get_ports {ddram_dq[2]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[2]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[2]}]
 ## ddram:0.dq
set_property LOC H5 [get_ports {ddram_dq[3]}]
set_property SLEW FAST [get_ports {ddram_dq[3]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[3]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[3]}]
 ## ddram:0.dq
set_property LOC H2 [get_ports {ddram_dq[4]}]
set_property SLEW FAST [get_ports {ddram_dq[4]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[4]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[4]}]
 ## ddram:0.dq
set_property LOC K1 [get_ports {ddram_dq[5]}]
set_property SLEW FAST [get_ports {ddram_dq[5]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[5]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[5]}]
 ## ddram:0.dq
set_property LOC H3 [get_ports {ddram_dq[6]}]
set_property SLEW FAST [get_ports {ddram_dq[6]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[6]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[6]}]
 ## ddram:0.dq
set_property LOC J5 [get_ports {ddram_dq[7]}]
set_property SLEW FAST [get_ports {ddram_dq[7]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[7]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[7]}]
 ## ddram:0.dq
set_property LOC G1 [get_ports {ddram_dq[8]}]
set_property SLEW FAST [get_ports {ddram_dq[8]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[8]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[8]}]
 ## ddram:0.dq
set_property LOC B1 [get_ports {ddram_dq[9]}]
set_property SLEW FAST [get_ports {ddram_dq[9]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[9]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[9]}]
 ## ddram:0.dq
set_property LOC F1 [get_ports {ddram_dq[10]}]
set_property SLEW FAST [get_ports {ddram_dq[10]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[10]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[10]}]
 ## ddram:0.dq
set_property LOC F3 [get_ports {ddram_dq[11]}]
set_property SLEW FAST [get_ports {ddram_dq[11]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[11]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[11]}]
 ## ddram:0.dq
set_property LOC C2 [get_ports {ddram_dq[12]}]
set_property SLEW FAST [get_ports {ddram_dq[12]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[12]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[12]}]
 ## ddram:0.dq
set_property LOC A1 [get_ports {ddram_dq[13]}]
set_property SLEW FAST [get_ports {ddram_dq[13]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[13]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[13]}]
 ## ddram:0.dq
set_property LOC D2 [get_ports {ddram_dq[14]}]
set_property SLEW FAST [get_ports {ddram_dq[14]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[14]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[14]}]
 ## ddram:0.dq
set_property LOC B2 [get_ports {ddram_dq[15]}]
set_property SLEW FAST [get_ports {ddram_dq[15]}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_dq[15]}]
set_property IN_TERM UNTUNED_SPLIT_50 [get_ports {ddram_dq[15]}]
 ## ddram:0.dqs_p
set_property LOC K2 [get_ports {ddram_dqs_p[0]}]
set_property SLEW FAST [get_ports {ddram_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram_dqs_p[0]}]
 ## ddram:0.dqs_p
set_property LOC E1 [get_ports {ddram_dqs_p[1]}]
set_property SLEW FAST [get_ports {ddram_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram_dqs_p[1]}]
 ## ddram:0.dqs_n
set_property LOC J2 [get_ports {ddram_dqs_n[0]}]
set_property SLEW FAST [get_ports {ddram_dqs_n[0]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram_dqs_n[0]}]
 ## ddram:0.dqs_n
set_property LOC D1 [get_ports {ddram_dqs_n[1]}]
set_property SLEW FAST [get_ports {ddram_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram_dqs_n[1]}]
 ## ddram:0.clk_p
set_property LOC P5 [get_ports {ddram_clk_p}]
set_property SLEW FAST [get_ports {ddram_clk_p}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram_clk_p}]
 ## ddram:0.clk_n
set_property LOC P4 [get_ports {ddram_clk_n}]
set_property SLEW FAST [get_ports {ddram_clk_n}]
set_property IOSTANDARD DIFF_SSTL15 [get_ports {ddram_clk_n}]
 ## ddram:0.cke
set_property LOC L1 [get_ports {ddram_cke}]
set_property SLEW FAST [get_ports {ddram_cke}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_cke}]
 ## ddram:0.odt
set_property LOC K4 [get_ports {ddram_odt}]
set_property SLEW FAST [get_ports {ddram_odt}]
set_property IOSTANDARD SSTL15 [get_ports {ddram_odt}]
 ## ddram:0.reset_n
set_property LOC G4 [get_ports {ddram_reset_n}]
set_property SLEW FAST [get_ports {ddram_reset_n}]
set_property IOSTANDARD LVCMOS15 [get_ports {ddram_reset_n}]
 ## spiflash2x:0.cs_n
set_property LOC T19 [get_ports {spiflash2x_cs_n}]
set_property IOSTANDARD LVCMOS25 [get_ports {spiflash2x_cs_n}]
 ## spiflash2x:0.dq
set_property LOC P22 [get_ports {spiflash2x_dq[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {spiflash2x_dq[0]}]
 ## spiflash2x:0.dq
set_property LOC R22 [get_ports {spiflash2x_dq[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {spiflash2x_dq[1]}]
 ## spiflash2x:0.wp
set_property LOC P21 [get_ports {spiflash2x_wp}]
set_property IOSTANDARD LVCMOS25 [get_ports {spiflash2x_wp}]
 ## spiflash2x:0.hold
set_property LOC R21 [get_ports {spiflash2x_hold}]
set_property IOSTANDARD LVCMOS25 [get_ports {spiflash2x_hold}]
 ## sfp:0.txp
set_property LOC B4 [get_ports {sfp_txp}]
 ## sfp:0.txn
set_property LOC A4 [get_ports {sfp_txn}]
 ## sfp:0.rxp
set_property LOC B8 [get_ports {sfp_rxp}]
 ## sfp:0.rxn
set_property LOC A8 [get_ports {sfp_rxn}]
 ## error_led:0
set_property LOC F15 [get_ports {error_led}]
set_property IOSTANDARD LVCMOS25 [get_ports {error_led}]
 ## cdr_clk_clean:0.p
set_property LOC F6 [get_ports {cdr_clk_clean_p}]
 ## cdr_clk_clean:0.n
set_property LOC E6 [get_ports {cdr_clk_clean_n}]
 ## sma_clkin:0.p
set_property LOC U20 [get_ports {sma_clkin_p}]
set_property IOSTANDARD LVDS_25 [get_ports {sma_clkin_p}]
set_property DIFF_TERM TRUE [get_ports {sma_clkin_p}]
 ## sma_clkin:0.n
set_property LOC V20 [get_ports {sma_clkin_n}]
set_property IOSTANDARD LVDS_25 [get_ports {sma_clkin_n}]
set_property DIFF_TERM TRUE [get_ports {sma_clkin_n}]
 ## cdr_clk:0.p
set_property LOC R18 [get_ports {cdr_clk_p}]
set_property IOSTANDARD LVDS_25 [get_ports {cdr_clk_p}]
 ## cdr_clk:0.n
set_property LOC T18 [get_ports {cdr_clk_n}]
set_property IOSTANDARD LVDS_25 [get_ports {cdr_clk_n}]
 ## i2c:0.scl
set_property LOC J16 [get_ports {i2c_scl}]
set_property IOSTANDARD LVCMOS25 [get_ports {i2c_scl}]
 ## i2c:0.sda
set_property LOC M17 [get_ports {i2c_sda}]
set_property IOSTANDARD LVCMOS25 [get_ports {i2c_sda}]
 ## dio0:0.p
set_property LOC R4 [get_ports {dio0_p}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_p}]
 ## dio0:0.n
set_property LOC T4 [get_ports {dio0_n}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_n}]
 ## dio0:1.p
set_property LOC R3 [get_ports {dio0_p_1}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_p_1}]
 ## dio0:1.n
set_property LOC R2 [get_ports {dio0_n_1}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_n_1}]
 ## dio0:2.p
set_property LOC T1 [get_ports {dio0_p_2}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_p_2}]
 ## dio0:2.n
set_property LOC U1 [get_ports {dio0_n_2}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_n_2}]
 ## dio0:3.p
set_property LOC U2 [get_ports {dio0_p_3}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_p_3}]
 ## dio0:3.n
set_property LOC V2 [get_ports {dio0_n_3}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_n_3}]
 ## dio0:4.p
set_property LOC W1 [get_ports {dio0_p_4}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_p_4}]
 ## dio0:4.n
set_property LOC Y1 [get_ports {dio0_n_4}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_n_4}]
 ## dio0:5.p
set_property LOC W2 [get_ports {dio0_p_5}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_p_5}]
 ## dio0:5.n
set_property LOC Y2 [get_ports {dio0_n_5}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_n_5}]
 ## dio0:6.p
set_property LOC AA1 [get_ports {dio0_p_6}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_p_6}]
 ## dio0:6.n
set_property LOC AB1 [get_ports {dio0_n_6}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_n_6}]
 ## dio0:7.p
set_property LOC Y4 [get_ports {dio0_p_7}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_p_7}]
 ## dio0:7.n
set_property LOC AA4 [get_ports {dio0_n_7}]
set_property IOSTANDARD LVDS_25 [get_ports {dio0_n_7}]
 ## dio1:0.p
set_property LOC T5 [get_ports {dio1_p}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_p}]
 ## dio1:0.n
set_property LOC U5 [get_ports {dio1_n}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_n}]
 ## dio1:1.p
set_property LOC V7 [get_ports {dio1_p_1}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_p_1}]
 ## dio1:1.n
set_property LOC W7 [get_ports {dio1_n_1}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_n_1}]
 ## dio1:2.p
set_property LOC U3 [get_ports {dio1_p_2}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_p_2}]
 ## dio1:2.n
set_property LOC V3 [get_ports {dio1_n_2}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_n_2}]
 ## dio1:3.p
set_property LOC V9 [get_ports {dio1_p_3}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_p_3}]
 ## dio1:3.n
set_property LOC V8 [get_ports {dio1_n_3}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_n_3}]
 ## dio1:4.p
set_property LOC AB3 [get_ports {dio1_p_4}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_p_4}]
 ## dio1:4.n
set_property LOC AB2 [get_ports {dio1_n_4}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_n_4}]
 ## dio1:5.p
set_property LOC R6 [get_ports {dio1_p_5}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_p_5}]
 ## dio1:5.n
set_property LOC T6 [get_ports {dio1_n_5}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_n_5}]
 ## dio1:6.p
set_property LOC U6 [get_ports {dio1_p_6}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_p_6}]
 ## dio1:6.n
set_property LOC V5 [get_ports {dio1_n_6}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_n_6}]
 ## dio1:7.p
set_property LOC AA5 [get_ports {dio1_p_7}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_p_7}]
 ## dio1:7.n
set_property LOC AB5 [get_ports {dio1_n_7}]
set_property IOSTANDARD LVDS_25 [get_ports {dio1_n_7}]
 ## urukul2_spi_p:0.clk
set_property LOC V4 [get_ports {urukul2_spi_p_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_p_clk}]
 ## urukul2_spi_p:0.mosi
set_property LOC Y3 [get_ports {urukul2_spi_p_mosi}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_p_mosi}]
 ## urukul2_spi_p:0.miso
set_property LOC W6 [get_ports {urukul2_spi_p_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_p_miso}]
 ## urukul2_spi_p:0.cs_n
set_property LOC Y8 [get_ports {urukul2_spi_p_cs_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_p_cs_n[0]}]
 ## urukul2_spi_p:0.cs_n
set_property LOC Y6 [get_ports {urukul2_spi_p_cs_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_p_cs_n[1]}]
 ## urukul2_spi_p:0.cs_n
set_property LOC AB7 [get_ports {urukul2_spi_p_cs_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_p_cs_n[2]}]
 ## urukul2_spi_n:0.clk
set_property LOC W4 [get_ports {urukul2_spi_n_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_n_clk}]
 ## urukul2_spi_n:0.mosi
set_property LOC AA3 [get_ports {urukul2_spi_n_mosi}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_n_mosi}]
 ## urukul2_spi_n:0.miso
set_property LOC W5 [get_ports {urukul2_spi_n_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_n_miso}]
 ## urukul2_spi_n:0.cs_n
set_property LOC Y7 [get_ports {urukul2_spi_n_cs_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_n_cs_n[0]}]
 ## urukul2_spi_n:0.cs_n
set_property LOC AA6 [get_ports {urukul2_spi_n_cs_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_n_cs_n[1]}]
 ## urukul2_spi_n:0.cs_n
set_property LOC AB6 [get_ports {urukul2_spi_n_cs_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_spi_n_cs_n[2]}]
 ## urukul2_dds_reset_sync_in:0.p
set_property LOC W9 [get_ports {urukul2_dds_reset_sync_in_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_dds_reset_sync_in_p}]
set_property IOB TRUE [get_ports {urukul2_dds_reset_sync_in_p}]
 ## urukul2_dds_reset_sync_in:0.n
set_property LOC Y9 [get_ports {urukul2_dds_reset_sync_in_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_dds_reset_sync_in_n}]
set_property IOB TRUE [get_ports {urukul2_dds_reset_sync_in_n}]
 ## urukul2_io_update:0.p
set_property LOC AA8 [get_ports {urukul2_io_update_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_io_update_p}]
 ## urukul2_io_update:0.n
set_property LOC AB8 [get_ports {urukul2_io_update_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_io_update_n}]
 ## urukul2_sw0:0.p
set_property LOC L14 [get_ports {urukul2_sw0_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_sw0_p}]
 ## urukul2_sw0:0.n
set_property LOC L15 [get_ports {urukul2_sw0_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_sw0_n}]
 ## urukul2_sw1:0.p
set_property LOC M15 [get_ports {urukul2_sw1_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_sw1_p}]
 ## urukul2_sw1:0.n
set_property LOC M16 [get_ports {urukul2_sw1_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_sw1_n}]
 ## urukul2_sw2:0.p
set_property LOC M18 [get_ports {urukul2_sw2_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_sw2_p}]
 ## urukul2_sw2:0.n
set_property LOC L18 [get_ports {urukul2_sw2_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_sw2_n}]
 ## urukul2_sw3:0.p
set_property LOC N18 [get_ports {urukul2_sw3_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_sw3_p}]
 ## urukul2_sw3:0.n
set_property LOC N19 [get_ports {urukul2_sw3_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul2_sw3_n}]
 ## urukul4_spi_p:0.clk
set_property LOC V18 [get_ports {urukul4_spi_p_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_p_clk}]
 ## urukul4_spi_p:0.mosi
set_property LOC Y21 [get_ports {urukul4_spi_p_mosi}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_p_mosi}]
 ## urukul4_spi_p:0.miso
set_property LOC V17 [get_ports {urukul4_spi_p_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_p_miso}]
 ## urukul4_spi_p:0.cs_n
set_property LOC W21 [get_ports {urukul4_spi_p_cs_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_p_cs_n[0]}]
 ## urukul4_spi_p:0.cs_n
set_property LOC AA18 [get_ports {urukul4_spi_p_cs_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_p_cs_n[1]}]
 ## urukul4_spi_p:0.cs_n
set_property LOC AA19 [get_ports {urukul4_spi_p_cs_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_p_cs_n[2]}]
 ## urukul4_spi_n:0.clk
set_property LOC V19 [get_ports {urukul4_spi_n_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_n_clk}]
 ## urukul4_spi_n:0.mosi
set_property LOC Y22 [get_ports {urukul4_spi_n_mosi}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_n_mosi}]
 ## urukul4_spi_n:0.miso
set_property LOC W17 [get_ports {urukul4_spi_n_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_n_miso}]
 ## urukul4_spi_n:0.cs_n
set_property LOC W22 [get_ports {urukul4_spi_n_cs_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_n_cs_n[0]}]
 ## urukul4_spi_n:0.cs_n
set_property LOC AB18 [get_ports {urukul4_spi_n_cs_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_n_cs_n[1]}]
 ## urukul4_spi_n:0.cs_n
set_property LOC AB20 [get_ports {urukul4_spi_n_cs_n[2]}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_spi_n_cs_n[2]}]
 ## urukul4_dds_reset_sync_in:0.p
set_property LOC AB21 [get_ports {urukul4_dds_reset_sync_in_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_dds_reset_sync_in_p}]
set_property IOB TRUE [get_ports {urukul4_dds_reset_sync_in_p}]
 ## urukul4_dds_reset_sync_in:0.n
set_property LOC AB22 [get_ports {urukul4_dds_reset_sync_in_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_dds_reset_sync_in_n}]
set_property IOB TRUE [get_ports {urukul4_dds_reset_sync_in_n}]
 ## urukul4_io_update:0.p
set_property LOC AA20 [get_ports {urukul4_io_update_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_io_update_p}]
 ## urukul4_io_update:0.n
set_property LOC AA21 [get_ports {urukul4_io_update_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_io_update_n}]
 ## urukul4_sw0:0.p
set_property LOC G17 [get_ports {urukul4_sw0_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_sw0_p}]
 ## urukul4_sw0:0.n
set_property LOC G18 [get_ports {urukul4_sw0_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_sw0_n}]
 ## urukul4_sw1:0.p
set_property LOC J20 [get_ports {urukul4_sw1_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_sw1_p}]
 ## urukul4_sw1:0.n
set_property LOC J21 [get_ports {urukul4_sw1_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_sw1_n}]
 ## urukul4_sw2:0.p
set_property LOC M21 [get_ports {urukul4_sw2_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_sw2_p}]
 ## urukul4_sw2:0.n
set_property LOC L21 [get_ports {urukul4_sw2_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_sw2_n}]
 ## urukul4_sw3:0.p
set_property LOC L16 [get_ports {urukul4_sw3_p}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_sw3_p}]
 ## urukul4_sw3:0.n
set_property LOC K16 [get_ports {urukul4_sw3_n}]
set_property IOSTANDARD LVDS_25 [get_ports {urukul4_sw3_n}]
 ## sampler6_adc_spi_p:0.clk
set_property LOC J19 [get_ports {sampler6_adc_spi_p_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_adc_spi_p_clk}]
 ## sampler6_adc_spi_p:0.miso
set_property LOC H17 [get_ports {sampler6_adc_spi_p_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_adc_spi_p_miso}]
set_property DIFF_TERM TRUE [get_ports {sampler6_adc_spi_p_miso}]
 ## sampler6_adc_spi_n:0.clk
set_property LOC H19 [get_ports {sampler6_adc_spi_n_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_adc_spi_n_clk}]
 ## sampler6_adc_spi_n:0.miso
set_property LOC H18 [get_ports {sampler6_adc_spi_n_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_adc_spi_n_miso}]
set_property DIFF_TERM TRUE [get_ports {sampler6_adc_spi_n_miso}]
 ## sampler6_pgia_spi_p:0.clk
set_property LOC J14 [get_ports {sampler6_pgia_spi_p_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_pgia_spi_p_clk}]
 ## sampler6_pgia_spi_p:0.mosi
set_property LOC J22 [get_ports {sampler6_pgia_spi_p_mosi}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_pgia_spi_p_mosi}]
 ## sampler6_pgia_spi_p:0.miso
set_property LOC H13 [get_ports {sampler6_pgia_spi_p_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_pgia_spi_p_miso}]
set_property DIFF_TERM TRUE [get_ports {sampler6_pgia_spi_p_miso}]
 ## sampler6_pgia_spi_p:0.cs_n
set_property LOC G15 [get_ports {sampler6_pgia_spi_p_cs_n}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_pgia_spi_p_cs_n}]
 ## sampler6_pgia_spi_n:0.clk
set_property LOC H14 [get_ports {sampler6_pgia_spi_n_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_pgia_spi_n_clk}]
 ## sampler6_pgia_spi_n:0.mosi
set_property LOC H22 [get_ports {sampler6_pgia_spi_n_mosi}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_pgia_spi_n_mosi}]
 ## sampler6_pgia_spi_n:0.miso
set_property LOC G13 [get_ports {sampler6_pgia_spi_n_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_pgia_spi_n_miso}]
set_property DIFF_TERM TRUE [get_ports {sampler6_pgia_spi_n_miso}]
 ## sampler6_pgia_spi_n:0.cs_n
set_property LOC G16 [get_ports {sampler6_pgia_spi_n_cs_n}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_pgia_spi_n_cs_n}]
 ## sampler6_cnv:0.p
set_property LOC K17 [get_ports {sampler6_cnv_p}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_cnv_p}]
 ## sampler6_cnv:0.n
set_property LOC J17 [get_ports {sampler6_cnv_n}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_cnv_n}]
 ## sampler6_sdr:0.p
set_property LOC H20 [get_ports {sampler6_sdr_p}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_sdr_p}]
 ## sampler6_sdr:0.n
set_property LOC G20 [get_ports {sampler6_sdr_n}]
set_property IOSTANDARD LVDS_25 [get_ports {sampler6_sdr_n}]
 ## zotino8_spi_p:0.clk
set_property LOC D17 [get_ports {zotino8_spi_p_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_p_clk}]
 ## zotino8_spi_p:0.mosi
set_property LOC A15 [get_ports {zotino8_spi_p_mosi}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_p_mosi}]
 ## zotino8_spi_p:0.miso
set_property LOC A18 [get_ports {zotino8_spi_p_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_p_miso}]
 ## zotino8_spi_p:0.cs_n
set_property LOC C13 [get_ports {zotino8_spi_p_cs_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_p_cs_n[0]}]
 ## zotino8_spi_p:0.cs_n
set_property LOC C14 [get_ports {zotino8_spi_p_cs_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_p_cs_n[1]}]
 ## zotino8_spi_n:0.clk
set_property LOC C17 [get_ports {zotino8_spi_n_clk}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_n_clk}]
 ## zotino8_spi_n:0.mosi
set_property LOC A16 [get_ports {zotino8_spi_n_mosi}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_n_mosi}]
 ## zotino8_spi_n:0.miso
set_property LOC A19 [get_ports {zotino8_spi_n_miso}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_n_miso}]
 ## zotino8_spi_n:0.cs_n
set_property LOC B13 [get_ports {zotino8_spi_n_cs_n[0]}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_n_cs_n[0]}]
 ## zotino8_spi_n:0.cs_n
set_property LOC C15 [get_ports {zotino8_spi_n_cs_n[1]}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_spi_n_cs_n[1]}]
 ## zotino8_ldac_n:0.p
set_property LOC E16 [get_ports {zotino8_ldac_n_p}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_ldac_n_p}]
 ## zotino8_ldac_n:0.n
set_property LOC D16 [get_ports {zotino8_ldac_n_n}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_ldac_n_n}]
 ## zotino8_clr_n:0.p
set_property LOC E22 [get_ports {zotino8_clr_n_p}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_clr_n_p}]
 ## zotino8_clr_n:0.n
set_property LOC D22 [get_ports {zotino8_clr_n_n}]
set_property IOSTANDARD LVDS_25 [get_ports {zotino8_clr_n_n}]
 ## user_led:0
set_property LOC P14 [get_ports {user_led}]
set_property IOSTANDARD LVCMOS25 [get_ports {user_led}]
 ## user_led:1
set_property LOC R19 [get_ports {user_led_1}]
set_property IOSTANDARD LVCMOS25 [get_ports {user_led_1}]
 ## user_led:2
set_property LOC R16 [get_ports {user_led_2}]
set_property IOSTANDARD LVCMOS25 [get_ports {user_led_2}]

set_property INTERNAL_VREF 0.750 [get_iobanks 35]

set_property LOC PLLE2_ADV_X0Y3 [get_cells PLLE2_BASE]

create_generated_clock -name icap_clk -source [get_pins BUFHCE/I] -edges {1 2 5} [get_pins BUFHCE/O]

set_false_path -quiet -through [get_pins -filter {REF_PIN_NAME == OQ || REF_PIN_NAME == TQ} -of [get_cells -filter {REF_NAME == OSERDESE2}]] -to [get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {REF_NAME == ISERDESE2}]]

create_clock -name sys_clk -period 8.0 [get_pins BUFG_6/O]

create_clock -name clk125_gtp_p -period 8.0 [get_nets clk125_gtp_p]

create_clock -name main_genericstandalone_txoutclk -period 16.0 [get_pins GTPE2_CHANNEL/TXOUTCLK]

create_clock -name main_genericstandalone_rxoutclk -period 16.0 [get_pins GTPE2_CHANNEL/RXOUTCLK]

create_clock -name cdr_clk_clean_p -period 8.0 [get_nets cdr_clk_clean_p]

set_clock_groups -group [get_clocks -include_generated_clocks sys_clk] -group [get_clocks -include_generated_clocks -of [get_nets bootstrap_clk]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks sys_clk] -group [get_clocks -include_generated_clocks -of [get_nets main_genericstandalone_genericstandalone_crg_pll_clk_bootstrap]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks sys_clk] -group [get_clocks -include_generated_clocks main_genericstandalone_txoutclk] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks sys_clk] -group [get_clocks -include_generated_clocks main_genericstandalone_rxoutclk] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks -of [get_nets bootstrap_clk]] -group [get_clocks -include_generated_clocks -of [get_nets main_genericstandalone_genericstandalone_crg_pll_clk_bootstrap]] -asynchronous

set_clock_groups -group [get_clocks -include_generated_clocks main_genericstandalone_txoutclk] -group [get_clocks -include_generated_clocks main_genericstandalone_rxoutclk] -asynchronous

set_false_path -quiet -to [get_nets -filter {mr_ff == TRUE}]

set_false_path -quiet -to [get_pins -filter {REF_PIN_NAME == PRE} -of [get_cells -filter {ars_ff1 == TRUE || ars_ff2 == TRUE}]]

set_max_delay 2 -quiet -from [get_pins -filter {REF_PIN_NAME == Q} -of [get_cells -filter {ars_ff1 == TRUE}]] -to [get_pins -filter {REF_PIN_NAME == D} -of [get_cells -filter {ars_ff2 == TRUE}]]