// SPDX-License-Identifier: MIT
// PPC64LE ALU operations for FEX JIT backend.
#include "Interface/Context/Context.h"
#include "Interface/Core/JIT/DebugData.h"
#include "Interface/Core/JIT/PPC64LE/JITClass.h"
#include "Interface/IR/PPC64Immediates.h"

namespace FEXCore::CPU {

using namespace PPC64Emitter::FPRegs;

// -------------------------------------------------------------------------
// IntegerNZCVCond: rewrite FU/FNU to VS/VC for integer-NZCV consumers.
//
// The dispatcher reuses CondClass::FU/FNU as the OF-set/OF-clear codes when
// it lowers x86 JO/JNO/CMOVO/CMOVNO/INTO/etc., because on AArch64 both FP
// "unordered" and integer "overflow" alias onto the same V flag. On PPC the
// two live in different bits — XER.OV (integer overflow) vs CR0.SO (FP
// unordered set by fcmpu) — so feeding FU straight into MapNZCVCC tests the
// wrong bit (CR0.SO) when the producer was an integer NZCV writer such as
// StoreNZCV or AddNZCV.
//
// Every IR op in this translation unit that reaches MapNZCVCC is a consumer
// of packed NZCV state (StoreNZCV routes V → XER.OV), so FU here always
// means "OF set" and must be remapped to VS. The FCmp follow-up case never
// uses NZCVSelect/CondJumpNZCV/etc.; FCmp consumers go through MapCC's FU
// path which still tests CR0.SO correctly.
static inline IR::CondClass IntegerNZCVCond(IR::CondClass C) {
  if (C == IR::CondClass::FU)  return IR::CondClass::VS;
  if (C == IR::CondClass::FNU) return IR::CondClass::VC;
  return C;
}

// -------------------------------------------------------------------------
// SplitAddisAddi: express a 33-bit-or-narrower signed addend as the (Hi, Lo)
// pair consumed by `addis rD, rA, Hi ; addi rD, rD, Lo`, which adds
// (Hi << 16) + Lo to rA. Both immediates are sign-extended by the hardware,
// so Lo being negative eats 0x10000 out of the high part — hence the
// `V - Lo` before the shift, which is the standard +1 correction to Hi when
// the low half has its top bit set. `V - Lo` is exact and always a multiple
// of 65536, and it is done in int64 so the near-INT32_MAX cases cannot wrap.
//
// Returns false when Hi does not fit a signed 16-bit field, i.e. whenever V
// is outside roughly +/-2^31; callers fall back to LoadConstant + add.
//
// NOTE for callers: addi/addis interpret an RA field of 0 as the literal
// value 0, not as GPR[r0]. Guest registers never map to r0 (it is the JIT's
// zero-index invariant), but callers still guard on the register index so a
// future allocator change cannot silently miscompile.
static inline bool SplitAddisAddi(int64_t V, int16_t& Hi, int16_t& Lo) {
  const int64_t L = static_cast<int16_t>(static_cast<uint16_t>(static_cast<uint64_t>(V)));
  const int64_t H = (V - L) >> 16;
  if (H < -32768 || H > 32767) return false;
  Hi = static_cast<int16_t>(H);
  Lo = static_cast<int16_t>(L);
  return true;
}

// -------------------------------------------------------------------------
// Rotate-and-mask AND lowering (FEX_PPCLOGICALIMM=0 kill switch).
//
// DEF_OP(And) used to materialise EVERY inline constant with LoadConstant and
// then `and`, which is up to five instructions of constant building on every
// execution of the block for something PPC encodes in one. The classification
// itself lives in Interface/IR/PPC64Immediates.h and is shared verbatim with
// the IR frontend's InlineLogical predicate -- that sharing is the point. If
// the two ever disagree the frontend inlines a constant this file then has to
// rebuild by hand, which is strictly worse than not inlining it at all, so
// there is exactly one definition of "PPC can mask with this".
//
// The worst case is the highest-frequency one. OpcodeDispatcher.cpp's 8/16-bit
// ALU promotion rewrites `and al,0x0F` into _And(i64, dst, 0xFFFFFFFFFFFFFF0F)
// -- a full-width AND with an inverted mask -- precisely because AArch64 folds
// such a constant into its `and` immediate for free. Here it lowers to a single
// `rldimi Dst, r0, 4, 56`: insert the zero register's low field over LE bits
// 4..7 and leave every other bit of Dst alone.
//
// Two invariants these forms must not break, both of which andi./andis. DO
// break and which is why they are banned from DEF_OP(And):
//   * CR0. Every rotate form here reaches EmitM/EmitMD with rc = 0
//     (CodeEmitter/PPC64LE/Emitter.h), so the packed NZCV that downstream
//     LoadNZCV consumers read out of CR0 survives.
//   * XER. None of these instructions writes XER at all, so XER.CA -- FEX's
//     canonical x86 CF storage when CFInverted is true, see the warning at the
//     top of DEF_OP(Ashr) -- is untouched.
//
// rldimi is a read-modify-write of its destination (RA <- inserted | RA & ~m),
// so Dst must already hold S1; that costs an `mr` when the allocator did not
// coalesce them. Two instructions instead of one is still the right trade
// against LoadConstant + and.
// -------------------------------------------------------------------------
static bool LogicalImmEnabled() {
  static const bool Enabled = [] {
    const char* Env = getenv("FEX_PPCLOGICALIMM");
    return !(Env && Env[0] == '0');
  }();
  return Enabled;
}

// Dst = S1 & Mask, using one or two rotate-and-mask instructions. Returns false
// when the mask is not a shape PPC can express, leaving the caller to fall back
// to LoadConstant + and.
//
// Is32Bit must be exactly `IROp->Size == i32Bit`: only there is the upper half
// of the result unobservable (Mask32Tail either zero-extends it or
// Compute32MaskElision proved it dead), which is what lets ClassifyAndMask
// judge the constant by its low 32 bits.
static bool EmitAndMask(PPC64Emitter::Emitter& E, PPC64Emitter::GPR Dst, PPC64Emitter::GPR S1, uint64_t Mask, bool Is32Bit) {
  if (!LogicalImmEnabled()) {
    return false;
  }
  using Kind = FEXCore::IR::PPC64::AndMaskKind;
  const auto Form = FEXCore::IR::PPC64::ClassifyAndMask(Mask, Is32Bit);
  switch (Form.Kind) {
  case Kind::None: return false;
  case Kind::Zero: E.li(Dst, 0); return true;
  case Kind::Move:
    if (Dst != S1) {
      E.mr(Dst, S1);
    }
    return true;
  case Kind::ClearLeft: E.rldicl(Dst, S1, 0, Form.MB); return true;
  case Kind::ClearRight: E.rldicr(Dst, S1, 0, Form.ME); return true;
  case Kind::Word: E.rlwinm(Dst, S1, 0, Form.MB, Form.ME); return true;
  case Kind::InsertZeroField:
    // rldimi reads Dst, so it has to be primed. r0 is the JIT's pinned zero
    // register (PPC64Dispatcher.cpp), and this is a plain RS field -- not one
    // of the D-form "RA == 0 means literal zero" positions -- so it really does
    // read GPR[0] == 0 and insert zeros.
    if (Dst != S1) {
      E.mr(Dst, S1);
    }
    E.rldimi(Dst, r0, Form.SH, Form.MB);
    return true;
  case Kind::ClearBoth:
    // Clear above the run, then below it. The second instruction reads Dst,
    // which the first has already written, so Dst aliasing S1 is fine.
    E.rldicl(Dst, S1, 0, Form.MB);
    E.rldicr(Dst, Dst, 0, Form.ME);
    return true;
  }
  return false;
}

// Record-form subset of the above, for the ops that MUST leave CR0 holding the
// AND result (AndWithFlags, TestNZ). Only rldicl. and rlwinm. exist as record
// forms in the emitter; rldicr/rldimi are Rc=0 only, so those mask classes fall
// through to LoadConstant + and. here rather than silently dropping the flags.
static bool EmitAndMaskRc(PPC64Emitter::Emitter& E, PPC64Emitter::GPR Dst, PPC64Emitter::GPR S1, uint64_t Mask, bool Is32Bit) {
  if (!LogicalImmEnabled()) {
    return false;
  }
  using Kind = FEXCore::IR::PPC64::AndMaskKind;
  const auto Form = FEXCore::IR::PPC64::ClassifyAndMask(Mask, Is32Bit);
  switch (Form.Kind) {
  case Kind::ClearLeft: E.rldicl_(Dst, S1, 0, Form.MB); return true;
  case Kind::Word: E.rlwinm_(Dst, S1, 0, Form.MB, Form.ME); return true;
  default: return false;
  }
}

// =========================================================================
// Constants and inline values
// =========================================================================

// FEX_NOCONSTCACHE: single parse point for the LastConstantCache kill switch.
// Declared in JITClass.h; read by the two emit-site consumers below and by
// CompileCode's post-handler lifecycle (the producers), so setting the env var
// both stops the cache being populated and stops it being read. Presence-
// enabled, matching the other field kill switches and the code-cache config-id
// hash.
bool PPC64JITCore::ConstCacheDisabled() {
  static const bool Disabled = getenv("FEX_NOCONSTCACHE") != nullptr;
  return Disabled;
}

// The exact value DEF_OP(EntrypointOffset) materialises. CompileCode's
// LastConstantCache lifecycle caches THIS, so the mask lives in one place: a
// second copy of `(IROp->Size == i32Bit) ? 0xFFFFFFFF : ~0` is precisely the
// kind of thing that drifts, and a cached value that differs from the emitted
// one by even one bit makes every subsequent addi off it silently wrong.
uint64_t PPC64JITCore::EntrypointOffsetValue(const IR::IROp_Header* IROp) const {
  auto Op = IROp->C<IR::IROp_EntrypointOffset>();
  const uint64_t Mask = (IROp->Size == IR::OpSize::i32Bit) ? 0xFFFF'FFFFull : ~0ULL;
  return (Entry + Op->Offset) & Mask;
}

DEF_OP(Constant) {
  auto Op  = IROp->C<IR::IROp_Constant>();
  auto Dst = GetReg(Node);
  // SMC Idea 4 (FEX_SMCSEMANTICPATCH): a constant the frontend tagged as the
  // immediate of a guest mov gets a fixed-width, repatchable window instead of
  // the ordinary value-dependent 1..5 instruction sequence. Untagged constants
  // (everything, with the flag off) take the unchanged path.
  // See Interface/Core/SMCSemanticPatch.h.
  if (Op->PatchSite != 0) {
    if (!TryInsertPatchableImmMove(Dst, Op->Constant, Op->PatchSite)) {
      LoadConstant(Dst, Op->Constant);
    }
    return;
  }

  // Last-constant delta: clustered constants (rip-relative coefficient
  // addresses in polynomial code load a fresh absolute address per use, all
  // in the same few pages) become one addi off the previous constant's
  // still-live register. Cache lifecycle (set/invalidate) lives in
  // CompileCode's post-handler switch; validity here means the register
  // provably still holds that value. FEX_NOCONSTCACHE is checked on the
  // consumer side as well as the producer side so the switch reads as one
  // predicate everywhere, rather than relying on "the producer never set it".
  // A guest RIP is rebased when cached code is installed, so with relocations
  // retained a plain constant never takes its delta from one.
  if (!ConstCacheDisabled() && LastConstantCache.Valid && !(RetainRelocations && LastConstantCache.GuestRIP)) {
    const int64_t Delta = static_cast<int64_t>(Op->Constant) - static_cast<int64_t>(LastConstantCache.Value);
    const GPR Base = GeneralRegisters[LastConstantCache.Reg];
    if (Delta >= -32768 && Delta <= 32767 && Base != r0 && Base != Dst) {
      addi(Dst, Base, static_cast<int16_t>(Delta));
      return;
    }
    if (Delta == 0 && Base != Dst) {
      mr(Dst, Base);
      return;
    }
  }

  LoadConstant(Dst, Op->Constant);
}

DEF_OP(EntrypointOffset) {
  auto Dst = GetReg(Node);
  // S3.7-C2: `Entry + Op->Offset` is a guest RIP baked into host constant-load
  // bytes; mirrors ARM64 JIT/ALUOps.cpp:67. The mask is applied at emit time so
  // the recorded value equals the emitted value — hence the shared helper (see
  // JITClass.h), which CompileCode's cache lifecycle also uses.
  const uint64_t Value = EntrypointOffsetValue(IROp);

  // Last-constant delta, same mechanism as DEF_OP(Constant) above and sound for
  // the same reason: LastConstantCache.Valid means the named dynamic RA
  // register provably still holds LastConstantCache.Value (CompileCode's
  // post-handler lifecycle invalidates on every op outside the verified
  // no-dynamic-GPR-write allowlist), and this op writes nothing but its own
  // dest, so it neither invalidates its own base nor anything else.
  //
  // This is the return address of every guest `call`, so it is on the hot
  // emission path of essentially every block, and consecutive entrypoint
  // offsets within one compile unit differ by a handful of bytes — well inside
  // addi's ±32K — so the delta form applies far more often here than it does
  // for arbitrary constants.
  //
  // ONLY on the variable-width path. With ExitRIPFixedWidth set (code caching
  // or FEX_SMCSEMANTICPATCH), InsertEntrypointRIPMove must emit the byte-exact
  // 20-byte LoadConstantFixed window plus its RELOC_GUEST_RIP_MOVE record,
  // because CodeCache::ApplyCodeRelocations re-emits into that window in place
  // on load. A one-instruction addi off a neighbouring register is neither 20
  // bytes nor self-contained (its base register's value is not knowable to the
  // relocation applier), so it must never appear there. The producer side is
  // gated on the same predicate, so a fixed-width unit never even populates a
  // cache entry from this op.
  //
  // With only the code cache on, the delta is taken between two guest RIPs of
  // this block, which the load base moves together, so the addi stays correct
  // after relocation. A plain constant's register is not a valid base there.
  if (!ExitRIPFixedWidth && !ConstCacheDisabled() && LastConstantCache.Valid &&
      (!RetainRelocations || (LastConstantCache.GuestRIP && IROp->Size != IR::OpSize::i32Bit))) {
    const int64_t Delta = static_cast<int64_t>(Value) - static_cast<int64_t>(LastConstantCache.Value);
    const GPR Base = GeneralRegisters[LastConstantCache.Reg];
    if (Base != r0 && Base != Dst) {
      if (Delta == 0) {
        mr(Dst, Base);
        return;
      }
      if (Delta >= -32768 && Delta <= 32767) {
        addi(Dst, Base, static_cast<int16_t>(Delta));
        return;
      }
    }
  }

  InsertEntrypointRIPMove(Dst, Value);
}

DEF_OP(InlineConstant)         { /* nop — handled by IsInlineConstant */ }
DEF_OP(InlineEntrypointOffset) { /* nop */ }

DEF_OP(CycleCounter) {
  auto Op = IROp->C<IR::IROp_CycleCounter>();
  if (Op->SelfSynchronizingLoads) {
    // The guest (RDTSCP) requires all prior instructions and loads to have
    // completed before the counter read. Power ISA Book II prescribes `isync`
    // for this: the timebase read may otherwise complete out of order.
    // Deliberately NOT preceded by `hwsync` — Book II only calls for that when
    // storage accesses must be ordered too, which this IR flag does not ask
    // for, and this handler also serves plain RDTSC where it would be pure cost.
    isync();
  }
  // mftb reads the 64-bit time base register (SPR 268)
  mftb(GetReg(Node));
}

// =========================================================================
// Basic integer ALU
// =========================================================================

DEF_OP(Add) {
  auto Op  = IROp->C<IR::IROp_Add>();
  auto Dst = GetReg(Node);
  auto S1Node = Op->Src1;
  auto S2Node = Op->Src2;
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(S1Node, &C1);
  bool S2Inline = IsInlineConstant(S2Node, &C2);
  if (S1Inline && S2Inline) {
    uint64_t Res = C1 + C2;
    if (IROp->Size == IR::OpSize::i32Bit) Res = static_cast<uint32_t>(Res);
    LoadConstant(Dst, Res);
    return;
  }
  if (S1Inline) {
    std::swap(S1Node, S2Node);
    std::swap(C1, C2);
    std::swap(S1Inline, S2Inline);
  }
  auto S1  = GetReg(S1Node);
  if (S2Inline) {
    uint64_t Const = C2;
    if (Const == 0) {
      if (Dst != S1) mr(Dst, S1);
    } else if (static_cast<int64_t>(Const) >= -32768 &&
               static_cast<int64_t>(Const) <= 32767) {
      addi(Dst, S1, static_cast<int16_t>(Const));
    } else {
      // 17..32-bit addends: addis + addi is two instructions and needs no
      // scratch register, versus LoadConstant (lis+ori, two instructions for
      // this range) plus a separate add. At i32Bit the result is masked to 32
      // bits below, so a constant whose bit 31 is set can be fed through as
      // its sign-extended int32 form — the low 32 bits of the sum are the
      // same either way.
      int64_t V = static_cast<int64_t>(Const);
      if (IROp->Size == IR::OpSize::i32Bit) {
        V = static_cast<int32_t>(static_cast<uint32_t>(Const));
      }
      int16_t Hi, Lo;
      if (S1.idx != 0 && SplitAddisAddi(V, Hi, Lo)) {
        addis(Dst, S1, Hi);
        addi(Dst, Dst, Lo);
      } else {
        LoadConstant(TMP4, Const);
        add(Dst, S1, TMP4);
      }
    }
  } else {
    add(Dst, S1, GetReg(S2Node));
  }
  if (IROp->Size == IR::OpSize::i32Bit) {
    // Mask to 32 bits (zero-extend) — elided when provably dead, see Mask32Tail
    Mask32Tail(Dst, Node);
  }
}

DEF_OP(Sub) {
  auto Op  = IROp->C<IR::IROp_Sub>();
  auto Dst = GetReg(Node);

  // FEX_SPINCOLLAPSE batched budget decrement (contract at kSpinCollapseK,
  // JITClass.h; matcher in AnalyzeSpinLoops). new = (old >u K) ? old-K : 0 —
  // exact 0 on the budget-exhausted exit, K-granular descent otherwise.
  // cmpldi targets cr7 (CR0 = packed NZCV) and nothing here touches XER.
  if (IsSpinCollapseSub(Node)) {
    auto S1 = GetReg(Op->Src1);
    // Width follows the op, as in EmitCompare: at i32Bit the budget register
    // is a canonical zero-extended 32-bit value, and cmplwi states that
    // directly rather than relying on the upper half being clean.
    if (IROp->Size == IR::OpSize::i32Bit) {
      cmplwi(cr(7), S1, kSpinCollapseK);
    } else {
      cmpldi(cr(7), S1, kSpinCollapseK);
    }
    addi(TMP1, S1, -static_cast<int16_t>(kSpinCollapseK));
    li(TMP2, 0);
    // cr7.GT = CR bit 29: old >u K selects old-K, else 0.
    isel(Dst, TMP1, TMP2, 29);
    if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
    return;
  }

  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);

  if (S1Inline && S2Inline) {
    uint64_t Res = C1 - C2;
    if (IROp->Size == IR::OpSize::i32Bit) Res = static_cast<uint32_t>(Res);
    LoadConstant(Dst, Res);
    return;
  }

  if (S2Inline) {
    auto S1 = GetReg(Op->Src1);
    if (C2 == 0) {
      if (Dst != S1) mr(Dst, S1);
    } else {
      // Dst = Src1 - C2  →  addi/subf with negated constant
      int64_t NegC = static_cast<int64_t>(~C2 + 1);
      if (NegC >= -32768 && NegC <= 32767) {
        addi(Dst, S1, static_cast<int16_t>(NegC));
      } else {
        // Same addis+addi form as DEF_OP(Add): subtracting C2 is adding -C2,
        // and at i32Bit only the low 32 bits survive the mask below, so the
        // int32-truncated negation is equivalent there.
        int64_t V = NegC;
        if (IROp->Size == IR::OpSize::i32Bit) {
          V = static_cast<int32_t>(static_cast<uint32_t>(NegC));
        }
        int16_t Hi, Lo;
        if (S1.idx != 0 && SplitAddisAddi(V, Hi, Lo)) {
          addis(Dst, S1, Hi);
          addi(Dst, Dst, Lo);
        } else {
          LoadConstant(TMP4, C2);
          subf(Dst, TMP4, S1);
        }
      }
    }
  } else if (S1Inline) {
    // Dst = C1 - Src2. _Sub is a value-only op — it MUST NOT touch XER.CA
    // (canonical x86 CF storage when CFInverted=true). PPC's subfic sets CA;
    // route through subf via a TMP register instead, even for small immediates.
    auto S2 = GetReg(Op->Src2);
    if (C1 == 0) {
      neg(Dst, S2);
    } else {
      LoadConstant(TMP4, C1);
      subf(Dst, S2, TMP4);
    }
  } else {
    auto S1 = GetReg(Op->Src1);
    subf(Dst, GetReg(Op->Src2), S1);  // subf RT,RA,RB → RT = RB - RA
  }
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(Neg) {
  // Predicated negation: Dest = Cond ? -Src : Src.  Cond is decoded against
  // the architecturally packed NZCV state (set by SubNZCV / NZCV-producing
  // ALU ops earlier in the block). For the unconditional default
  // CondClass::AL we simply negate.
  auto Op  = IROp->C<IR::IROp_Neg>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  if (Op->Cond == IR::CondClass::AL) {
    neg(Dst, Src);
  } else {
    // Conditional: Dst = Cond ? -Src : Src, branch-free via isel. isel reads
    // both source operands before writing RT, so Dst aliasing Src is fine and
    // the old mr/bc/mr dance (plus its Label and forward branch) is
    // unnecessary. The condition is decoded from the architecturally packed
    // NZCV in CR0 that a preceding *NZCV op set, and CC.BI is an absolute CR
    // bit index in CR0's 0..3 range, which is what isel's BC field wants.
    //
    // A branch here would be the worst case for it: a data-dependent condition
    // feeding pure dataflow, i.e. unpredictable. That is the same reasoning
    // recorded at DEF_OP(NZCVSelect), where making the analogous select
    // branchy was measured as a 5.7 ns/op regression.
    //
    // isel's RA = 0 encoding means literal zero rather than GPR[r0], so a
    // source in the RA slot must not be r0 — TMP4 is r6 and Src is a mapped
    // guest register, neither of which is r0.
    neg(TMP4, Src);
    auto CC = MapNZCVCC(IntegerNZCVCond(Op->Cond));
    iselcc(Dst, CC, TMP4, Src);
  }
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(Not) {
  auto Op  = IROp->C<IR::IROp_Not>();
  auto Dst = GetReg(Node);
  not_(Dst, GetReg(Op->Src));
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(Mul) {
  auto Op  = IROp->C<IR::IROp_Mul>();
  auto Dst = GetReg(Node);
  auto S1Node = Op->Src1;
  auto S2Node = Op->Src2;
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(S1Node, &C1);
  bool S2Inline = IsInlineConstant(S2Node, &C2);
  if (S1Inline && S2Inline) {
    uint64_t Res = C1 * C2;
    if (IROp->Size == IR::OpSize::i32Bit) Res = static_cast<uint32_t>(Res);
    LoadConstant(Dst, Res);
    return;
  }
  if (S1Inline) {
    std::swap(S1Node, S2Node);
    std::swap(C1, C2);
    std::swap(S1Inline, S2Inline);
  }
  auto S1  = GetReg(S1Node);
  if (S2Inline &&
      static_cast<int64_t>(C2) >= -32768 &&
      static_cast<int64_t>(C2) <= 32767) {
    mulli(Dst, S1, static_cast<int16_t>(C2));
  } else {
    GPR S2 = S2Inline
               ? (LoadConstant(TMP4, C2), TMP4)
               : GetReg(S2Node);
    if (IROp->Size <= IR::OpSize::i32Bit)
      mullw(Dst, S1, S2);
    else
      mulld(Dst, S1, S2);
  }
  // mullw/mulli sign-extend the 32-bit product into bits 0..31.
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(UMul) {
  auto Op  = IROp->C<IR::IROp_UMul>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  if (IROp->Size <= IR::OpSize::i32Bit)
    mullw(Dst, S1, S2);
  else
    mulld(Dst, S1, S2);
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(UMull) {
  auto Op  = IROp->C<IR::IROp_UMull>();
  // Zero-extend both sources to 32-bit then multiply to 64-bit
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  // Mask to 32 bits
  rldicl(TMP1, S1, 0, 32);
  rldicl(TMP2, S2, 0, 32);
  mulld(Dst, TMP1, TMP2);
}

DEF_OP(SMull) {
  auto Op  = IROp->C<IR::IROp_SMull>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  // Sign-extend sources from 32 to 64 bit
  extsw(TMP1, S1);
  extsw(TMP2, S2);
  mulld(Dst, TMP1, TMP2);
}

DEF_OP(MulH) {
  // PPC `mulhd` returns upper 64 of a 64x64→128 product. For 32-bit MulH we
  // need upper 32 of a 32x32→64 product (mulhw), and for 16/8-bit the upper
  // half of a same-width signed product. Use mulhw for 32-bit, otherwise
  // sign-extend the operands and shift down for 16/8 (mulhw doesn't exist for
  // narrower widths).
  auto Op  = IROp->C<IR::IROp_MulH>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  switch (IROp->Size) {
  case IR::OpSize::i8Bit:
    // Signed 8x8→16 product fits in 16 bits. mulld of sign-extended-64 inputs
    // yields a 64-bit sign-extended version of the 16-bit signed product.
    // Logical right by 8 then mask low 8 == arithmetic right by 8 + mask
    // (because bits 16..63 are already sign-fill). Avoids sradi (which would
    // clobber XER.CA = canonical x86 CF under CFInverted=true).
    extsb(TMP1, S1);
    extsb(TMP2, S2);
    mulld(Dst, TMP1, TMP2);
    // (Dst >> 8) & 0xFF in one rotate-and-mask: rldicl RA,RS,sh,mb computes
    // ROTL64(RS, sh) & MASK(mb, 63), so sh = 56 (= 64 - 8) brings bits 15:8
    // down to 7:0 and mb = 56 keeps exactly those low 8 bits. The two-step
    // srdi-then-clear this replaces produced the identical value.
    rldicl(Dst, Dst, 56, 56);
    break;
  case IR::OpSize::i16Bit:
    // Same trick: 16x16→32 signed product, sign-extended to 64 by mulld.
    // Logical right by 16 == arithmetic right by 16 in the low 32 bits.
    extsh(TMP1, S1);
    extsh(TMP2, S2);
    mulld(Dst, TMP1, TMP2);
    rldicl(Dst, Dst, 48, 48);   // (Dst >> 16) & 0xFFFF, one rotate-and-mask
    break;
  case IR::OpSize::i32Bit:
    mulhw(Dst, S1, S2);
    rldicl(Dst, Dst, 0, 32);
    break;
  default:
    mulhd(Dst, S1, S2);
    break;
  }
}

DEF_OP(UMulH) {
  // Same width-dispatch as MulH, but with mulhwu / unsigned masking. For
  // 8/16-bit there's no native PPC mulhwu narrower than 32-bit, so do the
  // multiply at 64-bit width on zero-extended operands and shift down.
  auto Op  = IROp->C<IR::IROp_UMulH>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  switch (IROp->Size) {
  case IR::OpSize::i8Bit:
    rldicl(TMP1, S1, 0, 56);
    rldicl(TMP2, S2, 0, 56);
    mulld(Dst, TMP1, TMP2);
    rldicl(Dst, Dst, 56, 56);   // (Dst >> 8) & 0xFF, one rotate-and-mask
    break;
  case IR::OpSize::i16Bit:
    rldicl(TMP1, S1, 0, 48);
    rldicl(TMP2, S2, 0, 48);
    mulld(Dst, TMP1, TMP2);
    rldicl(Dst, Dst, 48, 48);   // (Dst >> 16) & 0xFFFF, one rotate-and-mask
    break;
  case IR::OpSize::i32Bit:
    mulhwu(Dst, S1, S2);
    rldicl(Dst, Dst, 0, 32);
    break;
  default:
    mulhdu(Dst, S1, S2);
    break;
  }
}

// Div and UDiv are flag-neutral: IR.json gives them no flag semantics,
// DeadFlagCalculationElimination does not classify them as flag writers, and
// the upstream arm64 backend spills and refills NZCV around the long-division
// helper call it makes. The 128/64 lowerings below use cmpdi/cmpld and
// sradi/subfic/subfze/subfc/subfe, which write CR0 (guest N/Z) and XER.CA
// (guest C). They never write OV or SO. So those two paths save CR0 and CA on
// entry and put them back on exit, without an XER mtspr:
//   save:    subfe TMP1, r0, r0 = CA - 1 (carry-out == carry-in), mfocrf CR0
//   restore: addi +1 gives CA as 0/1, SetCAFromBit, mtocrf CR0
// Red-zone slots -56/-64 hold them; -8..-24 are used by other ops and
// -40/-48 by the signed path's sign masks.
void PPC64JITCore::SaveCR0AndCA() {
  subfe(TMP1, r0, r0);
  std(TMP1, -56, r1);
  mfocrf(TMP1, 0x80);
  std(TMP1, -64, r1);
}

void PPC64JITCore::RestoreCR0AndCA() {
  ld(TMP1, -56, r1);
  addi(TMP1, TMP1, 1);
  SetCAFromBit(TMP1, TMP1);
  ld(TMP1, -64, r1);
  mtocrf(0x80, TMP1);
}

DEF_OP(Div) {
  // x86 div/idiv: dividend = (Upper:Lower) at 2x op size, divisor at op size.
  // For 32-bit: 64-bit signed dividend / 32-bit signed divisor → 32-bit quotient/remainder.
  //   (PPC has no native 64/32 → 32 idiv; combine into a sign-extended 64-bit
  //    dividend, divide via divd, mask result.) For 64-bit dividend, FEX emits
  //    a runtime helper — handle the common case here, fall through for 64-bit
  //    long-div which needs 128-bit dividend support.
  auto Op      = IROp->C<IR::IROp_Div>();
  auto Lower   = GetReg(Op->Lower);
  auto Divisor = GetReg(Op->Divisor);
  auto Quotient  = GetReg(Op->OutQuotient);
  auto Remainder = GetReg(Op->OutRemainder);
  bool LongDiv = !Op->Upper.IsInvalid();

  if (IROp->Size <= IR::OpSize::i32Bit) {
    // x86 16-bit IDIV: dividend = signed 32-bit (DX << 16) | AX, then signed
    // divide by sign-extended divisor16.
    // x86 32-bit IDIV: dividend = signed 64-bit (EDX << 32) | EAX, signed
    // divide by sign-extended divisor32.
    // Lower/Upper come in as full 64-bit values; mask per operand size before
    // composing, sign-extend the divisor and the i16-case composition to i64.
    const bool Is16 = (IROp->Size == IR::OpSize::i16Bit);
    const uint32_t MaskBits = Is16 ? 48 : 32;
    const uint32_t Shift    = Is16 ? 16 : 32;
    if (LongDiv) {
      auto Upper = GetReg(Op->Upper);
      rldicl(TMP4, Lower, 0, MaskBits);            // TMP4 = Lower & op-size mask
      rldicl(TMP3, Upper, 0, MaskBits);            // TMP3 = Upper & op-size mask
      sldi  (TMP1, TMP3,  Shift);                   // TMP1 = Upper << op-width
      or_   (TMP1, TMP1,  TMP4);
      if (Is16) {
        // i16 composition lives in the low 32; sign-extend to i64.
        extsw(TMP1, TMP1);
      }
    } else if (Is16) {
      extsh(TMP1, Lower);                           // sign-extend i16 to i64
    } else {
      extsw(TMP1, Lower);                           // sign-extend i32 to i64
    }
    if (Is16) extsh(TMP4, Divisor);
    else      extsw(TMP4, Divisor);
    if (LongDiv && !Is16) {
      // True 64/32 EDX:EAX composition — needs the doubleword divide.
      divd(Quotient, TMP1, TMP4);
      mulld(TMP3, Quotient, TMP4);
    } else {
      // Dividend fits in signed 32 bits (16-bit composition, or an i32 whose
      // Upper the post-RA merge proved a sign-extension): word divide, which
      // POWER8 completes in roughly half divd's worst case — and a negative
      // sign-extended dividend has 64 significant bits, denying divd any
      // magnitude early-out. TMP1 holds the exact sign-extended dividend and
      // mullw the exact 32x32 signed product, so the 64-bit subf remainder
      // is exact; the masks below keep only the low 32 either way. divw's
      // undefined-on-overflow/zero cases match divd's (PPC never traps).
      divw(Quotient, TMP1, TMP4);
      mullw(TMP3, Quotient, TMP4);
    }
    subf(Remainder, TMP3, TMP1);
    rldicl(Quotient,  Quotient,  0, 32);
    rldicl(Remainder, Remainder, 0, 32);
  } else if (LongDiv) {
    // Real signed 128/64 divide: (Upper:Lower) / Divisor.
    //   1) Save sign masks (dividend = sign(Upper); quotient = sign XOR).
    //   2) Take |dividend| as a 128-bit pair, |divisor| as 64-bit.
    //   3) Run the unsigned divdeu+divdu+correction sequence (same as
    //      DEF_OP(UDiv)'s 64-bit long path).
    //   4) Negate quotient if signs differed; negate remainder if dividend
    //      was negative (x86 rem takes the dividend's sign).
    //
    // Red-zone slots -40/-48 hold the saved sign masks across the divide;
    // -8/-16/-24 are reserved by other ops, so stay below -32.
    auto Upper = GetReg(Op->Upper);

    SaveCR0AndCA();
    sradi(TMP1, Upper, 63);                   // dividend sign mask (-1 or 0)
    sradi(TMP2, Divisor, 63);                 // divisor  sign mask
    xor_(TMP3, TMP1, TMP2);                   // quotient sign mask
    std(TMP1, -40, r1);
    std(TMP3, -48, r1);

    // abs(Divisor) → TMP3
    xor_(TMP3, Divisor, TMP2);
    subf(TMP3, TMP2, TMP3);

    // abs(Upper:Lower) → (TMP2=abs_Upper, TMP4=abs_Lower) via two-word negate.
    Label NotNegDividend, AfterAbs;
    cmpdi(Upper, 0);
    bc(CC_GE, &NotNegDividend);
    subfic(TMP4, Lower, 0);                   // TMP4 = -Lower, CA = (Lower==0)
    subfze(TMP2, Upper);                      // TMP2 = -Upper - 1 + CA
    b(&AfterAbs);
    Bind(&NotNegDividend);
    mr(TMP4, Lower);
    mr(TMP2, Upper);
    Bind(&AfterAbs);

    // Unsigned 128/64 via POWER8 divdeu + divdu + at-most-one correction.
    divdeu(TMP1, TMP2, TMP3);                 // q1 = (abs_Upper * 2^64) / abs_Div
    divdu(TMP2, TMP4, TMP3);                  // q2 = abs_Lower / abs_Div
    add(TMP1, TMP1, TMP2);                    // tentative quotient
    mulld(TMP2, TMP1, TMP3);                  // (tentative * abs_Div) low 64
    subf(TMP2, TMP2, TMP4);                   // rem_lo = abs_Lower - mul_lo

    Label NoCorrection;
    cmpld(TMP2, TMP3);
    bc(CC_ULT, &NoCorrection);
    addi(TMP1, TMP1, 1);
    subf(TMP2, TMP3, TMP2);
    Bind(&NoCorrection);

    // Re-apply signs. xor+subf is the standard "conditional negate by mask"
    // idiom: value^mask - mask = value if mask==0, -value if mask==-1.
    ld(TMP3, -48, r1);                         // quotient sign mask
    ld(TMP4, -40, r1);                         // dividend sign mask
    xor_(TMP1, TMP1, TMP3);
    subf(Quotient, TMP3, TMP1);
    xor_(TMP2, TMP2, TMP4);
    subf(Remainder, TMP4, TMP2);
    RestoreCR0AndCA();
  } else {
    divd(Quotient, Lower, Divisor);
    mulld(TMP4, Quotient, Divisor);
    subf(Remainder, TMP4, Lower);
  }
}

DEF_OP(UDiv) {
  auto Op      = IROp->C<IR::IROp_UDiv>();
  auto Lower   = GetReg(Op->Lower);
  auto Divisor = GetReg(Op->Divisor);
  auto Quotient  = GetReg(Op->OutQuotient);
  auto Remainder = GetReg(Op->OutRemainder);
  bool LongDiv = !Op->Upper.IsInvalid();

  if (IROp->Size <= IR::OpSize::i32Bit) {
    // x86 16-bit DIV: dividend = (DX << 16) | AX (32-bit composition).
    // x86 32-bit DIV: dividend = (EDX << 32) | EAX (64-bit composition).
    // RAX/RDX may carry stale upper bits from prior 64-bit writes (dispatcher
    // LoadGPRRegister returns full 64; per-op masking is the JIT's job).
    // Earlier code unconditionally masked to 32 / shifted by 32 — wrong for
    // i16: a `div word` after `mov rax, <64-bit>; mov ax, <16>; cwd` would
    // pull RAX[16..31] into the dividend instead of zeroing them.
    const uint32_t MaskBits = (IROp->Size == IR::OpSize::i16Bit) ? 48 : 32;
    const uint32_t Shift    = (IROp->Size == IR::OpSize::i16Bit) ? 16 : 32;
    if (LongDiv) {
      auto Upper = GetReg(Op->Upper);
      rldicl(TMP4, Lower, 0, MaskBits);            // TMP4 = Lower & operand-size mask
      rldicl(TMP3, Upper, 0, MaskBits);            // TMP3 = Upper & operand-size mask
      sldi  (TMP1, TMP3,  Shift);                  // TMP1 = Upper << operand-width
      or_   (TMP1, TMP1,  TMP4);
    } else {
      rldicl(TMP1, Lower, 0, MaskBits);
    }
    rldicl(TMP4, Divisor, 0, MaskBits);
    if (LongDiv && IROp->Size != IR::OpSize::i16Bit) {
      // True 64/32 EDX:EAX composition — needs the doubleword divide.
      divdu(Quotient, TMP1, TMP4);
      mulld(TMP3, Quotient, TMP4);
    } else {
      // Dividend fits in 32 bits (16-bit composition, or an i32 whose Upper
      // the post-RA merge proved zero): word divide. divwu's worst-case
      // latency on POWER8 is roughly half divdu's, and a zero-extended
      // 32-bit value gives divdu no early-out to compensate. mullw's low 32
      // product bits match mulld's for any signedness, and only the low 32
      // of Quotient/Remainder survive the masks below.
      divwu(Quotient, TMP1, TMP4);
      mullw(TMP3, Quotient, TMP4);
    }
    subf(Remainder, TMP3, TMP1);
    rldicl(Quotient,  Quotient,  0, 32);
    rldicl(Remainder, Remainder, 0, 32);
  } else if (LongDiv) {
    // 64-bit unsigned long-div: (Upper:Lower) / Divisor, with Upper < Divisor
    // (the latter is x86's invariant — otherwise quotient overflows and the
    // hardware raises #DE; the dispatcher filters that case).
    //
    // PPC has no native 128/64 divide, but POWER8 has divdeu (extended
    // unsigned divide) which computes (rA << 64) / rB. Combined with
    // divdu(Lower, Divisor) the sum q1+q2 lands within {Q, Q-1} of the true
    // quotient. One correction step (compare remainder against Divisor)
    // recovers the exact answer.
    auto Upper = GetReg(Op->Upper);
    SaveCR0AndCA();
    divdeu(TMP1, Upper, Divisor);            // q1 = floor(Upper * 2^64 / Divisor)
    divdu(TMP2, Lower, Divisor);              // q2 = floor(Lower / Divisor)
    add(TMP1, TMP1, TMP2);                    // tentative = q1 + q2

    // The remainder MUST be computed as a full 128-bit subtract. Computing it
    // in 64 bits is wrong for large divisors and was a live bug: guest
    // `__uint128_t % v` returned a quotient exactly one too low.
    //
    // Why. When tentative == Q-1 the pre-correction remainder is R + Divisor,
    // and since R < Divisor that is bounded only by 2*Divisor. For any
    // Divisor > 2^63 that exceeds 2^64 and wraps, so a 64-bit
    // `Lower - (tentative*Divisor mod 2^64)` produces a small value, the
    // `rem >= Divisor` test reads false, the correction is skipped, and both
    // outputs are wrong. Concretely Divisor = 2^63+1 with a true remainder of
    // 2^63-1 gives R+Divisor = 2^64, which wraps to 0.
    //
    // This is reachable from ordinary guest code. libgcc's __udivmodti4
    // NORMALISES the divisor so its high bit is set before dividing, which
    // puts the effective 64-bit divisor above 2^63 by construction — so every
    // 128-bit divide or modulo through the general path hit it. Found via
    // stress-ng --vecmath, isolated to `a %= v23` on __uint128_t.
    //
    // Not a problem on the signed path above: a signed 64-bit divisor has
    // magnitude <= 2^63, so R + |Divisor| < 2^64 and cannot wrap.
    //
    // Fix: compute the 128-bit product and subtract with borrow. Because x86
    // guarantees Upper < Divisor for a non-#DE divide, the true remainder is
    // < 2*Divisor < 2^65, so rem_hi is exactly 0 or 1 — a non-zero high word
    // means the remainder already exceeds 2^64 > Divisor and correction is
    // required without inspecting rem_lo at all.
    mulld (TMP4, TMP1, Divisor);              // prod_lo = (tentative*Divisor) low
    mulhdu(TMP3, TMP1, Divisor);              // prod_hi = (tentative*Divisor) high
    subfc (TMP4, TMP4, Lower);                // rem_lo = Lower - prod_lo, sets CA
    subfe (TMP3, TMP3, Upper);                // rem_hi = Upper - prod_hi - borrow

    Label DoCorrection, NoCorrection;
    cmpldi(TMP3, 0);
    bc(CC_NE, &DoCorrection);                 // rem_hi != 0 -> rem >= 2^64 > Divisor
    cmpld(TMP4, Divisor);
    bc(CC_ULT, &NoCorrection);
    Bind(&DoCorrection);
    addi(TMP1, TMP1, 1);
    subf(TMP4, Divisor, TMP4);
    Bind(&NoCorrection);

    or_(Quotient,  TMP1, TMP1);               // mr Quotient,  TMP1
    or_(Remainder, TMP4, TMP4);               // mr Remainder, TMP4
    RestoreCR0AndCA();
  } else {
    divdu(Quotient, Lower, Divisor);
    mulld(TMP4, Quotient, Divisor);
    subf(Remainder, TMP4, Lower);
  }
}

// =========================================================================
// Logical
// =========================================================================

DEF_OP(Or) {
  auto Op  = IROp->C<IR::IROp_Or>();
  auto Dst = GetReg(Node);
  auto S1Node = Op->Src1;
  auto S2Node = Op->Src2;
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(S1Node, &C1);
  bool S2Inline = IsInlineConstant(S2Node, &C2);
  if (S1Inline && S2Inline) {
    uint64_t Res = C1 | C2;
    if (IROp->Size == IR::OpSize::i32Bit) Res = static_cast<uint32_t>(Res);
    LoadConstant(Dst, Res);
    return;
  }
  if (S1Inline) {
    std::swap(S1Node, S2Node);
    std::swap(C1, C2);
    std::swap(S1Inline, S2Inline);
  }
  auto S1  = GetReg(S1Node);
  if (S2Inline) {
    uint64_t Const = C2;
    if (Const == 0) {
      if (Dst != S1) mr(Dst, S1);
    } else if ((Const & 0xFFFF) == Const) {
      ori(Dst, S1, static_cast<uint16_t>(Const));
    } else if ((Const & 0xFFFF0000ull) == Const) {
      oris(Dst, S1, static_cast<uint16_t>(Const >> 16));
    } else if (LogicalImmEnabled() && Const <= 0xFFFFFFFFull) {
      // Both halves non-zero (either-half-zero was handled above). oris+ori is
      // two instructions with no scratch and no allocatable register; the
      // LoadConstant path below needs two to three (lis+ori, plus clrldi once
      // bit 31 is set, because LoadImm32 sign-extends) AND the register-form
      // `or`. Neither instruction sets Rc or touches XER, so this keeps the
      // flag-neutrality DEF_OP(Or) is required to have.
      oris(Dst, S1, static_cast<uint16_t>(Const >> 16));
      ori(Dst, Dst, static_cast<uint16_t>(Const & 0xFFFF));
    } else {
      LoadConstant(TMP4, Const);
      or_(Dst, S1, TMP4);
    }
  } else {
    or_(Dst, S1, GetReg(S2Node));
  }
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(And) {
  // Plain `_And` is flag-neutral — avoid PPC `andi.`/`andis.` (always Rc=1)
  // because they wipe CR0 and that breaks downstream LoadNZCV consumers.
  // The rotate-and-mask forms EmitAndMask emits are Rc=0 and write no XER, so
  // they are legal here where the andi. family is not — see the block comment
  // above EmitAndMask.
  auto Op  = IROp->C<IR::IROp_And>();
  auto Dst = GetReg(Node);
  auto S1Node = Op->Src1;
  auto S2Node = Op->Src2;
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(S1Node, &C1);
  bool S2Inline = IsInlineConstant(S2Node, &C2);
  if (S1Inline && S2Inline) {
    uint64_t Res = C1 & C2;
    if (IROp->Size == IR::OpSize::i32Bit) Res = static_cast<uint32_t>(Res);
    LoadConstant(Dst, Res);
    return;
  }
  if (S1Inline) {
    std::swap(S1Node, S2Node);
    std::swap(C1, C2);
    std::swap(S1Inline, S2Inline);
  }
  auto S1  = GetReg(S1Node);
  if (S2Inline) {
    uint64_t Const = C2;
    if (!EmitAndMask(*this, Dst, S1, Const, IROp->Size == IR::OpSize::i32Bit)) {
      LoadConstant(TMP4, Const);
      and_(Dst, S1, TMP4);
    }
  } else {
    and_(Dst, S1, GetReg(S2Node));
  }
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(Xor) {
  auto Op  = IROp->C<IR::IROp_Xor>();
  auto Dst = GetReg(Node);
  auto S1Node = Op->Src1;
  auto S2Node = Op->Src2;
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(S1Node, &C1);
  bool S2Inline = IsInlineConstant(S2Node, &C2);
  if (S1Inline && S2Inline) {
    uint64_t Res = C1 ^ C2;
    if (IROp->Size == IR::OpSize::i32Bit) Res = static_cast<uint32_t>(Res);
    LoadConstant(Dst, Res);
    return;
  }
  if (S1Inline) {
    std::swap(S1Node, S2Node);
    std::swap(C1, C2);
    std::swap(S1Inline, S2Inline);
  }
  auto S1  = GetReg(S1Node);
  if (S2Inline) {
    uint64_t Const = C2;
    if (Const == 0) {
      if (Dst != S1) mr(Dst, S1);
    } else if ((Const & 0xFFFF) == Const) {
      xori(Dst, S1, static_cast<uint16_t>(Const));
    } else if ((Const & 0xFFFF0000ull) == Const) {
      xoris(Dst, S1, static_cast<uint16_t>(Const >> 16));
    } else if (LogicalImmEnabled() && Const <= 0xFFFFFFFFull) {
      // Same two-instruction, no-scratch, no-register form as DEF_OP(Or); the
      // two halves are disjoint bit ranges so the XORs compose.
      xoris(Dst, S1, static_cast<uint16_t>(Const >> 16));
      xori(Dst, Dst, static_cast<uint16_t>(Const & 0xFFFF));
    } else {
      LoadConstant(TMP4, Const);
      xor_(Dst, S1, TMP4);
    }
  } else {
    xor_(Dst, S1, GetReg(S2Node));
  }
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(Andn) {
  // Andn = Src1 & ~Src2
  auto Op  = IROp->C<IR::IROp_Andn>();
  auto Dst = GetReg(Node);
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);
  if (S1Inline && S2Inline) {
    uint64_t Res = C1 & ~C2;
    if (IROp->Size == IR::OpSize::i32Bit) Res = static_cast<uint32_t>(Res);
    LoadConstant(Dst, Res);
    return;
  }
  GPR S1;
  if (S1Inline) {
    LoadConstant(TMP3, C1);
    S1 = TMP3;
  } else {
    S1 = GetReg(Op->Src1);
  }
  if (S2Inline) {
    // The mask actually applied is ~C2, so that is what gets classified —
    // and it is the more likely of the two to be a contiguous run, because
    // `Andn` is how the dispatcher spells "clear these bits".
    if (!EmitAndMask(*this, Dst, S1, ~C2, IROp->Size == IR::OpSize::i32Bit)) {
      LoadConstant(TMP4, ~C2);
      and_(Dst, S1, TMP4);
    }
  } else {
    andc(Dst, S1, GetReg(Op->Src2));
  }
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(Orlshl) {
  auto Op  = IROp->C<IR::IROp_Orlshl>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  sldi(TMP4, S2, Op->BitShift);
  or_(Dst, S1, TMP4);
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(Orlshr) {
  // Dst = Src1 | (Src2 >> BitShift), shifting the OPERAND-SIZE view of Src2
  // (arm64: `orr w, w, w, lsr #n`). At i32Bit the source may be a 64-bit
  // value whose upper half must not shift down into the result:
  // UpdatePrefixFromSegment feeds the whole GDT qword here with a shift of
  // 16, and a 64-bit srdi dragged descriptor byte 5 (the access byte, 0xF3
  // for the bridge's flat data segment) into bits 24..31 of the cached
  // ES/DS base. Every string instruction after a `pop es` then wrote to
  // EDI + 0xF3000000 (Portal 2 / Miles Sound System, 2026-09-12).
  auto Op  = IROp->C<IR::IROp_Orlshr>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  if (IROp->Size == IR::OpSize::i32Bit) {
    // srwi: rlwinm SH=32-sh, MB=sh, ME=31 also zero-extends, so sh==0 is
    // just a 32-bit zero-extend (SH=0 encodes fine; only SH=32 would not).
    uint32_t sh = Op->BitShift & 31;
    rlwinm(TMP4, S2, (32 - sh) & 31, sh, 31);
    or_(Dst, S1, TMP4);
    Mask32Tail(Dst, Node);
  } else {
    srdi(TMP4, S2, Op->BitShift);
    or_(Dst, S1, TMP4);
  }
}

DEF_OP(Ornror) {
  // Dst = Src1 | NOT(ROR(Src2, BitShift)) per IR.json semantics. PPC `orc`
  // already gives `S1 | NOT(TMP4)` directly, so no second NOT.
  auto Op  = IROp->C<IR::IROp_Ornror>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  if (IROp->Size == IR::OpSize::i32Bit) {
    // Rotate the 32-bit view (rotrwi), not the 64-bit register: a 64-bit
    // rotate would pull the upper half of Src2 into the result, the same
    // defect Orlshr had. No frontend path emits this at i32Bit today
    // (Flags.cpp uses i64Bit); fixed alongside Orlshr so the op is honest.
    uint32_t sh = (32 - (Op->BitShift & 31)) & 31;
    rlwinm(TMP4, S2, sh, 0, 31);   // TMP4 = ROR32(S2, BitShift), zero-extended
    orc(Dst, S1, TMP4);            // Dst = S1 | NOT(TMP4)  (upper half all ones)
    Mask32Tail(Dst, Node);
  } else {
    uint32_t sh = (64 - Op->BitShift) & 63;
    rldicl(TMP4, S2, sh, 0);   // TMP4 = ROR(S2, BitShift)
    orc(Dst, S1, TMP4);         // Dst = S1 | NOT(TMP4)
  }
}

// XorShift / XornShift / AndShift: Honor the IR ShiftType field. Earlier
// versions of these handlers always emitted sldi (LSL), which produced wrong
// results when the dispatcher emitted LSR/ASR/ROR variants — most visibly the
// 1-bit RCR OF computation `XorShift Res, Res, LSR, 1` (= bit(N-1) ^ bit(N-2)).
//
// Operand size matters: an i32Bit XorShift with LSR 1 must shift the 32-bit
// view (rlwinm with rot=31, mask=1..31) so we don't pull bit 32 of an
// upper-garbage register into the bottom. The final 32-bit zero-extend on the
// parent op handles the upper 32 bits of the destination.
DEF_OP(XorShift) {
  auto Op  = IROp->C<IR::IROp_XorShift>();
  auto Dst = GetReg(Node);
  auto S2  = GetReg(Op->Src2);
  uint8_t Amt = Op->ShiftAmount;
  bool Is32 = (IROp->Size == IR::OpSize::i32Bit);
  switch (Op->Shift) {
    case IR::ShiftType::LSL:
      if (Amt == 0) { mr(TMP4, S2); }
      else if (Is32) rlwinm(TMP4, S2, Amt & 31, 0, 31 - (Amt & 31));
      else           sldi(TMP4, S2, Amt);
      break;
    case IR::ShiftType::LSR:
      if (Amt == 0) { mr(TMP4, S2); }
      else if (Is32) rlwinm(TMP4, S2, (32 - (Amt & 31)) & 31, Amt & 31, 31);
      else           srdi(TMP4, S2, Amt);
      break;
    case IR::ShiftType::ASR:
      // Avoid srawi/sradi — they clobber XER.CA, our canonical x86 CF.
      // Build ASR via sign-extend + logical right (32-bit), or sign-replicate
      // mask + sld/srdi (64-bit).
      if (Amt == 0) {
        mr(TMP4, S2);
      } else if (Is32) {
        uint32_t sh = Amt & 31;
        extsw(TMP4, S2);
        rldicl(TMP4, TMP4, 64 - sh, sh);
      } else {
        uint32_t sh = Amt & 63;
        // sign-fill mask = -(S2[63]) ; body = S2 >> sh ; combine.
        rldicl(TMP1, S2, 1, 63);
        neg(TMP1, TMP1);
        srdi(TMP4, S2, sh);
        if (sh < 64) {
          sldi(TMP1, TMP1, 64 - sh);
          or_(TMP4, TMP4, TMP1);
        } else {
          mr(TMP4, TMP1);
        }
      }
      break;
    case IR::ShiftType::ROR:
      if (Amt == 0) { mr(TMP4, S2); }
      else if (Is32) rlwinm(TMP4, S2, (32 - (Amt & 31)) & 31, 0, 31);
      else           rldicl(TMP4, S2, (64 - Amt) & 63, 0);
      break;
  }
  xor_(Dst, GetReg(Op->Src1), TMP4);
  if (Is32) Mask32Tail(Dst, Node);
}

DEF_OP(XornShift) {
  auto Op  = IROp->C<IR::IROp_XornShift>();
  auto Dst = GetReg(Node);
  auto S2  = GetReg(Op->Src2);
  uint8_t Amt = Op->ShiftAmount;
  bool Is32 = (IROp->Size == IR::OpSize::i32Bit);
  switch (Op->Shift) {
    case IR::ShiftType::LSL:
      if (Amt == 0) { mr(TMP4, S2); }
      else if (Is32) rlwinm(TMP4, S2, Amt & 31, 0, 31 - (Amt & 31));
      else           sldi(TMP4, S2, Amt);
      break;
    case IR::ShiftType::LSR:
      if (Amt == 0) { mr(TMP4, S2); }
      else if (Is32) rlwinm(TMP4, S2, (32 - (Amt & 31)) & 31, Amt & 31, 31);
      else           srdi(TMP4, S2, Amt);
      break;
    case IR::ShiftType::ASR:
      // Avoid srawi/sradi — they clobber XER.CA, our canonical x86 CF.
      // Build ASR via sign-extend + logical right (32-bit), or sign-replicate
      // mask + sld/srdi (64-bit).
      if (Amt == 0) {
        mr(TMP4, S2);
      } else if (Is32) {
        uint32_t sh = Amt & 31;
        extsw(TMP4, S2);
        rldicl(TMP4, TMP4, 64 - sh, sh);
      } else {
        uint32_t sh = Amt & 63;
        // sign-fill mask = -(S2[63]) ; body = S2 >> sh ; combine.
        rldicl(TMP1, S2, 1, 63);
        neg(TMP1, TMP1);
        srdi(TMP4, S2, sh);
        if (sh < 64) {
          sldi(TMP1, TMP1, 64 - sh);
          or_(TMP4, TMP4, TMP1);
        } else {
          mr(TMP4, TMP1);
        }
      }
      break;
    case IR::ShiftType::ROR:
      if (Amt == 0) { mr(TMP4, S2); }
      else if (Is32) rlwinm(TMP4, S2, (32 - (Amt & 31)) & 31, 0, 31);
      else           rldicl(TMP4, S2, (64 - Amt) & 63, 0);
      break;
  }
  not_(TMP4, TMP4);
  xor_(Dst, GetReg(Op->Src1), TMP4);
  if (Is32) Mask32Tail(Dst, Node);
}

DEF_OP(AndShift) {
  auto Op = IROp->C<IR::IROp_AndShift>();
  auto Dst = GetReg(Node);
  auto S2  = GetReg(Op->Src2);
  uint8_t Amt = Op->ShiftAmount;
  bool Is32 = (IROp->Size == IR::OpSize::i32Bit);
  switch (Op->Shift) {
    case IR::ShiftType::LSL:
      if (Amt == 0) { mr(TMP4, S2); }
      else if (Is32) rlwinm(TMP4, S2, Amt & 31, 0, 31 - (Amt & 31));
      else           sldi(TMP4, S2, Amt);
      break;
    case IR::ShiftType::LSR:
      if (Amt == 0) { mr(TMP4, S2); }
      else if (Is32) rlwinm(TMP4, S2, (32 - (Amt & 31)) & 31, Amt & 31, 31);
      else           srdi(TMP4, S2, Amt);
      break;
    case IR::ShiftType::ASR:
      // Avoid srawi/sradi — they clobber XER.CA, our canonical x86 CF.
      // Build ASR via sign-extend + logical right (32-bit), or sign-replicate
      // mask + sld/srdi (64-bit).
      if (Amt == 0) {
        mr(TMP4, S2);
      } else if (Is32) {
        uint32_t sh = Amt & 31;
        extsw(TMP4, S2);
        rldicl(TMP4, TMP4, 64 - sh, sh);
      } else {
        uint32_t sh = Amt & 63;
        // sign-fill mask = -(S2[63]) ; body = S2 >> sh ; combine.
        rldicl(TMP1, S2, 1, 63);
        neg(TMP1, TMP1);
        srdi(TMP4, S2, sh);
        if (sh < 64) {
          sldi(TMP1, TMP1, 64 - sh);
          or_(TMP4, TMP4, TMP1);
        } else {
          mr(TMP4, TMP1);
        }
      }
      break;
    case IR::ShiftType::ROR:
      if (Amt == 0) { mr(TMP4, S2); }
      else if (Is32) rlwinm(TMP4, S2, (32 - (Amt & 31)) & 31, 0, 31);
      else           rldicl(TMP4, S2, (64 - Amt) & 63, 0);
      break;
  }
  and_(Dst, GetReg(Op->Src1), TMP4);
  if (Is32) Mask32Tail(Dst, Node);
}

DEF_OP(AndWithFlags) {
  auto Op  = IROp->C<IR::IROp_AndWithFlags>();
  auto Dst = GetReg(Node);
  auto S1Node = Op->Src1;
  auto S2Node = Op->Src2;
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(S1Node, &C1);
  bool S2Inline = IsInlineConstant(S2Node, &C2);

  if (S1Inline && !S2Inline) {
    std::swap(S1Node, S2Node);
    std::swap(C1, C2);
    std::swap(S1Inline, S2Inline);
  }
  GPR S1;
  if (S1Inline) {
    LoadConstant(TMP3, C1);
    S1 = TMP3;
  } else {
    S1 = GetReg(S1Node);
  }
  if (S2Inline) {
    uint64_t Const = C2;
    // Every arm here must leave CR0 holding the AND result and must not write
    // XER (the addco below owns CA/OV). andi./andis. and the record-form
    // rotates all satisfy that; the Rc=0 rotate forms DEF_OP(And) uses do not,
    // which is why this goes through EmitAndMaskRc's smaller repertoire.
    if ((Const & 0xFFFF) == Const) {
      andi_(Dst, S1, static_cast<uint16_t>(Const));  // andi. sets CR0
    } else if (LogicalImmEnabled() && (Const & 0xFFFF0000ull) == Const) {
      // andis. is the exact upper-half counterpart of andi. and was simply
      // missing: masks like 0x00FF0000 fell all the way to LoadConstant.
      andis_(Dst, S1, static_cast<uint16_t>(Const >> 16));  // andis. sets CR0
      // rldicl. / rlwinm. produce bit-for-bit the value `and.` would, and set
      // CR0 from that same 64-bit result, so N/Z come out identical.
    } else if (!EmitAndMaskRc(*this, Dst, S1, Const, IROp->Size == IR::OpSize::i32Bit)) {
      LoadConstant(TMP4, Const);
      and__(Dst, S1, TMP4);  // and. sets CR0
    }
  } else {
    and__(Dst, S1, GetReg(S2Node));
  }
  // IR contract for `*WithFlags` logical: clear NZCV.C and NZCV.V (x86 TEST/
  // AND/OR/XOR all clear CF and OF). PPC and./andi. only set CR0; XER.CA/OV
  // retain prior values. Without this clear, x86 TEST/AND followed by LAHF/
  // PUSHF / Jcc-on-CF reads stale CA — manifests as a phantom CF=1 in
  // Primary_84/85, Primary_A9, BLSI_flags, BLSR_flags, etc.
  //
  // A single OE=1 add of 0+0 replaces the mfspr/LoadConstant/andc/mtspr XER
  // round trip — see the full equivalence proof above the identical
  // `addco(TMP1, r0, r0)` in DEF_OP(TestNZ). In brief:
  //   * the old mask 0x60000000 = LSB bits 30|29 = OV|CA, andc'd off, so the
  //     old sequence cleared exactly CA and OV and preserved the sticky SO.
  //   * addco writes CA = carry-out and OV = signed overflow of the add;
  //     0 + 0 produces neither, so CA = OV = 0.  SO is sticky (hardware only
  //     ORs OV into it, never clears it), so SO survives — matching andc.
  //   * Rc = 0 (`addco`, not `addco_`), so CR0 — which holds the guest N/Z
  //     just set by the and./andi. above and refined by EmitTestNZSetCR
  //     below — is NOT touched.
  // r0 is the JIT's zero-index invariant register (see PPC64Dispatcher.cpp),
  // so this really is 0 + 0.  TMP1 is dead here: nothing in this handler
  // reads it before this point, and EmitTestNZSetCR overwrites it next.
  addco(TMP1, r0, r0);
  // CR0 from and./andi. covers full 64 bits; refine to operand size so SF/ZF
  // reflect only the low N bits (high garbage from S1 must not leak into Z/N).
  if (IROp->Size != IR::OpSize::i64Bit) EmitTestNZSetCR(Dst, IROp->Size);
  // IR contract for sub-64-bit results: upper bits must be zero (StoreResult_WithOpSize
  // relies on this when GPRSize == i64 && OpSize < i64).  is a full-width AND
  // and only produces a zero-extended result when at least one source is zero-extended
  // in its upper bits — when AllowUpperGarbage=true is passed (which is common for
  // ALU operands), the upper 32 bits of Dst can hold leftover garbage. Mask down
  // explicitly. Without this,  (a 32-bit no-op) silently keeps RBXs
  // original upper 32 bits, breaking x86s implicit-zext-on-32bit-op rule.
  if (IROp->Size == IR::OpSize::i32Bit) {
    rldicl(Dst, Dst, 0, 32);
  } else if (IROp->Size == IR::OpSize::i16Bit) {
    rldicl(Dst, Dst, 0, 48);
  } else if (IROp->Size == IR::OpSize::i8Bit) {
    rldicl(Dst, Dst, 0, 56);
  }
}

// =========================================================================
// Shifts
// =========================================================================

DEF_OP(Lshl) {
  // x86 SHL masks the shift count to 5 bits (8/16/32-bit ops) or 6 bits (64-bit).
  // PPC slw/sld zero the result when the count's "high" bit is set, so feeding
  // an unmasked x86 count (e.g. cl=0x62) returns 0 instead of x86's count & 0x1F.
  auto Op  = IROp->C<IR::IROp_Lshl>();
  auto Dst = GetReg(Node);
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);

  if (S1Inline && S2Inline) {
    uint32_t sh = static_cast<uint32_t>(C2 & (IROp->Size <= IR::OpSize::i32Bit ? 31 : 63));
    uint64_t Res = (IROp->Size <= IR::OpSize::i32Bit)
                     ? (static_cast<uint32_t>(C1) << sh)
                     : (C1 << sh);
    LoadConstant(Dst, Res);
    return;
  }

  GPR S1;
  if (S1Inline) {
    LoadConstant(TMP3, C1);
    S1 = TMP3;
  } else {
    S1 = GetReg(Op->Src1);
  }

  if (S2Inline) {
    uint32_t sh = static_cast<uint32_t>(C2 & (IROp->Size <= IR::OpSize::i32Bit ? 31 : 63));
    if (IROp->Size <= IR::OpSize::i32Bit) {
      rlwinm(Dst, S1, sh, 0, 31 - sh);
    } else {
      sldi(Dst, S1, sh);
    }
  } else {
    if (IROp->Size <= IR::OpSize::i32Bit) {
      rldicl(TMP4, GetReg(Op->Src2), 0, 59);
      slw(Dst, S1, TMP4);
    } else {
      rldicl(TMP4, GetReg(Op->Src2), 0, 58);
      sld(Dst, S1, TMP4);
    }
  }
}

DEF_OP(Lshr) {
  auto Op  = IROp->C<IR::IROp_Lshr>();
  auto Dst = GetReg(Node);
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);

  if (S1Inline && S2Inline) {
    uint32_t sh = static_cast<uint32_t>(C2 & (IROp->Size <= IR::OpSize::i32Bit ? 31 : 63));
    uint64_t Res = (IROp->Size <= IR::OpSize::i32Bit)
                     ? (static_cast<uint32_t>(C1) >> sh)
                     : (C1 >> sh);
    LoadConstant(Dst, Res);
    return;
  }

  GPR S1;
  if (S1Inline) {
    LoadConstant(TMP3, C1);
    S1 = TMP3;
  } else {
    S1 = GetReg(Op->Src1);
  }

  if (S2Inline) {
    uint32_t sh = static_cast<uint32_t>(C2 & (IROp->Size <= IR::OpSize::i32Bit ? 31 : 63));
    if (IROp->Size <= IR::OpSize::i32Bit) {
      if (sh == 0) {
        // sh==0 would make 32-sh==32, and rlwinm only encodes SH in 5 bits.
        // Passing 32 to EmitM as the SH operand spills bit 5 (value 0x20) into
        // the RA field at bit 16 of the encoded instruction — silently corrupting
        // the destination register (e.g. r8 -> r9). Just zero-extend the low 32
        // via rldicl instead; semantically identical for shift-by-zero.
        rldicl(Dst, S1, 0, 32);
      } else {
        rlwinm(Dst, S1, 32 - sh, sh, 31);
      }
    } else {
      srdi(Dst, S1, sh);
    }
  } else {
    if (IROp->Size <= IR::OpSize::i32Bit) {
      rldicl(TMP4, GetReg(Op->Src2), 0, 59);
      srw(Dst, S1, TMP4);
    } else {
      rldicl(TMP4, GetReg(Op->Src2), 0, 58);
      srd(Dst, S1, TMP4);
    }
  }
}

DEF_OP(Ashr) {
  // CRITICAL: PPC `sraw`/`sradi`/`srad` SET XER.CA based on whether any 1-bits
  // were shifted out of a negative value (and CLEAR CA otherwise — even for a
  // shift count of 0). XER.CA is FEX's canonical x86 CF storage when
  // CFInverted=true (the dispatcher's tracking state), so any Ashr emitted by
  // the IR clobbers a flag we are required to preserve. This caused the
  // ShiftZeroFlagsUpdate `sar eax, cl` (cl masked to 0) test to wrongly
  // produce CF=1: the prior popfq left XER.CA=1 (=> x86 CF=0); _Ashr for the
  // SAR's noop-shift cleared CA → ShiftFlags' noShift restore captured the
  // already-corrupt CA → the resulting PUSHF saw CF=1.
  //
  // Replace srawi/sradi/srad with sequences using only rldic*/rlwinm/srd/srw/
  // neg/or_/sldi — none of which touch XER. For sub-64-bit operands we
  // sign-extend (extsw/extsh/extsb) into a scratch and rely on the high bits
  // being properly sign-filled before logical shift right.
  auto Op  = IROp->C<IR::IROp_Ashr>();
  auto Dst = GetReg(Node);
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);

  if (S1Inline && S2Inline) {
    uint32_t sh = static_cast<uint32_t>(C2 & (IROp->Size <= IR::OpSize::i32Bit ? 31 : 63));
    uint64_t Res;
    if (IROp->Size <= IR::OpSize::i32Bit) {
      int32_t s1 = static_cast<int32_t>(static_cast<uint32_t>(C1));
      Res = static_cast<uint32_t>(s1 >> sh);
    } else {
      int64_t s1 = static_cast<int64_t>(C1);
      Res = static_cast<uint64_t>(s1 >> sh);
    }
    LoadConstant(Dst, Res);
    return;
  }

  GPR S1;
  if (S1Inline) {
    LoadConstant(TMP2, C1);
    S1 = TMP2;
  } else {
    S1 = GetReg(Op->Src1);
  }

  if (S2Inline) {
    uint32_t sh = static_cast<uint32_t>(C2 & (IROp->Size <= IR::OpSize::i32Bit ? 31 : 63));
    if (IROp->Size <= IR::OpSize::i32Bit) {
      // Sign-extend low 32 to 64; logical-right via rldicl gives ASR semantics
      // because the high 32 bits are already sign-filled.
      extsw(TMP4, S1);
      if (sh == 0) {
        // No shift; zero-extend writeback.
        rldicl(Dst, TMP4, 0, 32);
      } else {
        rldicl(Dst, TMP4, 64 - sh, sh);    // logical right shift by sh (no Rc)
        rldicl(Dst, Dst, 0, 32);            // zero-extend writeback
      }
    } else {
      if (sh == 0) {
        if (Dst != S1) mr(Dst, S1);
      } else {
        // 64-bit ASR by sh: srdi(body) | sign_fill_mask<<(64-sh).
        // Replicate sign bit into a 64-bit mask without using sradi.
        rldicl(TMP3, S1, 1, 63);             // TMP3 = S1[63] (LSB-only)
        neg(TMP3, TMP3);                     // 0 → 0; 1 → all-1s (no Rc)
        rldicl(TMP4, S1, 64 - sh, sh);       // body: logical right shift
        if (sh == 64) {
          mr(Dst, TMP3);                     // unreachable (sh<64), but safe
        } else {
          sldi(TMP3, TMP3, 64 - sh);         // sign-fill at top
          or_(Dst, TMP4, TMP3);
        }
      }
    }
  } else {
    if (IROp->Size <= IR::OpSize::i32Bit) {
      // Variable count masked to 5 bits; sign-extend then logical-srd.
      rldicl(TMP3, GetReg(Op->Src2), 0, 59);
      extsw(TMP4, S1);
      srd(Dst, TMP4, TMP3);
      rldicl(Dst, Dst, 0, 32);
    } else {
      // 64-bit variable: replicate sign bit, build srd | (sign_mask << (64-cnt)).
      // For count=0 we want Dst=S1; for count=64 PPC `srd` returns 0, so the OR
      // with the sign-fill is what makes the result correct (sign_mask shifted
      // by 0 = sign_mask). Build masked count and (64-count).
      auto Src2 = GetReg(Op->Src2);
      rldicl(TMP3, Src2, 0, 58);             // count = Src2 & 0x3F
      // sign_mask = -(S1 >> 63)
      rldicl(TMP1, S1, 1, 63);
      neg(TMP1, TMP1);
      // body = S1 >> count (logical)
      srd(TMP4, S1, TMP3);
      // shift amount for sign mask = (64 - count) & 0x3F. For count=0 the
      // shift would be 64 → PPC sld returns 0, so sign_mask contribution is 0
      // and Dst = body = S1 (correct). For count=64 (which can't happen since
      // mask is 6 bits and sld treats >=64 as 0) likewise.
      li(TMP2, 64);
      subf(TMP2, TMP3, TMP2);                // TMP2 = 64 - count
      sld(TMP1, TMP1, TMP2);                 // sign_mask << (64-count)
      or_(Dst, TMP4, TMP1);
    }
  }
}

DEF_OP(Ror) {
  auto Op  = IROp->C<IR::IROp_Ror>();
  auto Dst = GetReg(Node);
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);

  if (S1Inline && S2Inline) {
    uint32_t rot = static_cast<uint32_t>(C2 & (IROp->Size <= IR::OpSize::i32Bit ? 31 : 63));
    uint64_t Res;
    if (IROp->Size <= IR::OpSize::i32Bit) {
      uint32_t v = static_cast<uint32_t>(C1);
      Res = (rot == 0) ? v : ((v >> rot) | (v << (32 - rot)));
    } else {
      Res = (rot == 0) ? C1 : ((C1 >> rot) | (C1 << (64 - rot)));
    }
    LoadConstant(Dst, Res);
    return;
  }

  GPR S1;
  if (S1Inline) {
    LoadConstant(TMP1, C1);
    S1 = TMP1;
  } else {
    S1 = GetReg(Op->Src1);
  }

  if (S2Inline) {
    uint32_t rot = static_cast<uint32_t>(C2 & 63);
    if (IROp->Size <= IR::OpSize::i32Bit) {
      // CRITICAL: rlwinm's SH field is 5 bits (0..31). When rot==0, the naive
      // `32 - (rot & 31)` evaluates to 32, whose high bit overflows into the
      // RA field of the encoded instruction — silently flipping the dest GPR
      // index by +1. With Dst==r26 (RA[2]) this would write r27 (STATE) and
      // SIGSEGV on the next memory access through STATE. Mask the shift to 5
      // bits so rot==0 yields the correct identity rotation.
      rlwinm(Dst, S1, (32 - (rot & 31)) & 31, 0, 31);
    } else {
      // rotate right = rotate left by (64 - rot). Same overflow story for the
      // 6-bit SH field of rldicl when rot==0 → mask to 6 bits.
      rldicl(Dst, S1, (64 - rot) & 63, 0);
    }
  } else {
    // Rotate-right by n is rotate-left by (width - n), and both rlwnm and
    // rldcl read only the low bits of RB — 5 bits (bits 59:63) for the 32-bit
    // form, 6 bits (58:63) for the 64-bit form — so the count is masked by the
    // hardware. That makes a plain `neg` sufficient: the low k bits of -count
    // are (-count) mod 2^k = (2^k - (count mod 2^k)) mod 2^k, which is exactly
    // the left-rotate amount wanted, including the count ≡ 0 case (neg gives
    // 0 mod 2^k, the identity rotation). No explicit masking of the count and
    // no `width - count` materialisation are needed.
    //
    // neg has OE = 0 and Rc = 0, so it touches neither XER.CA (the canonical
    // x86 CF store under CFInverted=true, which _Ror must not disturb) nor
    // CR0 — the same CA-safety the li/subf pair was chosen for.
    neg(TMP4, GetReg(Op->Src2));
    if (IROp->Size <= IR::OpSize::i32Bit) {
      rlwnm(Dst, S1, TMP4, 0, 31);
    } else {
      rldcl(Dst, S1, TMP4, 0);
    }
  }
}

// =========================================================================
// Bit operations
// =========================================================================

DEF_OP(Popcount) {
  // PPC `popcntw` is a per-word popcount (two parallel 32-bit counts in a
  // 64-bit dest), not a single 32-bit popcount. Using it for a 32-bit POPCNT
  // leaves a stray count in bits 63:32 — e.g. popcntw(0xFFFFFFFFFFFFFFFF)
  // returns 0x0000002000000020 instead of 0x20. Always use popcntd; mask the
  // source for sub-64-bit so the upper bits are zero.
  auto Op  = IROp->C<IR::IROp_Popcount>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  switch (IROp->Size) {
  case IR::OpSize::i8Bit:  rldicl(TMP1, Src, 0, 56); Src = TMP1; break;
  case IR::OpSize::i16Bit: rldicl(TMP1, Src, 0, 48); Src = TMP1; break;
  case IR::OpSize::i32Bit: rldicl(TMP1, Src, 0, 32); Src = TMP1; break;
  default: break;
  }
  popcntd(Dst, Src);
}

DEF_OP(FindLSB) {
  // Find least significant bit position (= count trailing zeros).
  // Compute via `cntlz(Src & -Src)`: the AND isolates the lowest set bit,
  // and that bit's position from the LSB equals (width-1 - cntlz).
  // CA-safe: avoid subfic (sets XER.CA).
  auto Op  = IROp->C<IR::IROp_FindLSB>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  neg(TMP1, Src);
  and_(TMP1, Src, TMP1);
  if (IROp->Size <= IR::OpSize::i32Bit) {
    cntlzw(TMP1, TMP1);
    li(TMP2, 31);
    subf(Dst, TMP1, TMP2);
  } else {
    cntlzd(TMP1, TMP1);
    li(TMP2, 63);
    subf(Dst, TMP1, TMP2);
  }
}

DEF_OP(FindMSB) {
  // Find most significant bit position (= width-1 - count leading zeros).
  // CA-safe: avoid subfic (sets XER.CA).
  auto Op  = IROp->C<IR::IROp_FindMSB>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  if (IROp->Size <= IR::OpSize::i32Bit) {
    cntlzw(TMP1, Src);
    li(TMP2, 31);
    subf(Dst, TMP1, TMP2);
  } else {
    cntlzd(TMP1, Src);
    li(TMP2, 63);
    subf(Dst, TMP1, TMP2);
  }
}

DEF_OP(FindTrailingZeroes) {
  // IR contract (matches x86 TZCNT): on zero input return operand width.
  // Formula: popcntd(~MaskedSrc & (MaskedSrc - 1)) yields
  //   nonzero MaskedSrc → tz_count (in [0, Width-1])
  //   zero MaskedSrc    → 64 (since ~0 & -1 = -1, popcntd = 64)
  // For sub-64 operands, mask the inner result to Width bits so the zero
  // case returns Width rather than 64. Also masks Src to operand width so
  // upper garbage doesn't pollute the count for 8/16/32-bit forms.
  auto Op  = IROp->C<IR::IROp_FindTrailingZeroes>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  unsigned Width = 64;
  GPR MaskedSrc = Src;
  switch (IROp->Size) {
  case IR::OpSize::i8Bit:  rldicl(TMP1, Src, 0, 56); MaskedSrc = TMP1; Width = 8;  break;
  case IR::OpSize::i16Bit: rldicl(TMP1, Src, 0, 48); MaskedSrc = TMP1; Width = 16; break;
  case IR::OpSize::i32Bit: rldicl(TMP1, Src, 0, 32); MaskedSrc = TMP1; Width = 32; break;
  default: break;
  }
  addi(TMP2, MaskedSrc, -1);
  not_(TMP3, MaskedSrc);
  and_(TMP2, TMP3, TMP2);
  if (Width < 64) {
    rldicl(TMP2, TMP2, 0, 64 - Width);
  }
  popcntd(Dst, TMP2);
}

DEF_OP(CountLeadingZeroes) {
  // IR contract (matches x86 LZCNT): on zero input return operand width.
  // For sub-64 operands we must count only within the operand bits — using
  // cntlzw on a 16-bit value (with upper 16 implicitly zero) returns 16+lz
  // instead of lz. Mask to operand width then `cntlzd - (64 - Width)`.
  auto Op  = IROp->C<IR::IROp_CountLeadingZeroes>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  switch (IROp->Size) {
  case IR::OpSize::i8Bit:
    rldicl(TMP1, Src, 0, 56);
    cntlzd(TMP1, TMP1);
    addi(Dst, TMP1, -56);
    break;
  case IR::OpSize::i16Bit:
    rldicl(TMP1, Src, 0, 48);
    cntlzd(TMP1, TMP1);
    addi(Dst, TMP1, -48);
    break;
  case IR::OpSize::i32Bit:
    rldicl(TMP1, Src, 0, 32);
    cntlzd(TMP1, TMP1);
    addi(Dst, TMP1, -32);
    break;
  case IR::OpSize::i64Bit:
    cntlzd(Dst, Src);
    break;
  default: break;
  }
}

DEF_OP(Rev) {
  // Byte-reverse (bswap)
  auto Op  = IROp->C<IR::IROp_Rev>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  // RA may tie Dst to Src. The byte-swap sequences below all do at least one
  // write to Dst before the final read of Src, so stash Src in a temp when
  // they alias. Otherwise the first rlwinm overwrites Src, and the second
  // rlwinm reads garbage — manifested as MOVBE 16-bit storing the LOW byte
  // twice (bytes [+0]=0x58, [+1]=0x58 instead of [+0]=0x57, [+1]=0x58 for
  // r15w=0x5758).
  if (Dst == Src) { mr(TMP4, Src); Src = TMP4; }
  // PPC64LE doesn't have a simple bswap GPR instruction.
  // Approach: use brh/brw/brd if available (POWER10), otherwise use rotates.
  // For POWER8: combine rotate+mask to do byte swap.
  switch (IROp->Size) {
  case IR::OpSize::i16Bit: {
    // Swap the two bytes of the low halfword, zero-extending the result.
    // PPC (MSB=0) bit numbering: the low halfword's high byte H is at PPC
    // 16..23, its low byte L at PPC 24..31. ROTL32 by SH moves PPC q to
    // (q - SH) mod 32.
    //   L (24..31) -> 16..23 needs SH = 8;  mask MB=16, ME=23.
    //   H (16..23) -> 24..31 needs SH = 24; mask MB=24, ME=31.
    // rlwinm zeroes everything outside its mask (including bits 0..31 of the
    // 64-bit register), and rlwimi then merges the second byte in, so the
    // separate or_ and the trailing zero-extension mask both disappear.
    rlwinm(Dst, Src, 8,  16, 23);   // L into the high byte slot
    rlwimi(Dst, Src, 24, 24, 31);   // H into the low byte slot
    break;
  }
  case IR::OpSize::i32Bit: {
    // Canonical 3-instruction PPC bswap32. For Src = AABBCCDD (PPC bytes
    // 0..7 = AA, 8..15 = BB, 16..23 = CC, 24..31 = DD) we want DDCCBBAA.
    //   rlwinm Dst, Src, 8, 0, 31   -> Dst = ROTL32(Src, 8)  = BBCCDDAA
    //        which already has CC in byte 1 and AA in byte 3 — correct.
    //   ROTL32(Src, 24) = DDAABBCC has DD in byte 0 and BB in byte 2, so two
    //   rlwimi with SH = 24 insert exactly those two byte lanes:
    //   mask 0..7 for DD and mask 16..23 for BB.
    // The first rlwinm zeroes bits 0..31 of the 64-bit register, and rlwimi
    // preserves them, so the result is zero-extended as before.
    rlwinm(Dst, Src, 8,  0,  31);
    rlwimi(Dst, Src, 24, 0,  7);
    rlwimi(Dst, Src, 24, 16, 23);
    break;
  }
  default: {  // 64-bit
    // stdbrx stores in big-endian byte order; a subsequent regular ld reads
    // it back in little-endian order, producing bswap(Src). Use the red-zone
    // (r1-8) rather than modifying r1 so async signals can't corrupt the frame.
    addi(TMP1, r1, -8);
    stdbrx(Src, TMP1, r0);
    ld(Dst, -8, r1);
    break;
  }
  }
}

DEF_OP(Rbit) {
  // Reverse bits (not bits in bytes, but all 64 bits)
  // No direct instruction on POWER8. Use bpermd + constant.
  auto Op  = IROp->C<IR::IROp_Rbit>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  // bpermd RA, RS, RB: permutes bits of RS using RS as index bytes
  // To reverse 64 bits: use bpermd with pattern 0x3F3E3D3C3B3A3938...
  // For 64-bit reverse: index bytes are 63,62,61,...,56 in each byte lane
  // bpermd selects bits from RS using indices in RB
  // RB bytes [0..7]: each byte selects one bit from RS (bit 63-index means position)
  // For bit-reverse: byte i of RB = 63 - (7 * i + offset within group)
  // Actually bpermd is complex. Let's use a fallback for now.
  // Simple bit-reverse via multiply-and-magic:
  // This is a well-known 64-bit bit-reversal:
  // Using a sequence of SWAR operations.
  if (IROp->Size == IR::OpSize::i64Bit) {
    // 64-bit reverse using bpermd
    // bpermd RA,RS,RB: RA[bit i] = RS[bit RB[byte_i]] for i in 0..7
    // Actually bpermd produces an 8-bit result in the low byte of RA.
    // We need to call it 8 times. Instead, use library call via Op_Unhandled.
    // For now: use the standard SWAR approach with shifts
    mr(TMP1, Src);
    // Swap adjacent bits
    LoadConstant(TMP2, 0x5555555555555555ULL);
    srdi(TMP3, TMP1, 1);
    and_(TMP3, TMP3, TMP2);
    and_(TMP4, TMP1, TMP2);
    sldi(TMP4, TMP4, 1);
    or_(TMP1, TMP3, TMP4);
    // Swap adjacent pairs
    LoadConstant(TMP2, 0x3333333333333333ULL);
    srdi(TMP3, TMP1, 2);
    and_(TMP3, TMP3, TMP2);
    and_(TMP4, TMP1, TMP2);
    sldi(TMP4, TMP4, 2);
    or_(TMP1, TMP3, TMP4);
    // Swap nibbles
    LoadConstant(TMP2, 0x0F0F0F0F0F0F0F0FULL);
    srdi(TMP3, TMP1, 4);
    and_(TMP3, TMP3, TMP2);
    and_(TMP4, TMP1, TMP2);
    sldi(TMP4, TMP4, 4);
    or_(TMP1, TMP3, TMP4);
    // Byte-reverse the result
    addi(r1, r1, -16);
    stdbrx(TMP1, r0, r1);
    ld(Dst, 0, r1);
    addi(r1, r1, 16);
  } else {
    // 32-bit reverse
    mr(TMP1, Src);
    LoadConstant(TMP2, 0x55555555ULL);
    srdi(TMP3, TMP1, 1);
    and_(TMP3, TMP3, TMP2);
    and_(TMP4, TMP1, TMP2);
    sldi(TMP4, TMP4, 1);
    or_(TMP1, TMP3, TMP4);
    LoadConstant(TMP2, 0x33333333ULL);
    srdi(TMP3, TMP1, 2);
    and_(TMP3, TMP3, TMP2);
    and_(TMP4, TMP1, TMP2);
    sldi(TMP4, TMP4, 2);
    or_(TMP1, TMP3, TMP4);
    LoadConstant(TMP2, 0x0F0F0F0FULL);
    srdi(TMP3, TMP1, 4);
    and_(TMP3, TMP3, TMP2);
    and_(TMP4, TMP1, TMP2);
    sldi(TMP4, TMP4, 4);
    or_(TMP1, TMP3, TMP4);
    // byte-reverse word.  On LE host, stw stores native LE and lwbrx
    // byte-reverses on load — those two operations cancel out, leaving
    // an identity load (no actual byte swap).  Match the 64-bit path
    // which correctly uses stdbrx + ld for the bswap.
    addi(r1, r1, -16);
    stwbrx(TMP1, r0, r1); // byte-reverse on store
    lwz(Dst, 0, r1);      // load native LE -> bswap(TMP1)
    addi(r1, r1, 16);
  }
}

// =========================================================================
// Bit-field operations
// =========================================================================

DEF_OP(Bfe) {
  // Bit field extract (unsigned): extract n bits starting at lsb
  auto Op  = IROp->C<IR::IROp_Bfe>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  uint32_t width  = Op->Width;
  uint32_t lsb    = Op->lsb;
  // The 64-bit-mode frontend canonicalizes every 32-bit guest result with
  // Bfe(#32, #0) — THIS op is the tail mask in that idiom. When the prepass
  // proved the mask dead (see Elide32MaskSet in JITClass.h), the whole op
  // degenerates to a register copy, or to nothing when RA coalesced Dst==Src.
  if (width == 32 && lsb == 0 && IROp->Size > IR::OpSize::i32Bit) {
    const auto ID = IR->GetID(Node).Value;
    if (ID < Elide32MaskSet.size() && Elide32MaskSet[ID]) {
      if (Dst != Src) mr(Dst, Src);
      return;
    }
  }
  if (IROp->Size <= IR::OpSize::i32Bit) {
    // rlwinm RA, RS, SH, MB, ME where:
    // We want bits [lsb, lsb+width-1] of Src in low bits of Dst.
    // Rotate right by lsb bits to bring LSB to bit 31, then mask.
    uint32_t rot = (32 - lsb) & 31;
    rlwinm(Dst, Src, rot, 32 - width, 31);
  } else {
    // rldicl: rotate left by (64-lsb) to bring lsb to bit 63, clear bits > width
    uint32_t rot = (64 - lsb) & 63;
    rldicl(Dst, Src, rot, 64 - width);
  }
}

DEF_OP(Sbfe) {
  // Bit field extract (signed). Like Ashr above we cannot use srawi/sradi —
  // they clobber XER.CA, the canonical x86 CF when CFInverted=true. Use
  // extsb/extsh/extsw + rldicl-only sequences. Sbfe is heavily emitted by the
  // ASHROp dispatcher pre-shift sign-extend (sub-32-bit SAR), so a CA leak
  // here corrupts the next Adc/Sbb/PUSHF.
  auto Op  = IROp->C<IR::IROp_Sbfe>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src);
  uint32_t width = Op->Width;
  uint32_t lsb   = Op->lsb;

  // Common cases first: lsb=0 with width matching extsb/extsh/extsw.
  if (lsb == 0) {
    if (width == 8) {
      extsb(Dst, Src);
      if (IROp->Size <= IR::OpSize::i32Bit) rldicl(Dst, Dst, 0, 32);
      return;
    }
    if (width == 16) {
      extsh(Dst, Src);
      if (IROp->Size <= IR::OpSize::i32Bit) rldicl(Dst, Dst, 0, 32);
      return;
    }
    if (width == 32) {
      extsw(Dst, Src);
      if (IROp->Size <= IR::OpSize::i32Bit) rldicl(Dst, Dst, 0, 32);
      return;
    }
  }

  // General case: extract unsigned then construct sign-fill via neg(sign_bit).
  if (IROp->Size <= IR::OpSize::i32Bit) {
    uint32_t rot = (32 - lsb) & 31;
    rlwinm(TMP1, Src, rot, 32 - width, 31);    // TMP1 has unsigned field at bits [0..width-1]
    // Sign bit of the field = TMP1[width-1]. Replicate via neg.
    rldicl(TMP2, TMP1, 64 - (width - 1), 63);  // TMP2 = sign-bit (LSB)
    neg(TMP2, TMP2);                            // 0 → 0; 1 → all-1s
    sldi(TMP2, TMP2, width);                    // sign-fill at positions [width..63]
    or_(Dst, TMP1, TMP2);
    rldicl(Dst, Dst, 0, 32);                    // mask to low 32 (zero-extend writeback)
  } else {
    uint32_t rot = (64 - lsb) & 63;
    rldicl(TMP1, Src, rot, 64 - width);         // TMP1 has unsigned field at bits [0..width-1]
    rldicl(TMP2, TMP1, 64 - (width - 1), 63);   // TMP2 = sign bit (LSB only)
    neg(TMP2, TMP2);                             // 0 → 0; 1 → all-1s
    if (width < 64) {
      sldi(TMP2, TMP2, width);                   // sign-fill positions [width..63]
      or_(Dst, TMP1, TMP2);
    } else {
      mr(Dst, TMP1);                             // width=64: nothing to fill
    }
  }
}

DEF_OP(Bfi) {
  // Bit field insert: insert width bits of Src into Dst at lsb
  auto Op   = IROp->C<IR::IROp_Bfi>();
  auto Dst  = GetReg(Node);
  auto S1   = GetReg(Op->Dest);
  auto Src  = GetReg(Op->Src);
  uint32_t width = Op->Width;
  uint32_t lsb   = Op->lsb;
  // Same last-use aliasing hazard Bfxil below already guards against, and it was
  // never applied here. If RA picked Dst == Src (normal when Src dies at this
  // op) while Dst != S1, the mr(Dst, S1) overwrites Src before the insert reads
  // it, and the field inserted is whatever Dest happened to hold.
  //
  // `xchg %ah, %al` is the case that exposed it: the AL store is
  // Bfi(Dest=RAX, Src=RAX>>8, lsb=0, width=8) with the shifted value at last
  // use, so the mr clobbered it and the insert put RAX's own low byte back --
  // giving (AL << 8) | AL. That instruction is what GCC emits for a runtime
  // 16-bit byteswap, so every htons/ntohs/__builtin_bswap16 in every guest was
  // silently returning the wrong value, with no fault to notice.
  if (Dst == Src && Dst != S1) {
    mr(TMP3, Src);
    Src = TMP3;
  }
  if (Dst != S1) mr(Dst, S1);  // copy Dest into result first
  if (IROp->Size <= IR::OpSize::i32Bit) {
    // rlwimi inserts field
    rlwimi(Dst, Src, lsb, 32 - lsb - width, 31 - lsb);
  } else {
    // rldimi
    rldimi(Dst, Src, lsb, 64 - lsb - width);
  }
}

DEF_OP(Bfxil) {
  // Bit field extract and insert lower: per IR.json, copy Src[lsb+Width-1:lsb]
  // into Dest[Width-1:0], preserving Dest[Size-1:Width].
  //
  // Earlier impl was `rldimi/rlwimi(Dst, Src, (Size-lsb)%Size, Size-Width)`,
  // which has a subtle wrap-around bug: PPC rldimi's MASK(MB, 63-SH) wraps
  // when MB > 63-SH, producing TWO insert windows. For Bfxil(width=16,lsb=16)
  // that gives SH=48, MB=48, ME=15 → mask covers bits [63:48] AND [15:0],
  // so we'd insert Src[15:0] into Dst[63:48] in addition to the intended
  // Src[31:16] → Dst[15:0]. This silently zeroed the upper 16 bits of any
  // 64-bit Bfxil (e.g. MOVBE 16-bit zeroed bits 48..63 of the dest GPR).
  //
  // Avoid the wrap: extract the source field first (rldicl/rlwinm with
  // wrap-free mask) then insert at lsb=0 with SH=0 (no wrap possible).
  auto Op   = IROp->C<IR::IROp_Bfxil>();
  auto Dst  = GetReg(Node);
  auto S1   = GetReg(Op->Dest);
  auto Src  = GetReg(Op->Src);
  uint32_t width = Op->Width;
  uint32_t lsb   = Op->lsb;
  // If RA chose Dst == Src (last-use alias) but Dst != S1, the mr(Dst, S1)
  // below would overwrite Src before the rlwimi/rlwinm can read it. Stash
  // Src into TMP3 first. Caught by `arpl ax, bx` in 32-bit guest mode where
  // the ARPLOp dispatcher emits Bfxil(2, 0, Dest, SrcRPL) with SrcRPL having
  // last use here: RA aliased Dst and SrcRPL into the same physical reg,
  // so the mr clobbered SrcRPL and ARPL's modify path became a no-op.
  if (Dst == Src && Dst != S1) {
    mr(TMP3, Src);
    Src = TMP3;
  }
  if (Dst != S1) mr(Dst, S1);
  if (IROp->Size <= IR::OpSize::i32Bit) {
    if (lsb == 0) {
      rlwimi(Dst, Src, 0, 32 - width, 31);
    } else {
      uint32_t rot = (32u - lsb) & 31u;
      rlwinm(TMP1, Src, rot, 32 - width, 31);   // TMP1 = (Src >> lsb) & mask(width)
      rlwimi(Dst, TMP1, 0, 32 - width, 31);     // insert into Dst[width-1:0]
    }
  } else {
    if (lsb == 0) {
      rldimi(Dst, Src, 0, 64 - width);
    } else {
      uint32_t rot = (64u - lsb) & 63u;
      rldicl(TMP1, Src, rot, 64 - width);       // TMP1 = (Src >> lsb) & mask(width)
      rldimi(Dst, TMP1, 0, 64 - width);
    }
  }
}

DEF_OP(Extr) {
  // Extract: ARM EXTR semantics — Dst = (Upper:Lower) >> LSB, low N bits.
  // For 32-bit, that's (Upper << (32-sh)) | (Lower >> sh): contribution from
  // Upper is its low `sh` bits placed in the top of the result; contribution
  // from Lower is its high `32-sh` bits placed in the bottom.
  //
  // PPC rlwinm with rot=32-sh:
  //   rotate-left(Upper, 32-sh) puts Upper bits[0..sh-1] (LSB nums) into
  //     bits[32-sh..31]; in PPC big-endian numbering those are PPC bits
  //     0..sh-1. Mask 0..sh-1 keeps just that contribution.
  //   rotate-left(Lower, 32-sh) puts Lower bits[sh..31] into bits[0..31-sh];
  //     PPC bits sh..31. Mask sh..31 keeps just that contribution.
  auto Op  = IROp->C<IR::IROp_Extr>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Upper);
  auto S2  = GetReg(Op->Lower);
  uint32_t sh = Op->LSB;
  if (IROp->Size <= IR::OpSize::i32Bit) {
    if (sh == 0) {
      if (Dst != S2) mr(Dst, S2);
      rldicl(Dst, Dst, 0, 32);
      return;
    }
    rlwinm(TMP1, S1, 32 - sh, 0, sh - 1);   // Upper contribution at top
    rlwinm(TMP2, S2, 32 - sh, sh, 31);      // Lower contribution at bottom
    or_(Dst, TMP1, TMP2);
    rldicl(Dst, Dst, 0, 32);                // zero-extend
  } else {
    if (sh == 0) {
      // sldi(_, _, 64) encodes rldicr SH=64 which wraps SH-low-6-bits=0
      // and produces mr instead of zero.  Mirror the 32-bit sh==0 path.
      if (Dst != S2) mr(Dst, S2);
      return;
    }
    srdi(TMP1, S2, sh);
    sldi(TMP2, S1, 64 - sh);
    or_(Dst, TMP1, TMP2);
  }
}

DEF_OP(PDep) {
  // Parallel bits deposit. POWER8 has no equivalent; iterate set bits of mask.
  // Algorithm (per arm64 reference): T0 = isolate-low-set-bit(mask); for each
  // such bit, OR (input&1 ? T0 : 0) into Dst, shift input right by 1, clear T0
  // from mask, repeat until mask==0.
  auto Op       = IROp->C<IR::IROp_PDep>();
  auto Dest     = GetReg(Node);
  auto OrigIn   = GetReg(Op->Input);
  auto OrigMask = GetReg(Op->Mask);

  GPR Input = TMP1, Mask = TMP2, T0 = TMP3, T1 = TMP4;
  PPC64Emitter::Label NextBit, Done;

  mr(Input, OrigIn);
  mr(Mask, OrigMask);
  li(Dest, 0);
  // x86 BMI2 PDEP preserves flags per Intel SDM ("Flags Affected: None").
  // CR0 here is the canonical packed-NZCV scratch — save it to a red-zone
  // slot before the loop and restore at the end so flags survive the op.
  // mfocrf 0x80: CR0 nibble valid in T0 bits 31:28 (LSB), all other bits
  // UNDEFINED pre-ISA-3.0C — safe because the only consumer is the
  // mtocrf(0x80) restore below, which reads exactly that nibble.
  mfocrf(T0, 0x80);            // T0 = CR0 snapshot (using T0 briefly)
  std(T0, -16, r1);            // stash to red zone
  cmpdi(Mask, 0);              // read snapshot (Dest may alias OrigMask)
  bc(CC_EQ, &Done);

  Bind(&NextBit);
  neg(T0, Mask);
  and_(T0, T0, Mask);          // T0 = isolated low set bit
  rldicl(T1, Input, 0, 63);    // T1 = Input & 1
  neg(T1, T1);                 // T1 = 0 or all-ones
  and_(T1, T1, T0);            // T1 = T0 if input bit set else 0
  or_(Dest, Dest, T1);
  srdi(Input, Input, 1);
  andc(Mask, Mask, T0);        // clear processed bit from mask
  cmpdi(Mask, 0);
  bc(CC_NE, &NextBit);

  Bind(&Done);
  if (IROp->Size == IR::OpSize::i32Bit) rldicl(Dest, Dest, 0, 32);
  // Restore CR0 (only — mtocrf field 0 mask = 0x80) so any packed-NZCV
  // held there pre-PDep survives.
  ld(T0, -16, r1);
  mtocrf(0x80, T0);
}

DEF_OP(PExt) {
  // Parallel bits extract, branchless (Hacker's Delight 7-4 "compress right").
  // Rounds s = 1,2,4,8,16(,32) each shift every kept bit right past the mask
  // zeros below it, guided by a parallel-suffix XOR of the zero counts.
  // Straight-line, ~100 (i32) / ~130 (i64) instructions, and — the point —
  // NO compares: x86 PEXT is architecturally flag-transparent, and CR0 holds
  // the packed NZCV, so the old per-set-bit loop had to save/restore CR0
  // around its cmpdi spine (and once corrupted it; see pext_pdep_flags.asm).
  // Cost is also independent of mask density where the loop paid ~10
  // instructions and two branches PER SET BIT (a 32-bit Morton mask: ~320
  // instructions + 64 branches, versus ~100 with no branch at all).
  auto Op       = IROp->C<IR::IROp_PExt>();
  auto Dest     = GetReg(Node);
  auto OrigIn   = GetReg(Op->Input);
  auto OrigMask = GetReg(Op->Mask);

  // Register plan: x compresses in place in Dest; m = TMP1, mk = TMP2,
  // mp/t = TMP3, mv = TMP4. Dest may alias either source, so m is copied
  // out first and x is formed from OrigIn & m (never read again after).
  const bool Is32 = IROp->Size == IR::OpSize::i32Bit;
  if (Is32) {
    // Confine the mask to the low word up front: a stale mask bit >= 32
    // would pull an input bit into a low result position. x = in & m is
    // then confined by construction, upper input bits included.
    rldicl(TMP1, OrigMask, 0, 32);
  } else {
    mr(TMP1, OrigMask);
  }
  and_(Dest, OrigIn, TMP1);            // x  = input & mask
  nor(TMP2, TMP1, TMP1);               // mk = ~m ...
  sldi(TMP2, TMP2, 1);                 //   ... << 1: zeros below each bit

  // 5 rounds move any 32-bit distance; the 6th (s=32) only matters for the
  // 64-bit form. Same for the mp suffix-XOR width.
  const uint32_t Rounds = Is32 ? 5 : 6;
  const uint32_t PrefixTop = Is32 ? 16 : 32;
  for (uint32_t Round = 0; Round < Rounds; ++Round) {
    const uint32_t s = 1u << Round;
    // mp = parallel-suffix XOR of mk: parity of mk below each bit position.
    sldi(TMP3, TMP2, 1);
    xor_(TMP3, TMP3, TMP2);
    for (uint32_t Sh = 2; Sh <= PrefixTop; Sh <<= 1) {
      sldi(TMP4, TMP3, Sh);
      xor_(TMP3, TMP3, TMP4);
    }
    and_(TMP4, TMP3, TMP1);            // mv = mp & m: bits moving this round
    andc(TMP2, TMP2, TMP3);            // mk &= ~mp (mp dead; TMP3 becomes t)
    xor_(TMP1, TMP1, TMP4);            // m ^= mv ...
    and_(TMP3, Dest, TMP4);            // t = x & mv
    xor_(Dest, Dest, TMP3);            // x ^= t ...
    srdi(TMP3, TMP3, s);
    or_(Dest, Dest, TMP3);             // ... x |= t >> s
    srdi(TMP4, TMP4, s);
    or_(TMP1, TMP1, TMP4);             // ... m |= mv >> s
  }
  // Result is exactly popcount(mask) low bits; for i32 that is <= 32 and x
  // stayed confined to the low word throughout, so no final mask is needed.
}

// =========================================================================
// With-flags variants (set NZCV equivalent in CR0)
// =========================================================================

DEF_OP(AddWithFlags) {
  auto Op  = IROp->C<IR::IROp_AddWithFlags>();
  auto Dst = GetReg(Node);
  auto S1Node = Op->Src1;
  auto S2Node = Op->Src2;
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(S1Node, &C1);
  bool S2Inline = IsInlineConstant(S2Node, &C2);

  if (S1Inline && !S2Inline) {
    std::swap(S1Node, S2Node);
    std::swap(C1, C2);
    std::swap(S1Inline, S2Inline);
  }

  // For sub-64-bit ops, x86 CF is the carry-out of bit N-1 and OF is the signed
  // overflow at the same boundary. PPC's addco. produces those for bit 63.
  // Trick: shift both operands left by (64-N) so the operand-size carry/overflow
  // boundary lines up at bit 63, do the 64-bit addco., then shift the result
  // back. XER.CA/OV then match x86 semantics for N bits.
  if (IROp->Size <= IR::OpSize::i32Bit) {
    uint32_t Sh = 64 - IR::OpSizeToSize(IROp->Size) * 8;
    if (S1Inline && S2Inline) {
      LoadConstant(TMP1, C1 << Sh);
      LoadConstant(TMP2, C2 << Sh);
    } else {
      sldi(TMP1, GetReg(S1Node), Sh);
      if (S2Inline) {
        LoadConstant(TMP2, C2 << Sh);
      } else {
        sldi(TMP2, GetReg(S2Node), Sh);
      }
    }
    addco_(TMP1, TMP1, TMP2);   // CA/OV reflect bit-(N-1) carry / signed overflow; CR0 = N/Z
    srdi(Dst, TMP1, Sh);        // zero-extended operand-size value, CR0 untouched
    return;
  }

  // 64-bit only from here.
  if (S1Inline && S2Inline) {
    LoadConstant(TMP1, C1);
    LoadConstant(TMP2, C2);
    addco_(Dst, TMP1, TMP2);
  } else if (S2Inline) {
    LoadConstant(TMP4, C2);
    addco_(Dst, GetReg(S1Node), TMP4);  // addco. sets CA + SO/OV + CR0
  } else {
    addco_(Dst, GetReg(S1Node), GetReg(S2Node));
  }
}

DEF_OP(SubWithFlags) {
  auto Op  = IROp->C<IR::IROp_SubWithFlags>();
  auto Dst = GetReg(Node);
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);

  // Sub-64-bit: shift-up trick to move the borrow boundary to bit 63 so XER.CA/OV
  // reflect operand-size CF/OF.
  if (IROp->Size <= IR::OpSize::i32Bit) {
    uint32_t Sh = 64 - IR::OpSizeToSize(IROp->Size) * 8;
    GPR S1Reg, S2Reg;
    if (S1Inline) { LoadConstant(TMP3, C1); S1Reg = TMP3; } else S1Reg = GetReg(Op->Src1);
    if (S2Inline) { LoadConstant(TMP4, C2); S2Reg = TMP4; } else S2Reg = GetReg(Op->Src2);
    sldi(TMP1, S1Reg, Sh);
    sldi(TMP2, S2Reg, Sh);
    subfco_(TMP1, TMP2, TMP1);   // CA/OV at the correct boundary; CR0 = N/Z
    srdi(Dst, TMP1, Sh);         // zero-extended operand-size value, CR0 untouched
    return;
  }

  // 64-bit only from here.
  if (S1Inline && S2Inline) {
    LoadConstant(TMP1, C1);
    LoadConstant(TMP2, C2);
    subfco_(Dst, TMP2, TMP1);
  } else if (S2Inline) {
    LoadConstant(TMP4, C2);
    subfco_(Dst, TMP4, GetReg(Op->Src1));  // sets CA + SO/OV + CR0
  } else if (S1Inline) {
    LoadConstant(TMP4, C1);
    subfco_(Dst, GetReg(Op->Src2), TMP4);  // sets CA + SO/OV + CR0
  } else {
    subfco_(Dst, GetReg(Op->Src2), GetReg(Op->Src1));
  }
}

// IMPORTANT: never use r0 as the destination of *NZCV / Test ops. r0 is the
// JIT's "zero index" invariant for ldx/stdx; writing to r0 as a discard reg
// silently broke addressing for every subsequent indexed memory op until the
// dispatcher re-set r0=0. Use TMP3 (r5) as the scratch instead.
DEF_OP(AddNZCV) {
  auto Op = IROp->C<IR::IROp_AddNZCV>();
  auto S1Node = Op->Src1;
  auto S2Node = Op->Src2;
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(S1Node, &C1);
  bool S2Inline = IsInlineConstant(S2Node, &C2);

  if (S1Inline && !S2Inline) {
    std::swap(S1Node, S2Node);
    std::swap(C1, C2);
    std::swap(S1Inline, S2Inline);
  }

  // For 8/16/32-bit ops the carry/overflow boundary is bit N-1; do the addco.
  // on operands shifted left by (64-N) so XER.CA/OV reflect that boundary.
  if (IROp->Size <= IR::OpSize::i32Bit) {
    uint32_t Sh = 64 - IR::OpSizeToSize(IROp->Size) * 8;
    if (S1Inline && S2Inline) {
      LoadConstant(TMP1, C1 << Sh);
      LoadConstant(TMP2, C2 << Sh);
    } else {
      sldi(TMP1, GetReg(S1Node), Sh);
      if (S2Inline) {
        LoadConstant(TMP2, C2 << Sh);
      } else {
        sldi(TMP2, GetReg(S2Node), Sh);
      }
    }
    addco_(TMP3, TMP1, TMP2);    // CA/OV correct; CR0.LT/EQ from shifted result
    return;
  }

  if (S1Inline && S2Inline) {
    LoadConstant(TMP1, C1);
    LoadConstant(TMP2, C2);
    addco_(TMP3, TMP1, TMP2);
  } else if (S2Inline) {
    LoadConstant(TMP4, C2);
    addco_(TMP3, GetReg(S1Node), TMP4);                            // CA + SO/OV + CR0
  } else {
    addco_(TMP3, GetReg(S1Node), GetReg(S2Node));
  }
}

DEF_OP(SubNZCV) {
  auto Op = IROp->C<IR::IROp_SubNZCV>();
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);

  // 8/16/32-bit: shift operands left by (64-N) so PPC's bit-63 borrow / signed
  // overflow line up with the operand-size flags x86 needs.
  if (IROp->Size <= IR::OpSize::i32Bit) {
    uint32_t Sh = 64 - IR::OpSizeToSize(IROp->Size) * 8;
    GPR S1Reg, S2Reg;
    if (S1Inline) { LoadConstant(TMP1, C1 << Sh); S1Reg = TMP1; }
    else          { sldi(TMP1, GetReg(Op->Src1), Sh); S1Reg = TMP1; }
    if (S2Inline) { LoadConstant(TMP2, C2 << Sh); S2Reg = TMP2; }
    else          { sldi(TMP2, GetReg(Op->Src2), Sh); S2Reg = TMP2; }
    subfco_(TMP3, S2Reg, S1Reg);   // CA/OV at operand-size boundary; CR0 on shifted result
    return;
  }

  if (S1Inline && S2Inline) {
    LoadConstant(TMP1, C1);
    LoadConstant(TMP2, C2);
    subfco_(TMP3, TMP2, TMP1);
  } else if (S2Inline) {
    auto S1 = GetReg(Op->Src1);
    LoadConstant(TMP4, C2);
    subfco_(TMP3, TMP4, S1);                           // CA + SO/OV + CR0
  } else if (S1Inline) {
    auto S2 = GetReg(Op->Src2);
    LoadConstant(TMP4, C1);
    subfco_(TMP3, S2, TMP4);                           // CA + SO/OV + CR0
  } else {
    auto S1 = GetReg(Op->Src1);
    subfco_(TMP3, GetReg(Op->Src2), S1);
  }
}

// Set CR0.LT/EQ from a sub-word AND result, honouring IR operand size.
//   The AND result is zero-padded above the operand width, so PPC's `and.`
//   (which tests the full 64-bit value) would miss Z when garbage lives in
//   the high bits of the source — see TestNZ in `path-walk` byte loops where
//   R0 retains old high bits across a Bfi #8.  We sign-extend the AND result
//   from the operand size up to 64-bit, then `cmpdi 0` so that:
//     CR0.EQ = (low <Size> bits == 0)              (Z)
//     CR0.LT = (sign-bit of <Size>-wide value)     (N)
// Sign-extension is correct here because the IR's TestNZ specifies SF/ZF on
// the operand width — without it CR0.LT would always be 0 for sub-64-bit Size.
void PPC64JITCore::EmitTestNZSetCR(GPR Result, IR::OpSize Size) {
  // Sign-extend into TMP1 (don't clobber Result — callers may pass an SSA
  // Dst whose natural value must remain zero-extended for downstream uses).
  // The record forms collapse the old `extsX ; cmpdi 0` pair into one
  // instruction: extsX. writes CR0 from a signed comparison of the 64-bit
  // sign-extended result against zero — bit-for-bit what the cmpdi produced
  // (LT = sign bit of the <Size>-wide value = N, EQ = low <Size> bits zero
  // = Z, SO copied from XER.SO exactly as cmpdi copies it).
  switch (Size) {
    case IR::OpSize::i8Bit:
      extsb_(TMP1, Result);
      return;
    case IR::OpSize::i16Bit:
      extsh_(TMP1, Result);
      return;
    case IR::OpSize::i32Bit:
      extsw_(TMP1, Result);
      return;
    case IR::OpSize::i64Bit:
    default:
      cmpdi(Result, 0);
      return;
  }
}

DEF_OP(TestNZ) {
  auto Op = IROp->C<IR::IROp_TestNZ>();
  auto S1Node = Op->Src1;
  auto S2Node = Op->Src2;
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(S1Node, &C1);
  bool S2Inline = IsInlineConstant(S2Node, &C2);

  if (S1Inline && !S2Inline) {
    std::swap(S1Node, S2Node);
    std::swap(C1, C2);
    std::swap(S1Inline, S2Inline);
  }
  GPR S1;
  if (S1Inline) {
    LoadConstant(TMP2, C1);
    S1 = TMP2;
  } else {
    S1 = GetReg(S1Node);
  }
  if (S2Inline) {
    uint64_t Const = C2;
    // Same CR0-setting / XER-preserving requirement as DEF_OP(AndWithFlags):
    // only andi., andis. and the record-form rotates qualify.
    if ((Const & 0xFFFF) == Const) {
      andi_(TMP3, S1, static_cast<uint16_t>(Const));   // sets CR0 from full 64-bit
    } else if (LogicalImmEnabled() && (Const & 0xFFFF0000ull) == Const) {
      andis_(TMP3, S1, static_cast<uint16_t>(Const >> 16));  // sets CR0 from full 64-bit
      // Value and CR0 identical to the and. this replaces.
    } else if (!EmitAndMaskRc(*this, TMP3, S1, Const, IROp->Size == IR::OpSize::i32Bit)) {
      LoadConstant(TMP4, Const);
      and__(TMP3, S1, TMP4);
    }
  } else {
    and__(TMP3, S1, GetReg(S2Node));
  }
  // IR contract: clear C and V (logical ops clear NZCV.C/V). PPC and./andi.
  // only set CR0; XER.CA/OV retain their prior values. Clear them here so
  // SetNZ_ZeroCV's "host carry will be implicitly zeroed" comment in
  // OpcodeDispatcher.h holds for 8/16-bit TEST/AND/OR/XOR via TestNZ.
  // (The 32/64-bit SetNZ_ZeroCV path uses _SubNZCV which writes correct CA;
  // only the sub-32 path goes through _TestNZ.)
  //
  // A single OE=1 add of 0+0 replaces the mfspr/mask/mtspr XER round trip
  // (an SPR move pair is one of the most expensive sequences on POWER8, and
  // this is one of the hottest guest shapes: `test reg,reg` + jcc).
  // Equivalence argument, in LSB bit numbers of the 64-bit XER value
  // (ISA big-endian bit 32 = SO, 33 = OV, 34 = CA  =>  LSB 31/30/29):
  //   * old mask 0x60000000 = LSB bits 30|29 = OV|CA, cleared via andc,
  //     so the old sequence cleared exactly CA and OV and preserved SO.
  //   * addco writes CA = carry out of the add and OV = signed overflow of
  //     the add; 0 + 0 produces neither, so CA = OV = 0.  SO is sticky —
  //     hardware only ORs OV into it, never clears it — so SO survives,
  //     matching the old andc.
  //   * Rc = 0 (Emitter.h `addco`, not `addco_`), so CR0 — which holds the
  //     packed guest NZCV set by the and./andi. above and refined by
  //     EmitTestNZSetCR below — is NOT touched.
  // r0 is the JIT's zero-index invariant register (see PPC64Dispatcher.cpp),
  // so this really is 0 + 0.  TMP1 is dead here: the old sequence's only
  // use of it ended at the mtspr, and EmitTestNZSetCR overwrites it next.
  addco(TMP1, r0, r0);
  // Refine CR0 to reflect ONLY the IR operand-size's worth of bits.
  // At i64 there is nothing to refine: the and./andi. above already set CR0
  // from a signed comparison of the full 64-bit result against zero, which is
  // precisely what EmitTestNZSetCR's i64 case (`cmpdi Result, 0`) recomputes,
  // and the intervening addco has Rc=0 so CR0 still holds it. Skip it — same
  // guard DEF_OP(AndWithFlags) already applies.
  if (IROp->Size != IR::OpSize::i64Bit) EmitTestNZSetCR(TMP3, IROp->Size);
}

DEF_OP(TestZ) {
  auto Op = IROp->C<IR::IROp_TestZ>();
  auto S1 = GetReg(Op->Src1);
  uint64_t Const;
  if (IsInlineConstant(Op->Src2, &Const)) {
    if ((Const & 0xFFFF) == Const) {
      andi_(TMP3, S1, static_cast<uint16_t>(Const));
    } else {
      LoadConstant(TMP4, Const);
      and__(TMP3, S1, TMP4);
    }
  } else {
    and__(TMP3, S1, GetReg(Op->Src2));
  }
  // Same clear-CV invariant as TestNZ above, same 0+0 addco argument
  // (CA/OV cleared, sticky SO preserved, CR0 untouched because Rc=0).
  // TMP1 is dead here for the same reason: EmitTestNZSetCR writes it next.
  addco(TMP1, r0, r0);
  // Same i64 redundancy as TestNZ above: and./andi. already set CR0 over the
  // full 64 bits and addco (Rc=0) left it alone, so the cmpdi is a no-op.
  if (IROp->Size != IR::OpSize::i64Bit) EmitTestNZSetCR(TMP3, IROp->Size);
}

DEF_OP(Adc) {
  auto Op  = IROp->C<IR::IROp_Adc>();
  auto Dst = GetReg(Node);
  // Src1 is Inline:"Zero" in IR.json: an inline zero has no register, so
  // GetZeroableReg maps it to r0 (pinned 0).
  auto S1  = GetZeroableReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  // Dst = S1 + S2 + CA. XER.CA holds the carry directly: the frontend's ADC and
  // DeadFlagCalculationElimination's AdcWithFlags -> Adc rewrite both feed an
  // un-inverted carry.
  //
  // Adc is a value-only op (no HasSideEffects, and DFCE models it as reading C
  // and writing nothing), so it must leave XER.CA/OV/SO and CR0 untouched. A
  // bare `adde` writes the carry-out into XER.CA: an A64 `adc x0, x1, x2`
  // followed by `b.cs` then branched on the carry-out of the ADC rather than
  // the guest's C.
  //
  // `subfe TMP1, r0, r0` = ~r0 + r0 + CA = all-ones + CA, i.e. CA - 1. Its
  // carry-out equals its carry-in, so XER.CA survives, and OE = Rc = 0 leaves
  // OV/SO/CR0 alone. ~(CA - 1) = -CA, and S1 + S2 - (-CA) = S1 + S2 + CA.
  subfe(TMP1, r0, r0);        // TMP1 = CA - 1
  nor(TMP1, TMP1, TMP1);      // TMP1 = -CA
  add(TMP2, S1, S2);
  subf(Dst, TMP1, TMP2);      // Dst = S1 + S2 + CA
  if (IROp->Size == IR::OpSize::i32Bit) {
    // Sources arrive AllowUpperGarbage; zero-extend the 32-bit writeback.
    rldicl(Dst, Dst, 0, 32);
  }
}

DEF_OP(Sbb) {
  auto Op  = IROp->C<IR::IROp_Sbb>();
  auto Dst = GetReg(Node);
  // Dst = S1 + ~S2 + CA = S1 - S2 - !CA, with XER.CA holding the no-borrow
  // carry directly (ARM C; the x86 producer rectifies CF to the same stored
  // polarity before SbbWithFlags).
  //
  // Value-only, like Adc: a bare `subfe` would write the borrow into XER.CA.
  // `subfe TMP1, r0, r0` gives CA - 1 and preserves CA (see Adc), and
  // S1 - S2 + (CA - 1) is the result.
  subfe(TMP1, r0, r0);                          // TMP1 = CA - 1
  subf(TMP2, GetReg(Op->Src2), GetReg(Op->Src1)); // TMP2 = S1 - S2
  add(Dst, TMP2, TMP1);
  if (IROp->Size == IR::OpSize::i32Bit) {
    rldicl(Dst, Dst, 0, 32);  // zero-extend the 32-bit writeback (see Adc)
  }
}

DEF_OP(AdcWithFlags) {
  auto Op  = IROp->C<IR::IROp_AdcWithFlags>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);

  if (IROp->Size == IR::OpSize::i64Bit) {
    // AdcWithFlags is emitted by CalculateFlags_ADC after RectifyCarryInvert(false),
    // so stored XER.CA = x86_CF directly. addeo_ uses CA-in and writes CA-out in
    // the same convention — no manual flip needed.
    addeo_(Dst, S1, S2);
    return;
  }

  // i32Bit: zero-extend, do a 64-bit add with x86_CF as the third addend, take
  // bit-32 as x86_CF_out, store directly (CFInverted=false convention).
  //
  // Because the convention here is DIRECT (stored XER.CA == x86_CF, see the
  // i64 comment above), the carry-in needs no flip and `adde` injects exactly
  // the right bit — no mfspr/rldicl extraction, no separate add for it.
  // Both addends are zero-extended 32-bit values, so the sum is at most
  // 2*(2^32 - 1) + 1 < 2^33: adde's own CA-out (the carry at bit 63) is always
  // 0. Clobbering XER.CA here is harmless regardless — the tail below rewrites
  // CA and OV wholesale (arithmetically; SO and the rest of XER untouched).
  rldicl(TMP1, S1, 0, 32);                  // zx32(S1)
  rldicl(TMP2, S2, 0, 32);                  // zx32(S2)
  adde(TMP3, TMP1, TMP2);                   // TMP3 = zx32(S1) + zx32(S2) + x86_CF (≤ 33-bit)

  // ALIAS HAZARD: Dst may be the same register as S1 and/or S2 — DFCE's
  // store-elimination lets the RA coalesce the SRA destination onto a source,
  // so `adc eax,eax` arrives with Dst==S1==S2. Every source-derived flag bit
  // must therefore come from the zx32 copies in TMP1/TMP2 BEFORE Dst is
  // written. Reading S1/S2 after the Dst write computed OF from the result —
  // (Dst^Dst)-shaped, always 0 — and broke `seto` after `adc` (2026-08-12
  // differential probe; falsely pinned on the DFCE Remove arm at first).
  // OF = (S1[31] == S2[31]) AND (S1[31] != Sum[31]); Sum[31] == Dst[31].
  xor_(TMP2, TMP2, TMP1);                   // S1^S2
  xor_(TMP1, TMP3, TMP1);                   // Sum^S1
  andc(TMP1, TMP1, TMP2);                   // (Sum^S1) & ~(S1^S2): OF at bit 31
  rldicl(TMP2, TMP1, 33, 63);               // OF -> LSB (kept in TMP2)

  // CA = bit-32 of TMP3 = x86_CF_out, stored directly (CFInverted=false).
  rldicl(TMP4, TMP3, 32, 63);

  rldicl(Dst, TMP3, 0, 32);                  // Dst = result low-32, zero-ext
  EmitTestNZSetCR(Dst, IR::OpSize::i32Bit);  // clobbers TMP1 (already consumed)

  // Write XER arithmetically from the LSB-0 bits: addic generates CA, the
  // sldi-62/addo self-add generates OV, neither reads XER and neither is the
  // serializing mtspr the old mfspr/rlwimi/mtspr patch paid. Idioms + kill
  // switch documented at the PPC64Emitter.h helper block; every XER patch
  // site in this file uses the same pair.
  SetCAFromBit(TMP4, TMP1);       // CA <- TMP4 LSB (x86_CF_out, direct)
  SetOVFromBit(TMP2, TMP1);       // OV <- TMP2 LSB (OF)
}

DEF_OP(SbbWithFlags) {
  auto Op  = IROp->C<IR::IROp_SbbWithFlags>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);

  if (IROp->Size == IR::OpSize::i64Bit) {
    // 64-bit SBB: subfeo. sets CA + OV + CR0 from the 64-bit boundary.
    // PPC `subfe rT, rA, rB` = rB + ~rA + CA, which equals rB - rA - !CA.
    // CA-out is "no-borrow" at the 64-bit boundary; under our CFInverted=true
    // storage convention that's exactly stored-C (= !x86_CF).
    subfeo_(Dst, S2, S1);
    return;
  }

  // i32Bit: do a 64-bit subfe on zero-extended operands. Bit-32 of the result
  // tells us about the borrow at the 32-bit boundary, but in inverted form:
  //   subfe on zx(a), zx(b): result = a + ~b_zx + CA_in.
  //   ~b_zx in low 32 = ~b[31:0]; in high 32 = 0xFFFFFFFF (all ones from extension).
  //   Bit 32 of result = 1 iff a < b + !CA_in (i.e., borrow occurred).
  // Stored C under CFInverted=true = !x86_CF = !borrow = NOT(bit 32 of result).
  rldicl(TMP1, S1, 0, 32);
  rldicl(TMP2, S2, 0, 32);
  subfe(TMP3, TMP2, TMP1);                 // TMP3 = TMP1 + ~TMP2 + CA_in

  // ALIAS HAZARD: Dst may alias S1/S2 (see AdcWithFlags) — derive OF from
  // the zx32 copies BEFORE Dst is written.
  // OF for SBB: (S1[31] != S2[31]) AND (S1[31] != Diff[31]); Diff[31] == Dst[31].
  xor_(TMP2, TMP2, TMP1);                  // S1^S2
  xor_(TMP1, TMP3, TMP1);                  // S1^Diff
  and_(TMP1, TMP1, TMP2);                  // (S1^S2) AND (S1^Diff): OF at bit 31
  rldicl(TMP2, TMP1, 33, 63);              // OF -> LSB (kept in TMP2)

  // CF (CFInverted-stored) = NOT(bit 32 of TMP3).
  rldicl(TMP4, TMP3, 32, 63);              // bit 32 of TMP3 in LSB
  xori(TMP4, TMP4, 1);                      // invert LSB

  rldicl(Dst, TMP3, 0, 32);
  EmitTestNZSetCR(Dst, IR::OpSize::i32Bit); // clobbers TMP1 (already consumed)

  // Arithmetic XER writes — see DEF_OP(AdcWithFlags) / PPC64Emitter.h.
  SetCAFromBit(TMP4, TMP1);       // CA <- TMP4 LSB (CFInverted-stored)
  SetOVFromBit(TMP2, TMP1);       // OV <- TMP2 LSB (OF)
}

DEF_OP(AdcZero) {
  auto Op  = IROp->C<IR::IROp_AdcZero>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src1);
  // CFInverted=true: PPC `addze` would add !x86_CF. Materialise x86_CF instead.
  // subfe(TMP2, r0, r0) = ~r0 + r0 + CA = all-ones + CA, i.e. 0 when CA=1 and
  // -1 when CA=0 — that is -(!CA) = -x86_CF under this op's inverted
  // convention. Its carry-out equals its carry-in so XER.CA survives, and
  // OE=Rc=0 leaves OV/SO/CR0 alone (this is a value-only op).
  // Dst = Src + x86_CF = Src - (-x86_CF), so the add becomes a subf.
  // Carry stays as-is: IR.json declares AdcZero as "adds GPR with INVERTED
  // carry-in" and the dispatcher's ADCOp literal-zero path rectifies inverted,
  // so XER.CA == !x86_CF. subfe r0,r0 gives CA-1 == -(!CA) == -x86_CF, and
  // subtracting it adds x86_CF. Correct -- and deliberately the opposite
  // polarity from DEF_OP(Adc). Uniformizing these is the AdcZeroWithFlags bug
  // class that broke BoringSSL P-256 / Steam TLS (7224def51).
  subfe(TMP2, r0, r0);        // TMP2 = -x86_CF
  subf(Dst, TMP2, Src);       // Dst = Src - TMP2 = Src + x86_CF
  if (IROp->Size == IR::OpSize::i32Bit) {
    rldicl(Dst, Dst, 0, 32);  // zero-extend the 32-bit writeback (see Adc)
  }
}

DEF_OP(AdcZeroWithFlags) {
  auto Op = IROp->C<IR::IROp_AdcZeroWithFlags>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Src1);

  // Materialise x86_CF from the CFInverted-stored XER.CA. subfe(TMP4, r0, r0)
  // = ~r0 + r0 + CA = all-ones + CA, giving 0 for CA=1 and -1 for CA=0, i.e.
  // -(!CA) = -x86_CF; negate to get x86_CF itself. Both instructions leave XER
  // untouched (subfe's carry-out equals its carry-in; neg has OE=0), so the CA
  // that addco_ below consumes-and-replaces is still the stored one, and CR0
  // is undisturbed until addco_ writes it.
  subfe(TMP4, r0, r0);                       // TMP4 = -x86_CF
  neg(TMP4, TMP4);                           // TMP4 = x86_CF (0 or 1)

  if (IROp->Size == IR::OpSize::i64Bit) {
    // addco_(Dst, Src, TMP4): Dst = Src + x86_CF, CA = carry-out, OV = ovf, CR0 from Dst.
    // CA-out is left in DIRECT (CFInverted=false) form: the dispatcher's ADCOp
    // sets `CFInverted = false` after emitting this op. Flipping it here (as an
    // earlier revision did) made every carry consumer after an `adc $0` read
    // !CF — BoringSSL's p256 point-add computed X/Y off by 2^192 and every
    // Steam TLS handshake died with BAD_SIGNATURE.
    addco_(Dst, Src, TMP4);
    return;
  }

  // i32Bit (and smaller): manual 32-bit add and patch XER.
  rldicl(TMP1, Src, 0, 32);                  // zx32(Src)
  add(TMP3, TMP1, TMP4);                     // TMP3 = zx32(Src) + x86_CF (≤ 33-bit)

  // ALIAS HAZARD: Dst may alias Src (see AdcWithFlags) — derive OF from the
  // zx32 copy and the sum BEFORE Dst is written.
  // OF for ADC-with-zero (carry ∈ {0,1}, sign-bit always 0):
  // OF = !Src[31] AND Sum[31]; Sum[31] == Dst[31].
  rldicl(TMP4, TMP3, 33, 63);                 // Sum[31] (TMP4's carry consumed by add)
  rldicl(TMP1, TMP1, 33, 63);                 // Src[31] from the zx copy
  xori(TMP1, TMP1, 1);                        // !Src[31]
  and_(TMP4, TMP4, TMP1);                     // OF in LSB

  // CA = bit-32 of TMP3 = x86_CF_out, stored DIRECT (CFInverted=false) to match
  // the dispatcher's `CFInverted = false` after this op — same convention as
  // the 64-bit path above and AdcWithFlags' i32 path.
  rldicl(TMP2, TMP3, 32, 63);

  rldicl(Dst, TMP3, 0, 32);                  // Dst = low-32
  EmitTestNZSetCR(Dst, IR::OpSize::i32Bit);  // clobbers TMP1 (already consumed)

  // Arithmetic XER writes — see DEF_OP(AdcWithFlags) / PPC64Emitter.h.
  SetCAFromBit(TMP2, TMP1);       // CA <- TMP2 LSB (direct x86_CF_out)
  SetOVFromBit(TMP4, TMP1);       // OV <- TMP4 LSB (OF)
}

DEF_OP(AdcNZCV) {
  // Identical to AdcWithFlags except no architectural Dst writeback — the
  // result lands in a TMP purely for CR0 / carry / overflow extraction.
  //
  // CARRY POLARITY: DIRECT, in and out, exactly like DEF_OP(AdcWithFlags).
  // The only producer of AdcNZCV is DeadFlagCalculationElimination's
  // ReplacementNoWrite arm rewriting AdcWithFlags -> AdcNZCV when the SSA
  // value is unused but the flag write is live, and CalculateFlags_ADC
  // (OpcodeDispatcher/Flags.cpp) brackets that op with
  // RectifyCarryInvert(false) before and CFInverted=false after — stored
  // XER.CA == x86_CF on entry, and every downstream carry consumer was
  // compiled expecting a DIRECT CA on exit. The rewrite changes the opcode
  // tag only, never the carry convention.
  //
  // HISTORY (2026-08-13): both size paths here used to assume the INVERTED
  // convention — the i64 path bracketed addeo_ with subfe/addic CA-flip
  // pairs (carry-in and carry-out both wrong), and the i32 path materialised
  // -(!CA) as if it were -x86_CF and stored CA-out xori-inverted. Same
  // never-executed-handler class as the DEF_OP(Adc) polarity bug documented
  // above: with the NoWrite arm disabled nothing ever produced AdcNZCV, so
  // the wrong polarity could not be observed. Pinned by
  // unittests/ASM/FEX_bugs/dfce_nowrite_adc_sbb.asm.
  auto Op = IROp->C<IR::IROp_AdcNZCV>();
  auto S1 = GetReg(Op->Src1);
  auto S2 = GetReg(Op->Src2);

  if (IROp->Size == IR::OpSize::i64Bit) {
    // addeo_ consumes CA-in and writes CA-out in the DIRECT convention this
    // op's producer establishes (see above) — no flips, mirroring
    // DEF_OP(AdcWithFlags)'s i64 path with TMP3 as the discard destination.
    addeo_(TMP3, S1, S2);
    return;
  }

  // i32Bit: mirror DEF_OP(AdcWithFlags)'s i32 path minus the Dst writeback.
  // adde injects XER.CA (= x86_CF, direct) as the third addend. Both addends
  // are zero-extended 32-bit values so the sum is < 2^33 and adde's own
  // CA-out is always 0 — harmless, the tail below rewrites CA and OV
  // wholesale (arithmetically; SO and the rest of XER untouched).
  rldicl(TMP1, S1, 0, 32);                  // zx32(S1)
  rldicl(TMP2, S2, 0, 32);                  // zx32(S2)
  adde(TMP3, TMP1, TMP2);                   // TMP3 = zx32(S1) + zx32(S2) + x86_CF (≤ 33-bit)

  // OF = (S1[31] == S2[31]) AND (S1[31] != Sum[31]); Sum[31] == TMP3[31].
  // Derived from the zx32 copies, same formula and ordering as AdcWithFlags
  // (no Dst here, so no alias hazard — kept in the same shape regardless).
  xor_(TMP2, TMP2, TMP1);                   // S1^S2
  xor_(TMP1, TMP3, TMP1);                   // Sum^S1
  andc(TMP1, TMP1, TMP2);                   // (Sum^S1) & ~(S1^S2): OF at bit 31
  rldicl(TMP2, TMP1, 33, 63);               // OF -> LSB (kept in TMP2)

  // CA-out = bit-32 of the 33-bit sum, stored DIRECT (CFInverted=false),
  // matching AdcWithFlags' i32 path and the dispatcher's post-op convention.
  rldicl(TMP4, TMP3, 32, 63);

  // N/Z from the low 32 bits of the sum. EmitTestNZSetCR's i32 case is
  // extsw_, which only reads the low word — the 33-bit TMP3 needs no
  // pre-truncation (AdcWithFlags truncates into Dst because Dst must carry
  // the zero-extended VALUE; there is no Dst here).
  EmitTestNZSetCR(TMP3, IR::OpSize::i32Bit); // clobbers TMP1 (already consumed)

  // Arithmetic XER writes — see DEF_OP(AdcWithFlags) / PPC64Emitter.h.
  SetCAFromBit(TMP4, TMP1);       // CA <- TMP4 LSB (direct x86_CF_out)
  SetOVFromBit(TMP2, TMP1);       // OV <- TMP2 LSB (OF)
}

DEF_OP(SbbNZCV) {
  auto Op = IROp->C<IR::IROp_SbbNZCV>();
  auto S1 = GetReg(Op->Src1);
  auto S2 = GetReg(Op->Src2);

  if (IROp->Size == IR::OpSize::i64Bit) {
    subfeo_(TMP3, S2, S1);
    return;
  }

  rldicl(TMP1, S1, 0, 32);
  rldicl(TMP2, S2, 0, 32);
  subfe(TMP3, TMP2, TMP1);                 // TMP3 = TMP1 + ~TMP2 + CA_in
  rldicl(TMP4, TMP3, 0, 32);                // low-32 result
  EmitTestNZSetCR(TMP4, IR::OpSize::i32Bit);

  // CF (CFInverted-stored) = NOT(bit-32 of TMP3), since bit-32 = borrow.
  rldicl(TMP3, TMP3, 32, 63);
  xori(TMP3, TMP3, 1);

  // OF for SBB: (S1[31] != S2[31]) AND (S1[31] != Result[31]).
  rldicl(TMP1, S1,   33, 63);
  rldicl(TMP2, S2,   33, 63);
  rldicl(TMP4, TMP4, 33, 63);
  xor_(TMP2, TMP2, TMP1);                  // S1^S2
  xor_(TMP4, TMP4, TMP1);                  // S1^Result
  and_(TMP4, TMP4, TMP2);                  // (S1^S2) AND (S1^Result) = OF

  // Arithmetic XER writes — see DEF_OP(AdcWithFlags) / PPC64Emitter.h.
  SetCAFromBit(TMP3, TMP1);       // CA <- TMP3 LSB (CFInverted-stored)
  SetOVFromBit(TMP4, TMP1);       // OV <- TMP4 LSB (OF)
}

// =========================================================================
// Select / NZCVSelect
// =========================================================================

DEF_OP(Select) {
  auto Op   = IROp->C<IR::IROp_Select>();
  auto Dst  = GetReg(Node);

  // True/False may be InlineConstants (Select01 in particular always passes
  // _InlineConstant(1) and _InlineConstant(0)). Calling GetReg() on an
  // InlineConstant returns garbage — handle inline constants explicitly
  // before any register reads. Mirrors DEF_OP(NZCVSelect) below.
  uint64_t const_true, const_false;
  bool is_const_true  = IsInlineConstant(Op->TrueVal,  &const_true);
  bool is_const_false = IsInlineConstant(Op->FalseVal, &const_false);

  const bool IsFP = (Op->Cond == IR::CondClass::FLU || Op->Cond == IR::CondClass::FGE ||
                     Op->Cond == IR::CondClass::FLEU || Op->Cond == IR::CondClass::FGT ||
                     Op->Cond == IR::CondClass::FU || Op->Cond == IR::CondClass::FNU);
  const bool IsBitTest = (Op->Cond == IR::CondClass::TSTZ || Op->Cond == IR::CondClass::TSTNZ);

  // Every arm compares into cr7 and touches neither CR0 nor XER, so this op
  // clobbers NO architectural flag state on ppc64le. CompareBranchFusion
  // relies on that: it rewrites NZCVSelect (a pure NZCV *reader*) into Select
  // mid-block, between an NZCV def and other live uses of it — legal only
  // while every path through here leaves CR0/XER untouched. (The IR-level
  // ImplicitFlagClobber on Select stays true for the frontend's sake; DFCE
  // does not consult it.)
  PPC64Emitter::Cond CC;
  if (IsFP) {
    // FP compare path: operands are FPRs; defer entirely to EmitCompare.
    EmitCompare(Op->Cond, Op->CompareSize, Op->Cmp1, Op->Cmp2, /*CRField=*/7);
    CC = MapCC(Op->Cond);
    CC = {CC.BO, static_cast<uint8_t>(CC.BI + 28)};
  } else if (IsBitTest) {
    // Bit-test select: Cmp2 is an inline constant bit POSITION (mirrors the
    // CondJumpBit lowering, see DEF_OP(CondJump) in BranchOps.cpp). MapCC has
    // no TSTZ/TSTNZ entry — without this branch it would fall to its default
    // and silently return CC_EQ, miscompiling the Select. Extract the target
    // bit via rldicl (no Rc — CR0 must stay untouched, see above), compare
    // via cr7, then pick NE (TSTNZ) / EQ (TSTZ) on cr7's EQ bit (BI 30).
    uint64_t Bit;
    LOGMAN_THROW_A_FMT(IsInlineConstant(Op->Cmp2, &Bit) && Bit < 64,
                       "Select TSTZ/TSTNZ: expected inline-constant bit < 64");
    uint64_t Cmp1Const;
    GPR Reg;
    if (IsInlineConstant(Op->Cmp1, &Cmp1Const)) {
      LoadConstant(TMP2, Cmp1Const);
      Reg = TMP2;
    } else {
      Reg = GetReg(Op->Cmp1);
    }
    uint32_t sh = (64u - static_cast<uint32_t>(Bit)) & 63u;
    rldicl(TMP1, Reg, sh, 63);
    cmpldi(cr(7), TMP1, 0);
    CC = (Op->Cond == IR::CondClass::TSTNZ) ? Cond{4, 30} : Cond{12, 30};
  } else {
    EmitCompare(Op->Cond, Op->CompareSize, Op->Cmp1, Op->Cmp2, /*CRField=*/7);
    CC = MapCC(Op->Cond);
    CC = {CC.BO, static_cast<uint8_t>(CC.BI + 28)};
  }
  // Branch-free select via isel (ISA 2.03). isel reads both sources before
  // writing RT, so the old Dst-aliases-True stash and the mr/bc/mr dance are
  // both unnecessary. The compare/bit-test above has already set the cr7 bit
  // that CC names (CC.BI is an absolute CR bit index — 28..31 on every path
  // through this op; isel's 5-bit BC field encodes it directly).
  //
  // SETTLED — keep isel here too, and do not make the constant form branchy.
  // This op was flagged as a candidate for a branchy constant form on the same reasoning that
  // motivated the NZCVSelect change below. That reasoning was wrong at the premise and the change
  // was measured as a net 5.7 ns/op loss; see the comment in DEF_OP(NZCVSelect) for the numbers and
  // for why the "constant form == SETcc" assumption does not hold. The argument transfers directly:
  // a constant-form select on a data-dependent condition feeding pure dataflow is exactly where an
  // unpredictable branch is worst. Unmeasured here, but there is now no hypothesis motivating the
  // change, so leaving it alone is the position rather than the deferral it was before.
  //
  // Materialise inline constants into TMPs first (GetReg on an InlineConstant
  // returns garbage — same hazard the old code documented). TMP1 may have
  // been used by the TSTZ/TSTNZ rldicl_ and TMP4 by EmitCompare's constant
  // path, but both are dead once the compare has executed; TMP2/TMP3 are free
  // on every path here.
  GPR True_reg = GPR{0}, False_reg = GPR{0};
  if (is_const_true) {
    LoadConstant(TMP2, const_true);
    True_reg = TMP2;
  } else {
    True_reg = GetReg(Op->TrueVal);
  }
  if (is_const_false) {
    LoadConstant(TMP3, const_false);
    False_reg = TMP3;
  } else {
    False_reg = GetReg(Op->FalseVal);
  }
  iselcc(Dst, CC, True_reg, False_reg);
  // x86 32-bit results zero-extend to 64 (the arm64 backend gets this from the
  // W-form csel). A 32-bit Select must honour the same IR contract: every
  // i32 def leaves bits 63:32 clear. Without this, a 32-bit CMOV kept the
  // dirty high half of the destination (condition false) or copied the
  // source's high half (condition true), e.g. a NaN-boxed int32 read back as
  // 0xFFFE0000_0000000N.
  if (IROp->Size <= IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(NZCVSelect) {
  auto Op  = IROp->C<IR::IROp_NZCVSelect>();
  auto Dst = GetReg(Node);
  auto CC  = MapNZCVCC(IntegerNZCVCond(Op->Cond));

  uint64_t const_true, const_false;
  bool is_const_true  = IsInlineConstant(Op->TrueVal,  &const_true);
  bool is_const_false = IsInlineConstant(Op->FalseVal, &const_false);

  const uint64_t all_ones = IROp->Size == IR::OpSize::i64Bit
    ? 0xFFFFFFFFFFFFFFFFull : 0xFFFFFFFFull;

  // BOTH forms use isel. Do not make the constant form branchy — that was tried and measured, and
  // it is a net loss. The history matters because the reasoning that motivated it was wrong at the
  // premise, not merely wrong in degree.
  //
  // The claim was that the constant form is "the SETcc archetype", so a branch keeps isel's latency
  // off a dependent chain. It is not. Grep `_NZCVSelect01`: SETccOp (OpcodeDispatcher.cpp) is ONE
  // caller. The dominant caller is per-flag-bit materialisation in OpcodeDispatcher.h — the
  // `!NZCVDirty` path that reconstructs a single RFLAGS bit (CF/OF/ZF) into a GPR — plus
  // ConvertNZCVToX87. An IR dump of bench_select's `main` found 15 constant-form NZCVSelects against
  // 3 register-form, and the constant-form conditions were UGE/ULT/SGT clustered around the compare
  // sites: flag reconstruction, not SETcc.
  //
  // That distinction decides the codegen. Flag-bit materialisation selects on a *data-dependent*
  // condition and feeds pure dataflow, so a branch there is an unpredictable branch that buys
  // nothing. Making these branchy cost, on bench_select over random data:
  //
  //     cmov-unpredictable  8.20 -> 13.87 ns/op   +69%
  //     control             7.69 -> 12.28 ns/op   +60%
  //     adc-chain          19.53 -> 24.67 ns/op   +26%
  //     setcc              17.88 ->  8.29 ns/op   -54%   (the one intended win)
  //     cmov-predictable    8.21 ->  8.12 ns/op     0%   (predictable data — pays nothing)
  //
  // Summed, branchy is 5.7 ns/op WORSE. The tell is cmov-predictable: same guest instruction
  // sequence as cmov-unpredictable, differing only in whether its data makes the condition
  // predictable, and it is the only case that did not regress. The penalty is ~5 ns/op ≈ 20 cycles,
  // one POWER9 mispredict per iteration, and it is additive rather than proportional to op count.
  //
  // The setcc win is real but cannot be captured here, because at this level SETccOp and flag
  // materialisation are indistinguishable — both arrive as NZCVSelect(cond, 1, 0). Capturing it
  // needs a distinct IR op emitted only from SETccOp so this backend can lower that one branchy.
  // Until that exists, isel everywhere is the better trade by a wide margin.
  if (is_const_true) {
    // Only forms generated by the IR frontend: (True=1, False=0) or (True=all_ones, False=0).
    LOGMAN_THROW_A_FMT(is_const_false && const_false == 0 &&
                         (const_true == 1 || const_true == all_ones),
                       "NZCVSelect: unsupported constant pair ({}, {})", const_true, const_false);
    // isel's rA=0 encoding supplies a literal zero, so only the true value needs materialising.
    LoadConstant(TMP1, const_true == all_ones ? ~0ull : 1);
    iselcc(Dst, CC, TMP1, GPR{0});
    if (IROp->Size <= IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
    return;
  }

  // Branch-free select via isel (ISA 2.03) for the register form — the guest CMOVcc archetype.
  // MapNZCVCC above has already projected XER→CR1 / composed CR3 bits as needed, and returns CC.BI
  // as an absolute CR bit index, so it can be passed straight to isel.

  GPR True = GetReg(Op->TrueVal);
  // No Dst-aliases-True stash needed: isel reads both sources before writing.
  GPR False_ = GPR{0};
  if (is_const_false) {
    LoadConstant(TMP1, const_false);
    False_ = TMP1;
  } else {
    False_ = GetReg(Op->FalseVal);
  }
  iselcc(Dst, CC, True, False_);
  // x86 32-bit results zero-extend to 64 (the arm64 backend gets this from the
  // W-form csel). A 32-bit Select must honour the same IR contract: every
  // i32 def leaves bits 63:32 clear. Without this, a 32-bit CMOV kept the
  // dirty high half of the destination (condition false) or copied the
  // source's high half (condition true), e.g. a NaN-boxed int32 read back as
  // 0xFFFE0000_0000000N.
  if (IROp->Size <= IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(NZCVSelectV) {
  auto Op    = IROp->C<IR::IROp_NZCVSelectV>();
  auto Dst   = GetVReg(Node);
  auto True  = GetVReg(Op->TrueVal);
  auto False_= GetVReg(Op->FalseVal);
  auto CC    = MapNZCVCC(IntegerNZCVCond(Op->Cond));

  // Branch-free vector select via GPR isel and VSX xxsel (F5).
  // GPR isel generates an all-ones (-1) or all-zeros (0) mask from the condition bit,
  // avoiding the branch and eliminating branch misprediction penalties on data-dependent selects.
  li(TMP1, -1);
  li(TMP2, 0);
  iselcc(TMP1, CC, TMP1, TMP2);
  if (CTX->HostFeatures.SupportsISA30) {
    mtvsrdd(VTMP1, TMP1, TMP1);
  } else {
    mtvsrd(VTMP1, TMP1);
    xxpermdi(VTMP1, VTMP1, VTMP1, 0);
  }
  xxsel(Dst, False_, True, VTMP1);
}

DEF_OP(NZCVSelectIncrement) {
  auto Op  = IROp->C<IR::IROp_NZCVSelectIncrement>();
  auto Dst = GetReg(Node);
  auto CC  = MapNZCVCC(IntegerNZCVCond(Op->Cond));

  // Semantics: if CC then Dst=TrueVal else Dst=FalseVal+1 (ARM64 csinc semantics).
  uint64_t const_true, const_false;
  bool is_const_true  = IsInlineConstant(Op->TrueVal,  &const_true);
  bool is_const_false = IsInlineConstant(Op->FalseVal, &const_false);

  // Branch-free via isel (ISA 2.03). Sole producer is IncrementByCarry
  // (Flags.cpp:266), i.e. the ADC/SBB "+carry" select — carry of arbitrary
  // arithmetic is data, and bignum-style ADC chains mispredict a branch
  // ~50% of the time, so this is squarely in the isel-wins class.
  //
  // Compute FalseVal+1 into TMP2 (r4) first. TMP2 is not in SRA or RA, so
  // GetReg never returns it; MapNZCVCC's projection code above also ran
  // before this point, so its TMP1/TMP2 clobbers are already done.
  if (is_const_false)
    LoadConstant(TMP2, const_false + 1);
  else
    addi(TMP2, GetReg(Op->FalseVal), 1);

  GPR TrueReg = GPR{0};
  if (is_const_true) {
    LoadConstant(TMP1, const_true);
    TrueReg = TMP1;
  } else {
    TrueReg = GetReg(Op->TrueVal);
  }

  iselcc(Dst, CC, TrueReg, TMP2);  // cond met → TrueVal, else FalseVal+1
  // Same i32 zero-extension contract as Select/NZCVSelect above; FalseVal+1
  // can also carry into bit 32.
  if (IROp->Size <= IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(MaskGenerateFromBitWidth) {
  auto Op      = IROp->C<IR::IROp_MaskGenerateFromBitWidth>();
  auto Dst     = GetReg(Node);
  auto BitWidth = GetReg(Op->BitWidth);
  // IR contract (per IR.json): BitWidth=0 is special-cased to a FULL mask
  // (~0ULL), not the empty mask that (1<<0)-1 would produce. The naive
  // sld/addi sequence got BitWidth=0 wrong, silently breaking SSE4a EXTRQ /
  // INSERTQ which encode "width=0 means full 64 bits". Use the identity
  //   mask = ~0ULL >> ((-BitWidth) & 0x3F)
  // which yields ~0 for both BitWidth=0 and BitWidth=64 (PPC srd's count
  // is taken mod 128 with clamp-to-zero for >=64, so we must pre-mask the
  // count to 6 bits to keep BitWidth=1..63 valid).
  li(TMP1, -1);                       // TMP1 = ~0ULL
  neg(TMP2, BitWidth);                 // TMP2 = -BitWidth
  rldicl(TMP2, TMP2, 0, 58);          // TMP2 = -BitWidth & 0x3F
  srd(Dst, TMP1, TMP2);                // Dst = ~0 >> ((-BitWidth) & 0x3F)
}

// =========================================================================
// NZCV flag manipulation ops
// These track the x86 EFLAGS through the CpuStateFrame flags array.
// The ARM64 backend uses a dedicated NZCV register; we use CR0 for N/Z and
// XER.CA/OV for C/V. Every op the frontend can emit needs a real lowering:
// SetSmallNZV sat here as a "handled by context" nop and became live — and
// wrong — the day SupportsFlagM turned on.
// =========================================================================

// InvalidateFlags is handled purely in IR passes; no JIT op handler needed.
DEF_OP(SetSmallNZV) {
  // SETF8/SETF16 contract (IR.json): Src holds a small result whose bits are
  // valid up to and including bit <sz> (the frontend computes 8/16-bit INC/DEC
  // at i32Bit):
  //   N = Src<sz-1>   Z = (Src<sz-1:0> == 0)   V = Src<sz> ^ Src<sz-1>
  //   C preserved.
  // This was a nop stub — unreachable dead code until SupportsFlagM went on
  // (5c91fdb86): the frontend only emits SetSmallNZV on FlagM backends, so
  // every 8/16-bit INC/DEC left N/Z stale from the previous CR0 writer.
  // Steam's CEF processes died on the resulting branches within seconds of
  // client start (2026-08-14 early-exit).
  //
  // N/Z: record-form sign-extend — extsb./extsh. sets CR0 by comparing the
  // sign-extended result with zero, so LT = sign = N and EQ = small==0 = Z.
  // CR0.GT/SO are don't-care in the NZCV domain: CondAdd/CondSubNZCV's
  // addco_/subfco_ already leave them arbitrary, and MapNZCVCC reads only
  // LT/EQ plus the CR1 XER projection for C/V.
  //
  // V: isolate (Src<sz> ^ Src<sz-1>), place it at bit 62, and addo it to
  // itself: 2^62 + 2^62 signed-overflows into the sign bit exactly when the
  // bit is set, so XER.OV = V with no mfspr/mtspr round-trip (mtspr XER is
  // execution-serializing on POWER8) and no CA or CR0 write. OV32 ends up 0,
  // which is fine: both XER->CR1 projection layouts read OV, never OV32
  // (XEROVBitIndex). XER.SO goes sticky when V=1, matching every other OE
  // user; nothing reads XER.SO (see ProjectXERToCR1 block comment).
  auto Op        = IROp->C<IR::IROp_SetSmallNZV>();
  auto Src       = GetReg(Op->Src);
  const unsigned SignBit = (IROp->Size == IR::OpSize::i8Bit) ? 7 : 15;

  if (IROp->Size == IR::OpSize::i8Bit) {
    extsb_(TMP1, Src);
  } else {
    extsh_(TMP1, Src);
  }

  srdi(TMP2, Src, SignBit);        // bit1:0 = Src<sz:sz-1>
  srdi(TMP3, TMP2, 1);             // bit0   = Src<sz>
  xor_(TMP2, TMP2, TMP3);          // bit0   = V (upper bits garbage)
  rldicl(TMP2, TMP2, 0, 63);       // isolate bit 0
  sldi(TMP2, TMP2, 62);
  addo(TMP2, TMP2, TMP2);          // XER.OV = V; CA and CR0 untouched
}
// CarryInvert is implemented below alongside LoadNZCV/StoreNZCV.
DEF_OP(AXFlag) {
  // ARM AXFLAG: converts ARM FCMP-format NZCV into x86-EFLAGS-mapped NZCV.
  //   N_new = 0
  //   Z_new = Z_old OR  V_old
  //   C_new = C_old AND NOT V_old
  //   V_new = 0
  // Our flag layout: N→CR0.LT, Z→CR0.EQ, C→XER.CA, V→XER.OV.
  //
  // Skipping this conversion (the prior nop) leaves the dispatcher's COMISS
  // chain producing N=ARM_LT and unmasked CF/ZF, breaking UCOMISS/COMISS,
  // PTEST, and any other consumer of FCmp-then-axflag flag mapping.
  //
  // PPC bit numbering (MSB=0 within low 32):
  //   CR0.LT=0, CR0.EQ=2.
  //   XER.SO=0, XER.OV=1, XER.CA=2 (after mfspr).
  // The IR's $V_inv parameter is FlagM2 fallback data we don't need here —
  // the conversion is fully derivable from current CR0/XER state.

  // Read XER once (the old OV/CA values are inputs), isolate OV and CA at
  // LSB 29.
  mfspr(TMP1, 1);                        // TMP1 = XER (low 32)
  rlwinm(TMP4, TMP1, 31, 2, 2);          // TMP4 = OV at LSB 29 (PPC bit 2)
  rlwinm(TMP3, TMP1, 0, 2, 2);           // TMP3 = CA bit at LSB 29

  // Compute new CA = old CA AND NOT old OV (both at LSB 29 now), then write
  // CA/OV arithmetically — no serializing mtspr (PPC64Emitter.h helper block).
  andc(TMP3, TMP3, TMP4);                // TMP3 = (CA & !OV) at LSB 29
  rlwinm(TMP3, TMP3, 3, 31, 31);         // -> 0/1 at LSB 0 (PPC 2 -> PPC 31)
  SetCAFromBit(TMP3, TMP2);              // CA <- CA & !OV
  SetOVConstant(false, r0, TMP2);        // OV <- 0

  // Read CR0 (mfocrf 0x80 — single-field form; the rlwinm mask keeps only
  // CR0.EQ at LSB 29, discarding the bits mfocrf leaves undefined pre-3.0C),
  // compute new EQ = old EQ OR old V, clear LT/GT/SO.
  // TMP4 still holds V_old at LSB 29.
  mfocrf(TMP3, 0x80);
  rlwinm(TMP3, TMP3, 0, 2, 2);           // TMP3 = old CR0.EQ isolated at LSB 29
  or_(TMP3, TMP3, TMP4);                 // TMP3 |= V_old at LSB 29
  mtocrf(0x80, TMP3);                    // CR0 = {LT=0, GT=0, EQ=Z|V, SO=0}
}
DEF_OP(Parity) {
  // PF stored "raw" = inverted x86 PF: 1 if odd parity of low byte, 0 if even.
  // Mask to low byte, popcntd to get the count, take LSB.
  // CRITICAL: do NOT use andi_ (PPC `andi.` always sets CR0). The IR's _Parity
  // is a flag-neutral op and is invoked by GetPackedRFLAG between the source
  // cmp and a downstream LoadNZCV — clobbering CR0 corrupts SF/ZF in LAHF.
  // Use rldicl (no Rc) for the masking instead.
  auto Op  = IROp->C<IR::IROp_Parity>();
  auto Dst = GetReg(Node);
  rldicl(TMP1, GetReg(Op->Raw), 0, 56);  // keep low 8 bits
  popcntd(TMP1, TMP1);
  rldicl(Dst, TMP1, 0, 63);              // keep LSB only
  if (Op->Invert) xori(Dst, Dst, 1);
}
// RmifNZCV: rotate Src right by Rotate (mod 64), then for each i where
// Mask[i] is set, write the rotated source's bit i into the corresponding
// NZCV flag. ARM NZCV bit numbering matches mask bit numbering:
//   bit 0 = V (XER.OV), bit 1 = C (XER.CA), bit 2 = Z (CR0.EQ), bit 3 = N (CR0.LT).
DEF_OP(RmifNZCV) {
  auto Op   = IROp->C<IR::IROp_RmifNZCV>();
  // IR.json declares Src Inline:"Zero" — a constant-zero Src arrives as an
  // OP_INLINECONSTANT with no RA assignment, so a plain GetReg reads a stale
  // register byte. GetZeroableReg maps that case to r0 (pinned 0 by the JIT
  // invariant; a normal register operand in rldicl/mr below). Found via
  // gcc-target asm-flag-6 at MAXINST=1: STC's RMIF read the PREVIOUS block's
  // setcc result register instead of 0, flipping CF cross-block.
  auto Src  = GetZeroableReg(Op->Src);
  uint8_t Rotate = Op->Rotate & 63;
  uint8_t Mask   = Op->Mask & 0xF;
  if (Mask == 0) return;

  // TMP1 = ROTR(Src, Rotate). Use rldicl with rotate-left amount = (64-Rotate)%64.
  uint32_t Sh = (64u - Rotate) & 63u;
  if (Sh == 0) { if (TMP1 != Src) mr(TMP1, Src); }
  else         { rldicl(TMP1, Src, Sh, 0); }

  bool TouchN = (Mask & 0x8) != 0;
  bool TouchZ = (Mask & 0x4) != 0;
  bool TouchC = (Mask & 0x2) != 0;
  bool TouchV = (Mask & 0x1) != 0;

  // ---- N / Z (CR0.LT, CR0.EQ) ----
  if (TouchN || TouchZ) {
    // Read current CR0 into TMP3 (mfocrf 0x80: the whole field-0 nibble at
    // LSB 31:28 is defined; every bit this block reads or passes through to
    // the mtocrf(0x80) below — LT/GT/EQ/SO — is inside that nibble).
    mfocrf(TMP3, 0x80);
    // CR0 occupies bits 0..3 of CR (PPC MSB), which is LSB bits 31..28 in the
    // GPR result of mfcr. CR0.LT=PPC bit 0=LSB 31; CR0.EQ=PPC bit 2=LSB 29.
    // We need to optionally overwrite LSB 31 (N) and LSB 29 (Z).
    if (TouchN) {
      // Clear LSB 31, then OR in TMP1[3] shifted to LSB 31.
      LoadConstant(TMP2, 0x80000000ULL);
      andc(TMP3, TMP3, TMP2);
      rldicl(TMP2, TMP1, 0, 60);   // keep low 4 bits
      rldicl(TMP2, TMP2, 28, 32);  // bit 3 → bit 31, mask low 32
      // rldicl above shifts left 28 with mask of 32..63: bit at position 3
      // moves to position 31 — exactly LSB 31. Other bits cleared by mask.
      // BUT we want only bit 3, not bits 0..2. Mask with 0x80000000 first:
      LoadConstant(TMP4, 0x80000000ULL);
      and_(TMP2, TMP2, TMP4);
      or_(TMP3, TMP3, TMP2);
    }
    if (TouchZ) {
      // Clear LSB 29 (CR0.EQ).
      LoadConstant(TMP2, 0x20000000ULL);
      andc(TMP3, TMP3, TMP2);
      // Rotated bit 2 → LSB 29. rotate-left 27 puts bit 2 at bit 29.
      rldicl(TMP2, TMP1, 27, 32);
      LoadConstant(TMP4, 0x20000000ULL);
      and_(TMP2, TMP2, TMP4);
      or_(TMP3, TMP3, TMP2);
    }
    // Write back only CR0 (mtocrf 0x80 = field 0, single-field form).
    mtocrf(0x80, TMP3);
  }

  // ---- C / V (XER.CA, XER.OV) ----
  // No XER round-trip: each helper writes ONLY its own bit (addic: CA;
  // sldi+addo: OV), so a C-only insert (guest STC/CLC — the hottest RMIF
  // shape) preserves OV for free and vice versa. Was mfspr + mask/merge +
  // serializing mtspr.
  if (TouchC) {
    rldicl(TMP2, TMP1, 63, 63);   // rotated bit 1 -> 0/1 at LSB 0
    SetCAFromBit(TMP2, TMP3);
  }
  if (TouchV) {
    rldicl(TMP2, TMP1, 0, 63);    // rotated bit 0 -> 0/1 at LSB 0
    SetOVFromBit(TMP2, TMP3);
  }
}

// CondAddNZCV / CondSubNZCV: ccmn/ccmp semantics.
// If Cond holds, NZCV ← flags from (Src1 + Src2) or (Src1 - Src2) at OpSize.
// Else NZCV ← FalseNZCV (4-bit immediate, bit3=N, bit2=Z, bit1=C, bit0=V).
// We branch on the *inverted* condition to the "false" path (write constant),
// and fall through on the taken path which performs the flag-setting op.
//
// IROp validation requires Size in {i32Bit, i64Bit}. For i32Bit we use the
// shift-up trick so XER.CA/OV reflect the 32-bit boundary.
//
// Helper SetNZCVConstant writes a 4-bit NZCV literal into our flag domain:
//   bit3=N → CR0.LT (LSB 31)
//   bit2=Z → CR0.EQ (LSB 29)
//   bit1=C → XER.CA (LSB 29)
//   bit0=V → XER.OV (LSB 30)
// Other CR0/XER bits preserved.
void PPC64JITCore::SetNZCVConstant(uint8_t NZCV) {
  // CR0: clear LT+EQ (LSB 31 + 29 = 0xA0000000), OR in N/Z bits.
  // mfocrf 0x80: all bits consumed here (LT/GT/EQ/SO, LSB 31:28) are inside
  // field 0, which is defined; the pre-3.0C-undefined bits are masked out
  // by mtocrf(0x80) reading only bits 31:28.
  mfocrf(TMP1, 0x80);
  LoadConstant(TMP2, 0xA0000000ULL);
  andc(TMP1, TMP1, TMP2);
  uint32_t CR0Bits = 0;
  if (NZCV & 0x8) CR0Bits |= 0x80000000u;  // N → LSB 31
  if (NZCV & 0x4) CR0Bits |= 0x20000000u;  // Z → LSB 29
  if (CR0Bits) {
    LoadConstant(TMP2, CR0Bits);
    or_(TMP1, TMP1, TMP2);
  }
  mtocrf(0x80, TMP1);

  // XER: both constants known at emit time — generate them arithmetically,
  // no round-trip (was mfspr + mask/or + serializing mtspr). r0 = 0 holds
  // here (JIT DEF_OP context; only CondAdd/CondSubNZCV call this).
  SetCAConstant((NZCV & 0x2) != 0, r0, TMP1);
  SetOVConstant((NZCV & 0x1) != 0, r0, TMP2);
}

DEF_OP(CondAddNZCV) {
  auto Op = IROp->C<IR::IROp_CondAddNZCV>();
  LOGMAN_THROW_A_FMT(IROp->Size == IR::OpSize::i32Bit || IROp->Size == IR::OpSize::i64Bit,
                     "CondAddNZCV: unsupported size");

  auto CC = MapNZCVCC(IntegerNZCVCond(Op->Cond));
  PPC64Emitter::Label FalseLbl, Done;
  bc(InvertCond(CC), &FalseLbl);

  // Taken: NZCV from Src1+Src2.
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);

  if (IROp->Size == IR::OpSize::i32Bit) {
    if (S1Inline) LoadConstant(TMP1, C1 << 32);
    else          sldi(TMP1, GetReg(Op->Src1), 32);
    if (S2Inline) LoadConstant(TMP2, C2 << 32);
    else          sldi(TMP2, GetReg(Op->Src2), 32);
    addco_(TMP3, TMP1, TMP2);   // CA/OV at 32-bit boundary; CR0 from shifted result
  } else {
    GPR S1;
    if (S1Inline) { LoadConstant(TMP1, C1); S1 = TMP1; }
    else          { S1 = GetReg(Op->Src1); }
    if (S2Inline) {
      LoadConstant(TMP4, C2);
      addco_(TMP3, S1, TMP4);
    } else {
      addco_(TMP3, S1, GetReg(Op->Src2));
    }
  }
  b(&Done);

  Bind(&FalseLbl);
  SetNZCVConstant(Op->FalseNZCV);
  Bind(&Done);
}

DEF_OP(CondSubNZCV) {
  auto Op = IROp->C<IR::IROp_CondSubNZCV>();
  LOGMAN_THROW_A_FMT(IROp->Size == IR::OpSize::i32Bit || IROp->Size == IR::OpSize::i64Bit,
                     "CondSubNZCV: unsupported size");

  auto CC = MapNZCVCC(IntegerNZCVCond(Op->Cond));
  PPC64Emitter::Label FalseLbl, Done;
  bc(InvertCond(CC), &FalseLbl);

  // Taken: NZCV from Src1 - Src2.
  uint64_t C1, C2;
  bool S1Inline = IsInlineConstant(Op->Src1, &C1);
  bool S2Inline = IsInlineConstant(Op->Src2, &C2);

  if (IROp->Size == IR::OpSize::i32Bit) {
    if (S1Inline) LoadConstant(TMP1, C1 << 32);
    else          sldi(TMP1, GetReg(Op->Src1), 32);
    if (S2Inline) LoadConstant(TMP2, C2 << 32);
    else          sldi(TMP2, GetReg(Op->Src2), 32);
    subfco_(TMP3, TMP2, TMP1);
  } else {
    if (S1Inline && S2Inline) {
      LoadConstant(TMP1, C1);
      LoadConstant(TMP2, C2);
      subfco_(TMP3, TMP2, TMP1);
    } else if (S2Inline) {
      LoadConstant(TMP4, C2);
      subfco_(TMP3, TMP4, GetReg(Op->Src1));
    } else if (S1Inline) {
      LoadConstant(TMP4, C1);
      subfco_(TMP3, GetReg(Op->Src2), TMP4);
    } else {
      subfco_(TMP3, GetReg(Op->Src2), GetReg(Op->Src1));
    }
  }
  b(&Done);

  Bind(&FalseLbl);
  SetNZCVConstant(Op->FalseNZCV);
  Bind(&Done);
}
DEF_OP(ShiftFlags) {
  // After a variable-count shift: set NZCV from the result and produce the new
  // raw PF. If the masked count is zero, flags stay unchanged — return the
  // PFInput unchanged and skip the CR0/XER updates.
  //
  // ORDERING NOTE: cmpdi/cmpwi from Result must be the *last* CR0-touching
  // op in the path; PPC `andi.` always sets CR0, so any masking with andi_
  // afterward would wipe SF/ZF for downstream LoadNZCV.
  auto Op       = IROp->C<IR::IROp_ShiftFlags>();
  auto Result   = GetReg(Op->Result);
  auto Src1     = GetReg(Op->Src1);
  auto Src2     = GetReg(Op->Src2);
  auto PFIn     = GetReg(Op->PFInput);
  auto Dst      = GetReg(Node);
  uint32_t Sz   = IR::OpSizeToSize(Op->Size);
  uint32_t Mask = (Sz == 8) ? 0x3F : 0x1F;

  PPC64Emitter::Label noShift, done;

  // Save CR0 to a red-zone slot before andi_ — `andi.` ALWAYS sets CR0 with
  // a result-of-0 check, so taking the noShift branch would corrupt the
  // preserved-flag invariant (CR0.EQ=1 leaking into ZF on the next PUSHF /
  // LAHF). Restore on the noShift path; the active path overwrites CR0
  // anyway. XER needs NO save: nothing between here and the noShift restore
  // writes it (andi. touches CR0 alone) — the old XER save/restore pair here
  // was dead weight and cost a serializing mtspr on every count==0 shift.
  // Single-field CR0 save (was a full mfcr + mtcrf 0xff round-trip); the
  // -16(r1) red-zone slot mirrors DEF_OP(RotateFlags).
  mfocrf(TMP4, 0x80); std(TMP4, -16, r1);

  andi_(TMP1, Src2, Mask);
  bc(CC_EQ, &noShift);

  // CF: bit shifted out. LSL → bit (SizeBits - count) of Src1; LSR/ASR →
  // bit (count - 1). Compute via shift right + LSB extract — using rldicl
  // (no Rc) for the LSB mask so we don't wipe CR0.
  if (Op->Shift == IR::ShiftType::LSL) {
    li(TMP2, static_cast<int16_t>(Sz * 8));
    subf(TMP2, TMP1, TMP2);
  } else {
    addi(TMP2, TMP1, -1);
  }
  if (Op->Size == IR::OpSize::i64Bit) srd(TMP3, Src1, TMP2);
  else                                srw(TMP3, Src1, TMP2);
  rldicl(TMP3, TMP3, 0, 63);   // keep LSB only (no CR0 set)
  if (Op->InvertCF) xori(TMP3, TMP3, 1);

  // OF (defined for count=1; we always compute). Universal formula:
  //   OF = MSB(Src1) ^ MSB(Result)
  //   LSL count=1:  shifts left → MSB(Result) = bit(N-2); XOR = sign-change. ✓
  //   LSR count=1:  shifts right zero-fill → MSB(Result) = 0; XOR = MSB(Src1) (SHR). ✓
  //                 SHRD count=1: MSB(Result) = LSB(Src2); XOR = sign-change. ✓
  //   ASR count=1:  sign-preserves → MSB(Result) = MSB(Src1); XOR = 0. ✓
  uint32_t SzBits = Sz * 8;
  GPR OFReg = TMP2;
  if (Op->Shift == IR::ShiftType::ASR) {
    li(OFReg, 0);
  } else {
    srdi(TMP4, Src1, SzBits - 1);
    rldicl(TMP4, TMP4, 0, 63);
    srdi(OFReg, Result, SzBits - 1);
    rldicl(OFReg, OFReg, 0, 63);
    xor_(OFReg, OFReg, TMP4);
  }

  // Arithmetic XER writes — see DEF_OP(AdcWithFlags) / PPC64Emitter.h.
  SetCAFromBit(TMP3, TMP4);        // CA <- TMP3 LSB
  SetOVFromBit(OFReg, TMP4);       // OV <- OFReg LSB

  // New raw PF = parity of low byte of Result. rldicl-only masking.
  rldicl(TMP2, Result, 0, 56);  // low 8 bits
  popcntd(TMP2, TMP2);
  rldicl(Dst, TMP2, 0, 63);     // LSB

  // SF/ZF from the result — must be the *last* CR0 update. For i8/i16 the
  // sign bit is at bit 7/15 of the operand-size value, not bit 31, so
  // sign-extend into a scratch (don't clobber Result, it's an SSA value).
  if (Op->Size == IR::OpSize::i64Bit)        cmpdi(Result, 0);
  else if (Op->Size == IR::OpSize::i32Bit)   cmpwi(Result, 0);
  else if (Op->Size == IR::OpSize::i16Bit) { extsh(TMP1, Result); cmpdi(TMP1, 0); }
  else                                     { extsb(TMP1, Result); cmpdi(TMP1, 0); }

  b(&done);
  Bind(&noShift);
  // Restore CR0 to the value it held before the andi_ above (the only thing
  // this path clobbered; XER was never touched — see the save-site comment).
  ld(TMP4, -16, r1); mtocrf(0x80, TMP4);
  if (Dst != PFIn) mr(Dst, PFIn);
  Bind(&done);
}

DEF_OP(RotateFlags) {
  // After a variable rotate: ROL sets CF = LSB of result; ROR sets CF = MSB of
  // result. ZF/SF/PF/AF unchanged. OF is only architecturally defined for
  // count=1 (= MSB ^ LSB for ROL, = bit(N-1) ^ bit(N-2) for ROR); we set it
  // unconditionally since x86 leaves it undefined for count != 1.
  //
  // CRITICAL contract: the dispatcher emits RectifyCarryInvert(true) before
  // _RotateFlags, so CFInverted is true and we must store !CF (not CF) in the
  // C-bit. Otherwise downstream JC / CMOVC / SETC reads the inverse.
  //
  // Use rldicl/srdi (no Rc) for bit extraction so we don't clobber CR0 —
  // downstream LAHF / NZCVSelect on N/Z still needs the prior cmp's result.
  auto Op       = IROp->C<IR::IROp_RotateFlags>();
  auto Result   = GetReg(Op->Result);
  auto Shift    = GetReg(Op->Shift);
  uint32_t Sz   = IR::OpSizeToSize(Op->Size);
  uint32_t SzBits = Sz * 8;
  // Flags unchanged if the architectural masked count == 0. The dispatcher
  // hands us Src already masked to 0x3F (64-bit) or 0x1F (smaller); andi_
  // re-tests the same range against the byte-loaded register.
  // x86 rotate count masking: 5 bits for 8/16/32-bit operands, 6 bits
  // for 64-bit.  Sz is the byte-size of the x86 operand (1, 2, 4, 8).
  // Mirror ShiftFlags at line 2537.
  uint32_t Mask = (Sz == 8) ? 0x3F : 0x1F;

  PPC64Emitter::Label noRotate, done;
  // x86 ROL/ROR preserve ZF/SF/PF/AF.  Save CR0 (the canonical packed-NZCV
  // scratch) to the red zone before andi_ which would otherwise clobber it
  // for both the rotate-body and rotate-by-0-fallthrough paths.  Restore
  // at the noRotate label so the prior compare's NZCV survives the op.
  // mfocrf 0x80: only field 0 is defined pre-3.0C — sufficient, since the
  // sole consumer is the mtocrf(0x80) restore at noRotate.
  mfocrf(TMP4, 0x80);
  std(TMP4, -16, r1);
  andi_(TMP1, Shift, Mask);
  bc(CC_EQ, &noRotate);

  // CF extraction (real CF first; we'll invert before storing).
  if (Op->Left) {
    rldicl(TMP3, Result, 0, 63);  // ROL: CF = LSB
  } else {
    srdi(TMP3, Result, SzBits - 1);
    rldicl(TMP3, TMP3, 0, 63);    // ROR: CF = MSB
  }

  // OF: MSB(result) XOR CF for ROL = MSB ^ LSB; for ROR = bit(N-1) ^ bit(N-2).
  srdi(TMP2, Result, SzBits - 1);
  rldicl(TMP2, TMP2, 0, 63);      // MSB
  if (Op->Left) {
    xor_(TMP2, TMP2, TMP3);       // MSB ^ LSB(result) = MSB ^ CF
  } else {
    srdi(TMP1, Result, SzBits - 2);
    rldicl(TMP1, TMP1, 0, 63);
    xor_(TMP2, TMP2, TMP1);
  }

  // Invert CF for the CFInverted=true contract.
  xori(TMP3, TMP3, 1);

  // Arithmetic XER writes (no CR0 disturbance either — addic/addo are
  // non-record forms). See DEF_OP(AdcWithFlags) / PPC64Emitter.h. TMP4 is
  // free here: its CR0 snapshot lives in the red-zone slot until noRotate.
  SetCAFromBit(TMP3, TMP4);       // CA <- TMP3 LSB (CFInverted-stored)
  SetOVFromBit(TMP2, TMP4);       // OV <- TMP2 LSB (OF)

  Bind(&noRotate);
  // Restore CR0 (packed-NZCV) saved before the andi_ above.
  ld(TMP4, -16, r1);
  mtocrf(0x80, TMP4);
  Bind(&done);
}
DEF_OP(CmpPairZ) {
  // Set Z = (Src1Lo==Src2Lo) && (Src1Hi==Src2Hi); preserve N (CR0.LT) and V/C.
  // Compute the equality test in CR1 to avoid disturbing CR0, then crmove
  // CR1.EQ → CR0.EQ. PPC CR bit numbering: CR0.EQ = bit 2, CR1.EQ = bit 6.
  //
  // CRITICAL: IROp->Size is the element size (i32 for CMPXCHG8B, i64 for
  // CMPXCHG16B). The source GPRs are physical 64-bit registers that may carry
  // stale upper bits from a wider compute (e.g. an x86 `mov rax, 0x4141...8000`
  // before `cmpxchg8b` leaves the upper 32 bits of RAX live, but x86 semantics
  // compare only EAX/EDX). A bare xor on the full 64-bit values would falsely
  // declare inequality. Mask to the element size before the equality test.
  auto Op = IROp->C<IR::IROp_CmpPairZ>();
  auto LoA = GetReg(Op->Src1Lo);
  auto LoB = GetReg(Op->Src2Lo);
  auto HiA = GetReg(Op->Src1Hi);
  auto HiB = GetReg(Op->Src2Hi);

  if (IROp->Size == IR::OpSize::i32Bit) {
    rldicl(TMP1, LoA, 0, 32);  rldicl(TMP3, LoB, 0, 32);  xor_(TMP1, TMP1, TMP3);
    rldicl(TMP2, HiA, 0, 32);  rldicl(TMP3, HiB, 0, 32);  xor_(TMP2, TMP2, TMP3);
  } else {
    xor_(TMP1, LoA, LoB);
    xor_(TMP2, HiA, HiB);
  }
  or_(TMP1, TMP1, TMP2);
  cmpdi(cr(1), TMP1, 0);    // sets CR1.EQ; CR0 untouched
  crmove(2, 6);             // CR0.EQ (bit 2) := CR1.EQ (bit 6)
}
DEF_OP(AddShift) {
  auto Op = IROp->C<IR::IROp_AddShift>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  // ShiftAmount==0 means OffsetByDir(size=1): DF byte is 0x01 (+1) or 0xFF (-1).
  // sldi by 0 copies without sign-extending, giving 255 instead of -1 for backward DF.
  if (Op->ShiftAmount == 0) {
    extsb(TMP4, S2);
  } else {
    sldi(TMP4, S2, Op->ShiftAmount);
  }
  add(Dst, S1, TMP4);
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

DEF_OP(SubShift) {
  auto Op = IROp->C<IR::IROp_SubShift>();
  auto Dst = GetReg(Node);
  auto S1  = GetReg(Op->Src1);
  auto S2  = GetReg(Op->Src2);
  sldi(TMP4, S2, Op->ShiftAmount);
  subf(Dst, TMP4, S1);  // S1 - TMP4
  if (IROp->Size == IR::OpSize::i32Bit) Mask32Tail(Dst, Node);
}

// =========================================================================
// Copy
// =========================================================================
DEF_OP(Copy) {
  auto Op = IROp->C<IR::IROp_Copy>();
  auto Dst = GetReg(Node);
  auto Src = GetReg(Op->Source);
  if (Dst != Src) mr(Dst, Src);
}

// =========================================================================
// ProcessorID
// =========================================================================
DEF_OP(ProcessorID) {
  // Return a synthesized processor ID
  li(GetReg(Node), 0);
}

// =========================================================================
// RDRAND / RDSEED.
//
// ISA 3.0 (POWER9) arm: `darn` is a true hardware entropy source. L=1 gives
// the 64-bit conditioned stream (x86 RDRAND), L=2 the 64-bit unconditioned
// one (x86 RDSEED) -- the IR carries the distinction in GetReseeded, which
// the POWER8 arm below has no way to honour. darn signals "not ready" by
// delivering all-ones and the ISA requires software to retry, so retry once;
// that matches x86, where RDRAND may spuriously report CF=0 but is required
// to make forward progress.
//
// ISA 2.07 arm: POWER8 has no darn. Call out to PPC64_RDRAND() (defined in
// JIT.cpp), an xorshift64* PRNG seeded from the time base, which returns a
// 64-bit value in r3 and cannot fail. Left EXACTLY as it was -- byte-for-byte
// identical codegen with the gate off, including the r0 = 0 re-establishment
// the backend's indexed addressing invariant depends on.
//
// The IR op produces a single GPR. Validity is carried separately, in the
// packed-NZCV Z flag -- which on this backend is CR0.EQ (DEF_OP(LoadNZCV)
// below: N=CR0.LT, Z=CR0.EQ, C=XER.CA, V=XER.OV). The contract, matching
// AArch64's MRS-from-RNDR (PSTATE = 0b0100 on failure) that IR.json is
// written against, is
//   Z = 0  success (x86 CF=1, "random value is valid")
//   Z = 1  failure (x86 CF=0, "not ready")
// and BOTH arms must leave CR0.EQ holding it before returning.
//
// NOT a byte in State.flags[]. RFLAG_ZF_RAW_LOC is an NZCV-class location
// (OpcodeDispatcher.h FullNZCVMask), so RDRANDOp's
// GetRFLAG(RFLAG_ZF_RAW_LOC) lowers to _NZCVSelect01(EQ), or to
// _Bfe(LoadNZCV, 30) if the frontend has NZCV cached -- both read CR0.EQ, and
// neither ever loads State.flags[RFLAG_ZF_RAW_LOC]. That byte is dead
// storage: ReconstructCompactedEFLAGS (Core.cpp) skips it explicitly and
// takes ZF out of the packed NZCV word at RFLAG_NZCV_LOC. Storing to it, as
// this op used to, satisfied nothing. Both dispatcher arms consume the same
// read -- !SupportsFlagM feeds SetCFInverted, SupportsFlagM feeds
// _RmifNZCV(CF_inv, 63, 0xf) -- so this is arm-independent.
//
// Only Z has to be right. Both dispatcher arms then rewrite all four flags
// (ZeroNZCV + SetCFInverted, or rmif with mask 0xf), so whatever N/C/V are
// left as here is dead. The one op between the write and the read is the
// StoreRegister for the result, which is on CompileCode's XER/CR-transparent
// allowlist.
//
// NOT REACHABLE BY DEFAULT: HostFeatures.cpp never sets SupportsRAND on
// ppc64le (only the ARM64 and x86 host branches do), so RDRANDOp emits
// UnimplementedOp and this DEF_OP is dead -- unless a user forces the
// feature on with the ENABLE_DISABLE_OPTION knob (FEX_ENABLERNG).
// =========================================================================
DEF_OP(RDRAND) {
  if (CTX->HostFeatures.SupportsISA30) {
    const auto Op = IROp->C<IR::IROp_RDRAND>();
    auto Dst = GetReg(Node);
    // L=1 conditioned (RDRAND) / L=2 unconditioned (RDSEED).
    const uint8_t L = Op->GetReseeded ? 2u : 1u;

    // darn; if it delivered all-ones ("not ready"), try once more. Either way
    // CR0.EQ ends up set iff the value we are keeping is all-ones -- i.e. iff
    // the draw failed. CR0.EQ *is* the packed-NZCV Z the dispatcher reads
    // back, so the recompare on the retry path is not bookkeeping: it is the
    // whole flag result, and nothing needs to be emitted after Bind.
    //
    // This clobbers CR0. That is safe here for the same reason the POWER8 arm
    // is safe: that arm makes an indirect call, which clobbers CR0 too, and
    // x86 RDRAND/RDSEED write every arithmetic flag anyway.
    PPC64Emitter::Label Done {};
    darn(Dst, L);
    cmpdi(cr(0), Dst, -1);
    bc(CC_NE, &Done);        // not all-ones -> success, skip the retry
    darn(Dst, L);            // retry once
    cmpdi(cr(0), Dst, -1);   // re-establish CR0.EQ for the merged path
    Bind(&Done);
    // Z (CR0.EQ) = "both attempts delivered all-ones" = failure, on both edges
    // into Done. That is the flag result; nothing further to emit.
    return;
  }

  const int kABISpill = static_cast<int>(a64::kDynRegSaveSize);
  // Mini-frame layout (32 bytes):
  //   [r1+ 0] back chain
  //   [r1+ 8] TOC save
  //   [r1+16] LR save
  //   [r1+24] result
  stdu(r1, -32, r1);
  mflr(r(0));
  std(r(0), 16, r1);

  SpillForABICall(TMP1);

  // Load helper address into r12 (ELFv2 indirect-call req) and call.
  EmitLoadPPC64Helper(r(12), PPC64_HELPER_RDRAND);
  std(r2, 8 + kABISpill, r1);
  mtctr(r(12));
  bctrl();
  ld(r2, 8 + kABISpill, r1);

  std(r3, 24 + kABISpill, r1);  // save 64-bit result

  FillForABICall();

  ld(r(0), 16, r1);
  mtlr(r(0));
  ld(TMP1, 24, r1);
  addi(r1, r1, 32);
  li(r(0), 0);

  mr(GetReg(Node), TMP1);

  // The helper call clobbered CR0, so Z is whatever the callee left behind.
  // The PRNG cannot fail, so Z must read 0 (x86 CF=1, "valid") always. crclr
  // is one instruction, writes only CR0.EQ, and touches no GPR and no XER --
  // it cannot disturb the r0 == 0 invariant re-established just above.
  crclr(2);
}

// =========================================================================
// Telemetry (stub)
// =========================================================================
DEF_OP(TelemetrySetValue) { /* nop */ }

// =========================================================================
// Rounding mode
// =========================================================================
DEF_OP(GetRoundingMode) {
  // Read FPSCR RN field (bits [62:63]) and map it into the IR's x86 RC order.
  //
  // PPC FPSCR RN: 0=near, 1=trunc, 2=up, 3=down
  // x86 / IR RC:  0=near, 1=down,  2=up, 3=trunc
  //
  // The map {0,1,2,3} -> {0,3,2,1} is an involution, so this is the exact same
  // packed-nibble constant 0x1230 that SetRoundingMode below uses for the
  // forward direction — read that comment for the derivation. Returning raw RN
  // here (the previous behaviour) swapped down <-> trunc on every readback.
  //
  // andi. would clobber CR0; every instruction here is Rc-free so NZCV state
  // survives for the flag-sensitive paths that may sit between this and a
  // downstream Jcc.
  auto Dst = GetReg(Node);
  if (CTX->HostFeatures.SupportsISA30) {
    mffsl(f(0));   // f0 = FPSCR lightweight (0.7 cycles, non-serializing)
  } else {
    mffs(f(0));    // f0 = FPSCR (ISA 2.07 fallback)
  }
  mffprd(Dst, f(0));
  rldicl(Dst, Dst, 0, 62);   // Dst = raw RN (0-3)
  sldi(TMP2, Dst, 2);        // TMP2 = RN * 4 (nibble shift amount)
  li(TMP1, 0x1230);          // packed PPC RN -> x86 RC map (self-inverse)
  srd(TMP1, TMP1, TMP2);     // 64-bit shift; shift amount is 0-12
  rldicl(Dst, TMP1, 0, 62);  // x86 RC in bits 0-1
  // Deliberate divergence from ARM64's GetRoundingMode, which also reports FTZ
  // in bit 2 (FPCR.FZ). POWER has no scalar flush-to-zero control — VSCR.NJ is
  // VMX-only and ignored by VSX — so there is no host state to report, and
  // SetRoundingMode below drops guest FTZ on the same grounds. The final
  // rldicl leaves bit 2 clear. Do not "fix" this by synthesising a value.
}

DEF_OP(SetRoundingMode) {
  auto Op  = IROp->C<IR::IROp_SetRoundingMode>();
  auto Src = GetReg(Op->RoundMode);
  // Src is NOT limited to 0-3. The feeding IR is _Bfe(i32Bit, 3, 13, MXCSR)
  // (Vector.cpp RestoreMXCSRState) and _Bfe(i32Bit, 3, 10, NewFCW) (X87F64.cpp)
  // — width 3, so Src spans 0-7. Bit 2 is MXCSR.FZ / FCW bit 12, not part of the
  // rounding-control field. Mask it off before using it as a map index.
  //
  // x86: 0=near, 1=down, 2=up, 3=trunc; PPC FPSCR RN: 0=near, 1=trunc, 2=up, 3=down
  // The map {0,1,2,3} -> {0,3,2,1} is the packed-nibble constant 0x1230, where
  // nibble i = (0x1230 >> (i*4)) & 0xF. Computing it in-register avoids both the
  // table and its load.
  //
  // andi. would clobber CR0; Rc-free rldicl preserves NZCV state for the
  // flag-sensitive paths that may sit between this and a downstream Jcc.
  rldicl(TMP2, Src, 0, 62);   // TMP2 = Src & 3 (drop FZ and anything above it)
  sldi(TMP2, TMP2, 2);        // TMP2 = index * 4 (nibble shift amount)
  li(TMP1, 0x1230);           // packed x86 -> PPC RN map
  srd(TMP1, TMP1, TMP2);      // 64-bit shift; shift amount is 0-12
  rldicl(TMP1, TMP1, 0, 60);  // isolate the low nibble = new RN

  if (CTX->HostFeatures.SupportsISA30) {
    mtfprd(f(0), TMP1);
    mffscrn(f(0), f(0));      // lightweight update of FPSCR.RN (no pipeline drain)
  } else {
    mffs(f(0));
    mffprd(TMP3, f(0));
    rldicr(TMP3, TMP3, 0, 61);  // clear C bits 0-1 (= FPSCR RN field)
    or_(TMP3, TMP3, TMP1);
    mtfprd(f(0), TMP3);
    mtfsf(0xFF, f(0));
  }
}

DEF_OP(PushRoundingMode) {
  auto Op  = IROp->C<IR::IROp_PushRoundingMode>();
  auto Dst = GetReg(Node);

  // Map x86 rounding mode to PPC FPSCR RN (compile-time constant).
  // x86: 0=near, 1=down, 2=up, 3=trunc; PPC: 0=near, 1=trunc, 2=up, 3=down
  static constexpr uint8_t MapTable[4] = { 0, 3, 2, 1 };
  const uint32_t NewRN = MapTable[Op->RoundMode & 3];

  if (CTX->HostFeatures.SupportsISA30) {
    // mffscrni sets FPSCR.RN = NewRN and returns previous control bits in f0
    mffscrni(f(0), NewRN);
    mffprd(Dst, f(0));
  } else {
    // Save full FPSCR to Dst — PopRoundingMode will restore from this.
    mffs(f(0));
    mffprd(Dst, f(0));

    rldicr(TMP1, Dst, 0, 61);   // clear C bits 0-1 (FPSCR RN field)
    ori(TMP1, TMP1, NewRN);     // insert new RN
    mtfprd(f(0), TMP1);
    mtfsf(0xFF, f(0));
  }
}

DEF_OP(PopRoundingMode) {
  auto Op    = IROp->C<IR::IROp_PopRoundingMode>();
  auto Saved = GetReg(Op->FPCR);

  if (CTX->HostFeatures.SupportsISA30) {
    mtfprd(f(0), Saved);
    mffscrn(f(0), f(0));      // restores previous FPSCR.RN from saved bits 62:63
  } else {
    // Restore the full FPSCR saved by PushRoundingMode.
    mtfprd(f(0), Saved);
    mtfsf(0xFF, f(0));
  }
}

// =========================================================================
// Print (debug)
// =========================================================================
DEF_OP(Print) {
  auto Op  = IROp->C<IR::IROp_Print>();
  auto Src = GetReg(Op->Value);
  SpillForABICall(TMP1);
  // ELFv2 §2.2.1.2 requires r12 == callee entry address for indirect calls
  // (the callee's TOC prologue computes its GOT from r12). Load the fn
  // pointer into r12 first, THEN set r3 = Src -- do not load into TMP1
  // (== r3) or r3 would carry the fn pointer address into PrintValue
  // instead of the value the JIT wanted to print.
  static const int32_t PrintValueOff = static_cast<int32_t>(
    offsetof(FEXCore::Core::CpuStateFrame, Pointers.PrintValue));
  ld(r(12), PrintValueOff, STATE);
  mr(r3, Src);
  mtctr(r(12));
  bctrl();
  FillForABICall();
}

DEF_OP(PrintMsg) {
  auto Op  = IROp->C<IR::IROp_PrintMsg>();
  SpillForABICall(TMP1);
  // Same ELFv2 r12 discipline as Print above; load fn pointer into r12
  // first, then LoadConstant into r3.
  static const int32_t PrintMsgOff = static_cast<int32_t>(
    offsetof(FEXCore::Core::CpuStateFrame, Pointers.PrintMsgValue));
  ld(r(12), PrintMsgOff, STATE);
  LoadConstant(r3, reinterpret_cast<uint64_t>(Op->Value));
  mtctr(r(12));
  bctrl();
  FillForABICall();
}

// Misc
// x86 PAUSE -> counter-gated sched_yield (NO SMT priority change).
//
// POWER ISA has Program Priority Register hints via `or rN,rN,rN` for N in
// {1=low, 6=medium-low, 2=medium}. Naively emitting `or r1,r1,r1` (LOW)
// on every PAUSE is wrong without complementary code to restore MEDIUM
// after the spinlock is acquired — once the thread drops to LOW it stays
// there for the entire critical section, starving the lock-holder and
// causing user-visible hangs across SDL2/Vulkan games (regression
// introduced + reverted 2026-05-17).
//
// Per-block restoration via static-analysis of cmpxchg+jne patterns is
// future work. For now: skip the priority hint entirely. The counter-
// gated sched_yield is what actually gives the OS a chance to schedule
// the lock-holder on a different CPU when threads outnumber physical
// SMT contexts — and it has no priority-state to leak.
//
// Bug-class entries: project_stardew_main_thread_spin, project_ftl_futex_storm,
// project_steam_nul_jit_race (all involve guest threads spinning while their
// lock-holder is parked in the kernel).
DEF_OP(Yield) {
  constexpr uint32_t PAUSE_YIELD_LIMIT = 1000;
  const int kABISpill = static_cast<int>(a64::kDynRegSaveSize);
  const int16_t pc_off = static_cast<int16_t>(offsetof(FEXCore::Core::CpuStateFrame, PauseCount));

  Label skip_full_yield{};
  Label end{};

  // Hot path: lwz/addi/cmplwi/bc — 4 instructions until we either reach the
  // threshold or take the skip branch.
  //
  // Route the threshold compare through cr(7), NOT cr(0): x86 PAUSE must
  // preserve flags, and CR0 is this backend's live packed-NZCV. Comparing into
  // cr(0) destroyed ZF on every single PAUSE — `cmp`/`pause`/`setz` returned
  // ZF=0 after a known-equal compare, 5000 times out of 5000. Any guest spin
  // loop that evaluates its exit condition after the PAUSE (which is the
  // ordinary shape: `pause; cmp; jne`) could therefore branch the wrong way.
  // cr(7) is the established scratch field here — see BranchOps.cpp CondJump
  // and the MonoBackpatcherWrite compares.
  lwz(TMP1, pc_off, STATE);
  addi(TMP1, TMP1, 1);
  cmplwi(cr(7), TMP1, PAUSE_YIELD_LIMIT);
  // BI = cr7 * 4 + LT(0) = 28; BO = 12 (branch when the bit is set).
  constexpr PPC64Emitter::Cond CC_ULT_CR7 {12, 28};
  bc(CC_ULT_CR7, &skip_full_yield);

  // Threshold reached. Reset counter to 0, then call PPC64_PauseSchedYield.
  li(TMP1, 0);
  stw(TMP1, pc_off, STATE);

  // Mini-frame: 64 bytes laid out like MonoBackpatcherWrite.
  //   [r1+ 0]  back chain
  //   [r1+ 8]  Func ptr (PPC64_PauseSchedYield)
  //   [r1+16]  LR save
  //   [r1+24]  TOC save
  //   [r1+32..56] padding (unused)
  stdu(r1, -64, r1);
  mflr(r(0));
  std(r(0), 16, r1);

  ld(TMP1, static_cast<int16_t>(offsetof(FEXCore::Core::CpuStateFrame, Pointers.PPC64_PauseSchedYield)), STATE);
  std(TMP1, 8, r1);

  SpillForABICall(TMP1);

  ld(r(12), 8 + kABISpill, r1);
  std(r2, 24 + kABISpill, r1);
  mtctr(r(12));
  bctrl();
  ld(r2, 24 + kABISpill, r1);

  FillForABICall();

  ld(r(0), 16, r1);
  mtlr(r(0));
  addi(r1, r1, 64);
  // CRITICAL: restore the r0 == 0 zero-index invariant (c1ac6dac6). JIT blocks
  // address guest memory as `ldx/stdx rX, rBase, r0`, so r0 must be 0 on every
  // path back into guest code. The mflr/mtlr round-trip above parks the link
  // register in r0 and leaves it there, so without this the next guest memory
  // access computes rBase + <a code address> and SEGVs. Every other helper that
  // routes LR through r0 already does this (EmitSplitLockHelperCall,
  // EmitSplitLockCASCall, the dispatcher, MonoBackpatcherWrite, X87 FABI);
  // Yield was the sole omission. Reproducer: a guest that merely executes
  // PAUSE_YIELD_LIMIT PAUSE instructions dies with SIGSEGV on the first guest
  // push after the threshold fires -- `stdx r3, r11, r0`, r11 being guest RSP.
  li(r(0), 0);
  b(&end);

  // skip_full_yield: just store the incremented counter.
  Bind(&skip_full_yield);
  stw(TMP1, pc_off, STATE);

  Bind(&end);
  // Deliberately no PPR/SMT-priority hint here. See block comment above.
}
DEF_OP(WFET)                 { /* nop */ }
// =========================================================================
// MonoBackpatcherWrite: Mono/.NET single-instruction patcher.
// C sig: void MonoBackpatcherWrite(CpuStateFrame* Frame, uint8_t Size,
//                                  uint64_t Address, uint64_t Value)
// =========================================================================
DEF_OP(MonoBackpatcherWrite) {
  auto Op = IROp->C<IR::IROp_MonoBackpatcherWrite>();
  const int kABISpill = static_cast<int>(a64::kDynRegSaveSize);

  // Mini-frame layout (64 bytes):
  //   [r1+ 0]  back chain
  //   [r1+ 8]  Func ptr (MonoBackpatcherWrite)
  //   [r1+16]  LR save
  //   [r1+24]  Addr arg
  //   [r1+32]  Value arg
  //   [r1+40]  TOC save
  //   [r1+48..56] padding
  const auto AddrReg  = GetReg(Op->Addr);
  const auto ValueReg = GetReg(Op->Value);

  stdu(r1, -64, r1);
  mflr(r(0));
  std(r(0), 16, r1);

  ld(TMP1, static_cast<int16_t>(offsetof(FEXCore::Core::CpuStateFrame, Pointers.MonoBackpatcherWrite)), STATE);
  std(TMP1,  8, r1);
  std(AddrReg,  24, r1);
  std(ValueReg, 32, r1);

  SpillForABICall(TMP1);

  // Marshal args (post-spill +kABISpill).
  mr(r3, STATE);                          // arg0: Frame*
  li(r4, IR::OpSizeToSize(Op->Size));     // arg1: Size (uint8_t, zero-extended)
  ld(r5,    24 + kABISpill, r1);                // arg2: Addr
  ld(r6,    32 + kABISpill, r1);                // arg3: Value
  ld(r(12),  8 + kABISpill, r1);                // r12 = callee

  std(r2, 40 + kABISpill, r1);
  mtctr(r(12));
  bctrl();
  ld(r2, 40 + kABISpill, r1);

  FillForABICall();

  ld(r(0), 16, r1);
  mtlr(r(0));
  addi(r1, r1, 64);
  li(r(0), 0);
}
DEF_OP(ValidateCode) {
  // CRITICAL: all compares route through cr(7), not the default cr(0).
  //
  // Under CONFIG_SMC_FULL the IR pass emits this op at the start of every
  // x86-instruction block, BEFORE the actual instruction body. FillStaticRegs
  // (run at block entry by the dispatcher) populates CR0+XER from the
  // previously-spilled NZCV — the x86 flag state left by the prior block.
  // If ValidateCode clobbered CR0 here, any subsequent x86 conditional in
  // the same JIT-compile (cmp/jg, cmp/je, ...) consuming NZCV via
  // CondJumpNZCV / MapNZCVCC would read stale bits set by the validate
  // compare instead of the guest cmp's result.
  //
  // Concretely surfaces in SelfModifyingCode/Delinking under SMC_FULL: the
  // test's `cmp rcx,0; jg patched_op` always falls through and `cmp rbx,0;
  // je end` always takes, because CR0 carries the byte-compare's eq/lt
  // outcome rather than the guest cmp's result. SameBlock and DifferentBlock
  // pass only because they don't use conditional jumps.
  //
  // BI mapping for cr7: CR7.LT=28, CR7.GT=29, CR7.EQ=30, CR7.SO=31.
  auto Op = IROp->C<IR::IROp_ValidateCode>();
  const auto OldCode = Op->CodeOriginal.data();
  const auto Base    = GetReg(Op->Header.Args[0]);
  int        len     = Op->CodeLength;
  int        Offset  = 0;
  const auto Dst     = GetReg(Node);

  PPC64Emitter::Label Fail{};
  PPC64Emitter::Label End{};

  // cr7 not-equal: BO=4 (branch if false), BI=30 (CR7.EQ).
  constexpr PPC64Emitter::Cond CR7_NE = {4, 30};

  // 8-byte chunks — ld zero-extends implicitly (64-bit load on LE host)
  while (len >= 8) {
    ld(TMP1, Offset, Base);
    LoadConstant(TMP2, *reinterpret_cast<const uint64_t*>(OldCode + Offset));
    cmpld(cr(7), TMP1, TMP2);
    bc(CR7_NE, &Fail);
    Offset += 8; len -= 8;
  }

  // 4-byte chunk — lwz zero-extends to 64 bits
  if (len >= 4) {
    lwz(TMP1, Offset, Base);
    LoadConstant(TMP2, static_cast<uint64_t>(*reinterpret_cast<const uint32_t*>(OldCode + Offset)));
    cmpld(cr(7), TMP1, TMP2);
    bc(CR7_NE, &Fail);
    Offset += 4; len -= 4;
  }

  // 2-byte chunk — lhz zero-extends to 64 bits
  if (len >= 2) {
    lhz(TMP1, Offset, Base);
    LoadConstant(TMP2, static_cast<uint64_t>(*reinterpret_cast<const uint16_t*>(OldCode + Offset)));
    cmpld(cr(7), TMP1, TMP2);
    bc(CR7_NE, &Fail);
    Offset += 2; len -= 2;
  }

  // 1-byte chunk — lbz zero-extends to 64 bits
  if (len >= 1) {
    lbz(TMP1, Offset, Base);
    LoadConstant(TMP2, static_cast<uint64_t>(OldCode[Offset]));
    cmpld(cr(7), TMP1, TMP2);
    bc(CR7_NE, &Fail);
  }

  LoadConstant(Dst, UINT64_C(0));
  b(&End);
  Bind(&Fail);
  LoadConstant(Dst, UINT64_C(1));
  Bind(&End);
}
DEF_OP(GuestOpcode) {
  // Record (guest RIP offset, host PC offset from BlockBegin) so the
  // block-tail vl64pair table lets Core.cpp:RestoreRIPFromHostPC map a
  // fault-time host PC back to the exact guest instruction. Mirrors
  // Arm64JITCore's DEF_OP(GuestOpcode) at FEXCore/Source/Interface/Core/JIT/MiscOps.cpp:45.
  auto Op = IROp->C<IR::IROp_GuestOpcode>();
  DebugData->GuestOpcodes.push_back({Op->GuestEntryOffset,
                                     GetCursorAddress<uint8_t*>() - CodeData.BlockBegin});
}

// ThreadRemoveCodeEntry — invoked from the SMC validation tail emitted in
// front of each instruction when CONFIG_SMC_FULL is in effect. When ValidateCode
// detects a guest-code mismatch the IR routes us through a side block that
// calls this op and then ExitFunction()s back to the dispatcher. The op must:
//   1. Spill SRA + dynamic regs (the C call clobbers volatile host regs).
//   2. Call ContextImpl::ThreadRemoveCodeEntryFromJit(Frame*, GuestRIP) so the
//      backing block / lookup-cache entry for `Entry` is purged. Without this,
//      the dispatcher's L1 cache returns the stale block on the very next loop,
//      ValidateCode fails again, and the JIT spins forever — exactly the
//      SelfModifyingCode/DifferentBlock hang we observed.
//   3. Restore SRA + dynamic regs so that the trailing ExitFunction sees a
//      consistent register file (the subsequent ExitFunction will spill again,
//      which is idempotent).
//
// ELFv2 indirect-call ABI: the callee address must be in r12, and r2 (TOC
// pointer) may be clobbered by the callee's global-entry prologue. r2 is saved
// in the dispatcher frame's reserved TOC slot at [r1+24] *before* PushDynamicRegs
// shifts r1, then reloaded after PopDynamicRegs restores r1.
DEF_OP(ThreadRemoveCodeEntry) {
  // Save host TOC (r2) in the dispatcher frame's reserved slot before any
  // r1 manipulation. SpillForABICall (=SpillStaticRegs+PushDynamicRegs) shifts
  // r1 down by SaveSize but FillForABICall restores r1 exactly, so [r1+24]
  // is recoverable after the call.
  std(r2, 24, r1);

  SpillForABICall(TMP1);

  // Arguments (r3, r4). STATE (r27) is non-volatile in the ELFv2 ABI and is
  // not part of x64::SRA/RA, so it survives SpillForABICall untouched.
  mr(r3, STATE);
  // S3.7-C2: Entry is the block's guest RIP baked into a constant load.
  // DELIBERATE DIVERGENCE FROM ARM64 — ARM64 has a `TODO: Relocations don't
  // seem to be wired up to this...?` at JIT/BranchOps.cpp:414-415 and just
  // pads the site instead of recording. Adding the relocation is correct;
  // without it a cached CheckTF prologue would call CompileSingleStep with a
  // stale RIP from the caching session.
  InsertGuestRIPMove(TMP2, Entry);

  // ELFv2 indirect call: r12 must equal the callee entry-point at the moment
  // of the branch (used by the callee's global-entry prologue to recompute r2).
  int32_t fn_off = static_cast<int32_t>(
    offsetof(FEXCore::Core::CpuStateFrame, Pointers.ThreadRemoveCodeEntryFromJIT));
  ld(r(12), fn_off, STATE);
  mtctr(r(12));
  bctrl();

  FillForABICall();

  // Restore host TOC for any subsequent host-ABI activity in this JIT block.
  ld(r2, 24, r1);
}

// SMCChecks=icache: the guest ran IC IVAU on the address in $Addr.
//
// Same ELFv2 indirect-call shape as DEF_OP(ThreadRemoveCodeEntry) above,
// including the r2 save into the dispatcher frame's reserved TOC slot before
// SpillForABICall shifts r1. The one difference is the second argument: a live
// guest register rather than a baked constant, so it is moved into r4 BEFORE
// the spill, while it is still in a host register the allocator owns.
//
// SpillForABICall writes the static registers back into CPUState, so guest
// state is coherent for the whole call — which matters, because the helper may
// block on the exclusive CodeInvalidationMutex and a signal may be delivered
// while it does.
//
// Returning into this same block is safe even when the helper erased the block
// we are executing: erasing removes it from BlockList and severs INBOUND links
// (a word patch in other blocks' code), it never frees or rewrites this block's
// host code. This unit runs to its next exit and is simply not findable again
// afterwards — the in-flight semantics the architecture already permits.
DEF_OP(ICacheInvalidate) {
  auto Op = IROp->C<IR::IROp_ICacheInvalidate>();
  const int kABISpill = static_cast<int>(a64::kDynRegSaveSize);

  // Mini-frame layout (64 bytes), same shape as MonoBackpatcherWrite above:
  //   [r1+ 0]  back chain
  //   [r1+ 8]  Func ptr (ICacheInvalidateFromJit)
  //   [r1+16]  LR save
  //   [r1+24]  Addr arg
  //   [r1+40]  TOC save
  //   [r1+48..56] padding
  //
  // The guest address must be stashed BEFORE SpillForABICall: it lives in an
  // RA-allocated host register that PushDynamicRegs is about to save and that
  // the marshalling below would otherwise clobber. Reloads carry +kABISpill
  // because the spill shifts r1 down by exactly that much.
  const auto AddrReg = GetReg(Op->Addr);

  stdu(r1, -64, r1);
  mflr(r(0));
  std(r(0), 16, r1);

  ld(TMP1, static_cast<int16_t>(offsetof(FEXCore::Core::CpuStateFrame, Pointers.ICacheInvalidateFromJIT)), STATE);
  std(TMP1, 8, r1);
  std(AddrReg, 24, r1);

  SpillForABICall(TMP1);

  mr(r3, STATE);                 // arg0: Frame*
  ld(r4, 24 + kABISpill, r1);    // arg1: guest address IC IVAU named
  ld(r(12), 8 + kABISpill, r1);  // r12 = callee (ELFv2 global-entry contract)

  std(r2, 40 + kABISpill, r1);
  mtctr(r(12));
  bctrl();
  ld(r2, 40 + kABISpill, r1);

  FillForABICall();

  ld(r(0), 16, r1);
  mtlr(r(0));
  addi(r1, r1, 64);
  li(r(0), 0);
}

// =========================================================================
// LoadNZCV / StoreNZCV — flag register save/restore
// =========================================================================
DEF_OP(LoadNZCV) {
  auto Dst = GetReg(Node);
  // mfocrf 0x80 (single-field form — uncracked where mfcr is a 3-iop crack,
  // POWER9 UM §4.1.5.6): the rlwinm extracts below read only CR0.LT (PPC
  // bit 0) and CR0.EQ (PPC bit 2), both inside the defined field-0 nibble;
  // the rlwinm masks discard every pre-3.0C-undefined bit.
  mfocrf(TMP1, 0x80);
  mfspr(TMP2, 1);

  // rlwinm rotate-left sh, mask mb..me (PPC MSB=0). After rotate, PPC bit p
  // lands at PPC bit (p - sh) mod 32. We need:
  //   N: PPC 0 → 0  (sh=0,  mask 0..0)
  //   Z: PPC 2 → 1  (sh=1,  mask 1..1)
  //   C: PPC 2 → 2  (sh=0,  mask 2..2)
  //   V: PPC 1 → 3  (sh=30, mask 3..3)
  // The first rlwinm seeds Dst (its mask covers only bits 32..63, so the
  // upper half of the 64-bit Dst is zeroed and every unselected low bit with
  // it); the three rlwimi then insert directly rather than extracting into a
  // scratch and OR-ing. SH/MB/ME are unchanged from the extracts above —
  // rlwimi uses the identical rotate-and-mask, it just merges into RA instead
  // of replacing it. 7 instructions become 4.
  rlwinm(Dst, TMP1, 0,  0, 0);   // N
  rlwimi(Dst, TMP1, 1,  1, 1);   // Z
  rlwimi(Dst, TMP2, 0,  2, 2);   // C
  rlwimi(Dst, TMP2, 30, 3, 3);   // V
}

DEF_OP(StoreNZCV) {
  auto Op  = IROp->C<IR::IROp_StoreNZCV>();
  auto Src = GetReg(Op->Value);
  // Inverse of LoadNZCV. Src has NZCV packed ARM-style at LSB bits 31..28
  // (N=31, Z=30, C=29, V=28). Spread back to CR0 + XER.
  //
  // mtcrf 0x80 reads CR0 from RS PPC bits 32..35 = GPR LSB 31..28; specifically
  // CR0.LT at LSB 31, CR0.GT at LSB 30, CR0.EQ at LSB 29, CR0.SO at LSB 28.
  // mfspr 1 / mtspr 1 has XER.SO at LSB 31, OV at LSB 30, CA at LSB 29.
  //
  // Required moves (rlwinm sh = rotate-left amount in 32-bit):
  //   N: Src LSB 31 → CR0.LT  LSB 31 (no shift). sh=0,  mb=0,  me=0  (PPC bit 0).
  //   Z: Src LSB 30 → CR0.EQ  LSB 29 (shift right 1 = rotate left 31). sh=31, mb=2, me=2.
  //   C: Src LSB 29 → XER.CA  LSB 29 (no shift). sh=0,  mb=2,  me=2.
  //   V: Src LSB 28 → XER.OV  LSB 30 (shift left 2 = rotate left 2). sh=2,  mb=1,  me=1.

  // CR0 assembly: rlwinm lays down N (and zeroes everything else, including
  // the CR0.GT and CR0.SO slots, exactly as the old rlwinm/or_ pair did),
  // then rlwimi inserts Z on top instead of building it in a scratch and
  // OR-ing. Same SH/MB/ME as the extracts they replace.
  rlwinm(TMP1, Src, 0,  0, 0);   // N → CR0.LT
  rlwimi(TMP1, Src, 31, 2, 2);   // Z → CR0.EQ
  mtocrf(0x80, TMP1);

  // XER: both bits fully written, so generate them arithmetically — no XER
  // read, no serializing mtspr (PPC64Emitter.h helper block).
  rlwinm(TMP1, Src, 3, 31, 31);  // C: Src LSB 29 (PPC 2) → 0/1 at LSB 0
  SetCAFromBit(TMP1, TMP2);
  rlwinm(TMP1, Src, 4, 31, 31);  // V: Src LSB 28 (PPC 3) → 0/1 at LSB 0
  SetOVFromBit(TMP1, TMP2);
}

// LoadFPSR / StoreFPSR — floating-point status register with VSCR.SAT synchronization
// =========================================================================
DEF_OP(LoadFPSR) {
  auto Dst = GetReg(Node);
  const int16_t Offset = offsetof(FEXCore::Core::CPUState, fpsr);
  lwz(Dst, Offset, STATE);
  mfvscr(VTMP1);
  if (CTX->HostFeatures.SupportsISA30) {
    mfvsrld(TMP1, VTMP1);
  } else {
    vsldoi(VTMP1, VTMP1, VTMP1, 8);
    mfvsrd(TMP1, VTMP1);
  }
  andi_(TMP1, TMP1, 1);
  sldi(TMP1, TMP1, 27);
  or_(Dst, Dst, TMP1);
  stw(Dst, Offset, STATE);
}

DEF_OP(StoreFPSR) {
  auto Op  = IROp->C<IR::IROp_StoreFPSR>();
  auto Src = GetReg(Op->Value);
  const int16_t Offset = offsetof(FEXCore::Core::CPUState, fpsr);

  LoadConstant(TMP1, 0xF800009FULL);
  and_(TMP1, Src, TMP1);
  stw(TMP1, Offset, STATE);

  rldicl(TMP1, Src, 64 - 27, 63);
  mtvsrd(VTMP1, TMP1);
  xxpermdi(AsVSX(VTMP1), VZERO_VSX, AsVSX(VTMP1), 0);
  mtvscr(VTMP1);
}

DEF_OP(CarryInvert) {
  // Flip x86 CF, which we route through XER.CA. PPC subtract sets CA = !borrow,
  // so this op is what the IR uses to convert PPC's CA convention to x86's CF.
  //
  // Done without touching the XER SPR at all. mtspr XER is execution-
  // serializing on POWER8, so the old mfspr/xoris/mtspr toggle stalled the
  // pipeline on an op that appears after essentially every emulated SUB/CMP
  // whose carry is consumed.
  //
  // The two-instruction flip:
  //   subfe TMP1, r0, r0   ->  ~r0 + r0 + CA = all-ones + CA
  //                            CA = 1  =>  TMP1 =  0
  //                            CA = 0  =>  TMP1 = -1
  //   addic TMP1, TMP1, 1  ->  writes CA = carry-out of TMP1 + 1
  //                            TMP1 =  0  =>  0 + 1, no carry  =>  CA = 0
  //                            TMP1 = -1  => -1 + 1, carries   =>  CA = 1
  // so CA ends up inverted. subfe's carry-out equals its carry-in, so the
  // value addic sees is the original CA. Neither instruction writes OV or SO
  // (addic is the non-record, non-OE form) and neither writes CR0, so the
  // packed guest N/Z living in CR0 survives. Only TMP1 is clobbered, and it
  // is a scratch with no live value at any CarryInvert site.
  subfe(TMP1, r0, r0);
  addic(TMP1, TMP1, 1);
}

// =========================================================================
// Helper macro for getting first source of an op when we know it is Src
// (used in a few ops above that reference Op_Src1)
// =========================================================================
// (We access sources via IROp->C<IR::IROp_Xxx>()->Src1 in each op; the generic
//  Op_Src1 helper below is not needed — each op accesses its own struct.)

DEF_OP(VExtractToGPR) {
  const auto Op    = IROp->C<IR::IROp_VExtractToGPR>();
  const auto ElemSz = Op->Header.ElementSize;
  const auto Index  = Op->Index;
  const auto Dst   = GetReg(Node);
  const auto Vec   = GetVReg(Op->Vector);

  if (ElemSz == IR::OpSize::i64Bit) {
    // mfvsrd reads physical bytes [0..7] (BE-high doubleword) as a 64-bit value.
    // In LE element ordering, element 0 lives at phys[8..15] (BE-low doubleword)
    // and element 1 lives at phys[0..7] (BE-high doubleword).
    //   Index 0 (LE elem 0, phys[8..15]) -> rotate by 8 so phys[8..15] becomes phys[0..7]
    //   Index 1 (LE elem 1, phys[0..7])  -> read directly
    if (Index == 0) {
      if (CTX->HostFeatures.SupportsISA30) {
        mfvsrld(Dst, Vec);
      } else {
        vsldoi(VTMP1, Vec, Vec, 8);
        mfvsrd(Dst, VTMP1);
      }
    } else {
      mfvsrd(Dst, Vec);
    }
    return;
  }

  if (CTX->HostFeatures.SupportsISA30) {
    switch (ElemSz) {
    case IR::OpSize::i8Bit:
      li(TMP1, Index);
      vextubrx(Dst, TMP1, Vec);
      return;
    case IR::OpSize::i16Bit:
      li(TMP1, Index * 2);
      vextuhrx(Dst, TMP1, Vec);
      return;
    case IR::OpSize::i32Bit:
      li(TMP1, Index * 4);
      vextuwrx(Dst, TMP1, Vec);
      return;
    default:
      break;
    }
  }

  // Splat LE element Index to all lanes, mfvsrd physical bytes 8-15, shift down.
  // Physical index = (N-1) - LEIndex for N elements.
  switch (ElemSz) {
  case IR::OpSize::i8Bit:
    vspltb(VTMP1, Vec, (uint32_t)(15u - Index));
    mfvsrd(Dst, VTMP1);
    srdi(Dst, Dst, 56);
    break;
  case IR::OpSize::i16Bit:
    vsplth(VTMP1, Vec, (uint32_t)(7u - Index));
    mfvsrd(Dst, VTMP1);
    srdi(Dst, Dst, 48);
    break;
  case IR::OpSize::i32Bit: {
    // mfvsrd reads physical bytes [0..7] as a 64-bit BE value: high 32 bits = phys[0..3],
    // low 32 bits = phys[4..7].  Rotate the source so the requested LE element lands at
    // physical bytes [4..7] (i.e. the low 32 bits of mfvsrd's result), then zero-extend.
    //   Index 0 (phys[12..15]) -> SHB=8   (phys[4..7] := phys[12..15])
    //   Index 1 (phys[ 8..11]) -> SHB=4
    //   Index 2 (phys[ 4.. 7]) -> SHB=0
    //   Index 3 (phys[ 0.. 3]) -> SHB=12
    const uint32_t SHB = (8u - 4u * Index) & 0xFu;
    if (SHB != 0) {
      vsldoi(VTMP1, Vec, Vec, SHB);
      mfvsrd(Dst, VTMP1);
    } else {
      mfvsrd(Dst, Vec);
    }
    clrldi(Dst, Dst, 32);
    break;
  }
  default:
    Op_Unhandled(IROp, Node);
    break;
  }
}
// x86 CVT[T]SS2SI / CVT[T]SD2SI want INT_MIN (0x80000000_i32 /
// 0x8000000000000000_i64) for ALL of {+overflow, -overflow, NaN}; POWER's
// saturating converts already produce it for -overflow and NaN, so only the
// +overflow case needs a fixup. See EmitFloatToGPRSigned for the mechanism.

// Shared body of Float_ToGPR_ZS / Float_ToGPR_S: scalar float -> signed
// integer GPR with the x86 "integer indefinite" sentinel (INT_MIN of the
// destination width) on +overflow / NaN. RoundFirst selects the host-
// rounding-mode form (cvtsd2si) over truncation (cvttsd2si).
//
// Register-only path (was: stvx + lfs/lfd for the value AND std + lfs/lfd
// for the bound -- two store-hit-load stalls per conversion; profiled in
// countersunk noise grid-indexing, (int)floor(x) everywhere). Position elem0
// into dw0; f32 promotes to f64 exactly (xscvspdp, same as lfs did), so the
// whole sequence runs in the f64 domain.
//
// The overflow test runs on the CONVERTED GPR, not on an FP bound: that
// drops the li+sldi+mtvsrd+xscmpudp bound materialisation (4 instructions)
// for a 2-instruction integer test, and emitted instructions are wall clock
// on this port. Both widths convert with xscvdpsxds (f64 -> i64, truncating,
// saturating: NaN and -overflow -> INT64_MIN, +overflow -> INT64_MAX):
//   i32: the x86 result is the low 32 bits iff the i64 value fits in
//        [-2^31, 2^31), i.e. extsw(r) == r. NaN/-ovf (INT64_MIN), +ovf
//        (INT64_MAX) and every |v| >= 2^31 fail the test and take the
//        sentinel; -2^31 itself passes and equals the sentinel anyway.
//   i64: no f64 in range converts to INT64_MAX (the largest f64 below 2^63
//        is 2^63-1024), so r == INT64_MAX iff +overflow; r+1 > r (signed)
//        holds for everything else. NaN/-ovf already ARE the sentinel.
// cmpd targets cr1 so CR0 (packed NZCV) is untouched; the bc BI is
// CR1.EQ (=6) / CR1.GT (=5).
void PPC64JITCore::EmitFloatToGPRSigned(GPR Dst, VR Vec, IR::OpSize SrcES, IR::OpSize DstES, bool RoundFirst) {
  if (SrcES == IR::OpSize::i32Bit) {
    xxsldwi(VTMP1, Vec, Vec, 3);     // BE w0 <- elem0 (BE w3)
    xscvspdp(VTMP1, VTMP1);
  } else {
    xxpermdi(VTMP1, Vec, Vec, 0b10); // dw0 <- dw1
  }

  if (RoundFirst) {
    // x86 rounds FIRST (per MXCSR.RC), THEN range-checks the rounded integer.
    // Range-checking the UNROUNDED source misses inputs the rounding step
    // carries across the boundary: f64 in [2^31-0.5, 2^31) under
    // round-to-nearest rounds to exactly 2^31, which overflows i32 and must
    // produce the 0x80000000 sentinel. xsrdpic rounds to integral honoring
    // FPSCR.RN (the guest rounding mode); the truncating convert below is
    // then exact and the GPR-side range test sees the rounded value.
    xsrdpic(VTMP1, VTMP1);
  }

  xscvdpsxds(VTMP1, VTMP1);
  mfvsrd(Dst, VTMP1);

  PPC64Emitter::Label NoOvf;
  if (DstES == IR::OpSize::i32Bit) {
    extsw(TMP1, Dst);
    cmpd(cr(1), TMP1, Dst);
    clrldi(Dst, Dst, 32);                    // zero-extend the fitting value
    bc(PPC64Emitter::Cond{12, 6}, &NoOvf);   // CR1.EQ: fits in i32
    LoadConstant(Dst, 0x80000000ULL);        // INT_MIN_i32 zero-extended to 64
  } else {
    addi(TMP1, Dst, 1);
    cmpd(cr(1), TMP1, Dst);
    bc(PPC64Emitter::Cond{12, 5}, &NoOvf);   // CR1.GT: r+1 > r, no wrap
    LoadConstant(Dst, 0x8000000000000000ULL); // INT_MIN_i64
  }
  Bind(&NoOvf);
}

// Float_ToGPR_ZS: scalar float -> signed integer GPR, truncate-toward-zero.
DEF_OP(Float_ToGPR_ZS) {
  auto Op = IROp->C<IR::IROp_Float_ToGPR_ZS>();
  EmitFloatToGPRSigned(GetReg(Node), GetVReg(Op->Scalar), Op->SrcElementSize, IROp->Size, false);
}

// Float_ToGPR_S: scalar float -> signed integer GPR using host rounding mode.
DEF_OP(Float_ToGPR_S) {
  auto Op = IROp->C<IR::IROp_Float_ToGPR_S>();
  EmitFloatToGPRSigned(GetReg(Node), GetVReg(Op->Scalar), Op->SrcElementSize, IROp->Size, true);
}

// FCmp: scalar FP unordered compare, produces ARM-FCMP-style NZCV.
//   ARM N = LT       → CR0.LT       (set by fcmpu)
//   ARM Z = EQ       → CR0.EQ       (set by fcmpu)
//   ARM C = !LT      → XER.CA       (1 unless LT, including NaN)
//   ARM V = unordered → XER.OV      (= CR0.SO from fcmpu)
//
// fcmpu only writes CR0; we also lift CR0.SO and !CR0.LT into XER.OV/CA so
// that AXFlag's NZCV translation and any downstream MapNZCVCC consumer
// (which routes V/C through ProjectXERToCR1) see consistent state.
DEF_OP(FCmp) {
  auto Op = IROp->C<IR::IROp_FCmp>();
  auto S1 = GetVReg(Op->Scalar1);
  auto S2 = GetVReg(Op->Scalar2);
  const auto ESize = Op->ElementSize;

  // Register-only compare, same staging as EmitCompare's fused-FP path
  // (JIT.cpp): the old stvx x2 + lfs/lfd x2 bounce cost two guaranteed
  // store-hit-load flushes per compare — measured 33% of countersunk's
  // hydro-conditioning phase inside std::__adjust_heap's float compares.
  // Element 0 of a guest XMM sits in doubleword 1 (f64) / BE word 3 (f32);
  // xscmpudp compares doubleword 0, so position first. xscvspdp performs
  // the same SP->DP promotion lfs did, so NaN/denormal ordering semantics
  // are unchanged; both paths end in an unordered compare into CR0.
  if (ESize == IR::OpSize::i32Bit) {
    xxsldwi(VTMP1, S1, S1, 3);         // BE w0 <- elem0 (BE w3)
    xscvspdp(VTMP1, VTMP1);
    xxsldwi(VTMP2, S2, S2, 3);
    xscvspdp(VTMP2, VTMP2);
  } else {
    xxpermdi(VTMP1, S1, S1, 0b10);     // dw0 <- dw1
    xxpermdi(VTMP2, S2, S2, 0b10);
  }
  xscmpudp(0, VTMP1, VTMP2);
  FlagsFromFCmp = true;

  // Lift CR0.SO and !CR0.LT into XER.OV/CA — arithmetically, both bits fully
  // written, so no XER read and no serializing mtspr (PPC64Emitter.h helper
  // block for the idioms). mfocrf 0x80: both bits read (CR0.LT, CR0.SO) are
  // inside the defined field-0 nibble; the rlwinm masks discard the rest.
  mfocrf(TMP1, 0x80);
  rlwinm(TMP3, TMP1, 1, 31, 31);   // LT (PPC 0) → LSB 0
  xori(TMP3, TMP3, 1);             // !LT at LSB 0
  SetCAFromBit(TMP3, TMP2);        // CA <- !CR0.LT
  rlwinm(TMP3, TMP1, 4, 31, 31);   // SO (PPC 3) → LSB 0
  SetOVFromBit(TMP3, TMP2);        // OV <- CR0.SO (unordered)
}

// FCmpX86: fused FCmp + AXFLAG + raw-PF. Produces the final x86-COMIS flag
// state in one pass from the compare's CR field:
//   CR0.LT = 0 (SF=0)     CR0.EQ = EQ|UN (ZF)    CR0.GT = CR0.SO = 0
//   XER.CA = !(LT|UN)     -- x86 CF = LT|UN, stored INVERTED (CFInverted=true)
//   XER.OV = 0 (OF=0)
//   Dst    = !UN          -- raw PF (inverted representation), 0/1
// Replaces the split path's CR->XER lift + CR1-projection/isel for PF +
// DEF_OP(AXFlag)'s second full XER RMW: one mfocrf, arithmetic XER writes
// (no XER read, no serializing mtspr — PPC64Emitter.h helper block), no
// projection. Emitted only when HostFeatures.SupportsFCmpX86 (set for this
// backend in Common/HostFeatures.cpp).
DEF_OP(FCmpX86) {
  auto Op = IROp->C<IR::IROp_FCmpX86>();
  auto S1 = GetVReg(Op->Scalar1);
  auto S2 = GetVReg(Op->Scalar2);
  auto Dst = GetReg(Node);
  const auto ESize = Op->ElementSize;

  // Register-only staging, identical to DEF_OP(FCmp)/EmitCompare's FP path:
  // guest elem0 is dw1 (f64) / BE w3 (f32); xscmpudp compares dw0. xscvspdp
  // performs the same SP->DP promotion lfs did, preserving NaN semantics.
  if (ESize == IR::OpSize::i32Bit) {
    xxsldwi(VTMP1, S1, S1, 3);
    xscvspdp(VTMP1, VTMP1);
    xxsldwi(VTMP2, S2, S2, 3);
    xscvspdp(VTMP2, VTMP2);
  } else {
    xxpermdi(VTMP1, S1, S1, 0b10);
    xxpermdi(VTMP2, S2, S2, 0b10);
  }
  xscmpudp(0, VTMP1, VTMP2);

  // CR0 nibble via mfocrf 0x80: LT=PPC 0, GT=PPC 1, EQ=PPC 2, UN(SO)=PPC 3.
  // rlwinm ROTL32 by SH sends PPC bit q to (q - SH) mod 32.
  mfocrf(TMP1, 0x80);
  rlwinm(TMP2, TMP1, 1, 2, 2);    // UN: PPC 3 -> PPC 2
  rlwinm(TMP3, TMP1, 0, 2, 2);    // EQ isolated at PPC 2
  or_(TMP3, TMP3, TMP2);          // ZF = EQ|UN at PPC 2 (only bit set)
  mtocrf(0x80, TMP3);             // CR0 = {LT=0, GT=0, EQ=ZF, SO=0}

  // Raw PF = !UN as 0/1 at LSB 0. Computed before TMP reuse below.
  rlwinm(Dst, TMP1, 4, 31, 31);   // UN: PPC 3 -> PPC 31 (LSB 0)
  xori(Dst, Dst, 1);

  // XER.CA = !(LT|UN), XER.OV = 0 — arithmetic writes, no XER read, no
  // serializing mtspr (PPC64Emitter.h helper block).
  rlwinm(TMP4, TMP1, 1, 31, 31);  // LT: PPC 0 -> LSB 0
  rlwinm(TMP3, TMP1, 4, 31, 31);  // UN: PPC 3 -> LSB 0
  or_(TMP4, TMP4, TMP3);          // (LT|UN) at LSB 0
  xori(TMP4, TMP4, 1);            // !(LT|UN)
  SetCAFromBit(TMP4, TMP3);       // CA (addic — OV untouched)
  SetOVConstant(false, r0, TMP3); // OV = 0 (addo — CA untouched)
}

// =========================================================================
// CRC32: SSE4.2 crc32 instruction. POWER8 has no crc32c hardware (POWER10
// adds vpmsumd-based variants); we route through a software CRC-32C
// (Castagnoli, polynomial 0x1EDC6F41) helper in JIT.cpp.
//
// IR sig: GPR = CRC32 GPR Src1 (accumulator), GPR Src2 (value), OpSize SrcSize.
// C sig:  uint64_t PPC64_CRC32(uint64_t Acc, uint64_t Val, uint64_t Bytes).
// =========================================================================
extern "C" uint64_t PPC64_CRC32(uint64_t Acc, uint64_t Val, uint64_t Bytes);

// SSE4.2 crc32 (CRC-32C, reflected, no init/final inversion), fully inline
// via vpmsumd Barrett reduction. Replaces a bit-at-a-time helper (8 dependent
// ALU ops per byte - up to 512 for crc32q) behind a full FABI spill/fill.
//
// Math (derived and verified over 200k random vectors per SrcSize in
// unittests/GuestCrypto/crc32_derive.py - do NOT edit constants without re-running it):
// with Q = (crc ^ val) masked to N bytes, A = reflect(Q), P = 0x11EDC6F41
// (0x104C11DB7 for the non-Castagnoli CRC-32, CRC32_MU/CRC32_P):
//   crc' = reflect32( (A * x^32) mod P )   [ ^ (crc >> 8N) when N < 4 ]
// Barrett with mu = floor(x^96/P) = x^64 + mu', all in the reflected domain
// so no runtime bit-reversal is ever needed:
//   t1  = clmul(Q, reflect64(mu'))                        [vpmsumd #1]
//   q_r = ((t1.low64 << 1) & maskN) ^ Q                   [GPR: sldi/rldicl/xor]
//   t2  = clmul(q_r, reflect33(P))                        [vpmsumd #2]
//   crc' = N==8 ? t2.dw0 & 0xFFFFFFFF : (t2.low64 >> 8N) & 0xFFFFFFFF
// The <<1 is the reflected-clmul off-by-one; it cannot be folded into the
// constant (its top bit is set), so it rides the GPR bounce that the masking
// needs anyway. Operands sit in dw0 with dw1 zeroed (vpmsumd sums both
// doubleword products); the zero comes from VZERO_VSX's dw0, the half that
// is genuinely preserved across host calls.
DEF_OP(CRC32) {
  auto Op = IROp->C<IR::IROp_CRC32>();
  const auto SrcSize = Op->SrcSize;
  const auto Src1 = GetReg(Op->Src1);   // accumulator (32-bit meaningful)
  const auto Src2 = GetReg(Op->Src2);   // value
  const auto Dst  = GetReg(Node);

  uint32_t N;
  switch (SrcSize) {
  case IR::OpSize::i8Bit:  N = 1; break;
  case IR::OpSize::i16Bit: N = 2; break;
  case IR::OpSize::i64Bit: N = 8; break;
  case IR::OpSize::i32Bit:
  default:                 N = 4; break;
  }
  const uint32_t Bits = 8 * N;

  // TMP1 = Q = (crc ^ val) masked to the source width. The accumulator's
  // upper 32 bits are not architecturally meaningful - mask them away.
  if (N == 8) {
    rldicl(TMP1, Src1, 0, 32);
    xor_(TMP1, TMP1, Src2);
  } else {
    xor_(TMP1, Src1, Src2);
    rldicl(TMP1, TMP1, 0, 64 - Bits);
  }

  mtvsrd(VTMP1, TMP1);
  xxpermdi(AsVSX(VTMP1), AsVSX(VTMP1), VZERO_VSX, 0b00);   // dw1 <- 0
  EmitLoadPPC64VConst(VTMP2, Op->Castagnoli ? PPC64_VCONST_CRC32C_MU : PPC64_VCONST_CRC32_MU, TMP3, TMP4);
  vpmsumd(VTMP1, VTMP1, VTMP2);

  xxpermdi(AsVSX(VTMP1), AsVSX(VTMP1), AsVSX(VTMP1), 0b10); // dw0 <- low dw
  mfvsrd(TMP2, VTMP1);
  sldi(TMP2, TMP2, 1);
  if (N < 8) rldicl(TMP2, TMP2, 0, 64 - Bits);
  xor_(TMP2, TMP2, TMP1);                                   // q_r

  mtvsrd(VTMP1, TMP2);
  xxpermdi(AsVSX(VTMP1), AsVSX(VTMP1), VZERO_VSX, 0b00);
  EmitLoadPPC64VConst(VTMP2, Op->Castagnoli ? PPC64_VCONST_CRC32C_P : PPC64_VCONST_CRC32_P, TMP3, TMP4);
  vpmsumd(VTMP1, VTMP1, VTMP2);

  if (N == 8) {
    mfvsrd(TMP1, VTMP1);                    // dw0 = product bits 64..127
    // Tail term impossible (crc >> 64 == 0); result = low 32 of dw0.
    rldicl(Dst, TMP1, 0, 32);
  } else {
    xxpermdi(AsVSX(VTMP1), AsVSX(VTMP1), AsVSX(VTMP1), 0b10);
    mfvsrd(TMP1, VTMP1);                    // low 64 of product
    if (N < 4) {
      // (crc32 >> 8N), read from Src1 BEFORE Dst is written - Dst may alias.
      rldicl(TMP2, Src1, 64 - Bits, 32 + Bits);
      rldicl(Dst, TMP1, 64 - Bits, 32);     // (t2 >> 8N) & 0xFFFFFFFF
      xor_(Dst, Dst, TMP2);
    } else {
      rldicl(Dst, TMP1, 64 - Bits, 32);
    }
  }
}

} // namespace FEXCore::CPU
