m255
K4
z2
!s12c _opt6
Z0 !s99 nomlopt
!s12c _opt5
R0
Z1 !s12c _opt4
R0
R1
R0
!s12c _opt3
R0
!s12c _opt2
R0
Z2 !s12c _opt1
R0
R2
R0
R2
R0
R2
R0
R2
R0
R2
R0
R2
R0
R2
R0
R2
R0
R2
R0
R2
R0
R2
R0
!s12c _opt
R0
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z3 d//thoth.cecs.pdx.edu/Home03/jaswanth/Desktop/Practice/FPU/Design & UVM/TEST_uCode
T_opt
Z4 !s11d UVM/TEST_uCode/work //thoth.cecs.pdx.edu/Home03/jaswanth/Desktop/Practice/FPU/Design 1 UVM/TEST_uCode/work 1 //thoth.cecs.pdx.edu/Home03/jaswanth/Desktop/Practice/FPU/Design 
Z5 !s11d 1 //thoth.cecs.pdx.edu/Home03/jaswanth/Desktop/Practice/FPU/Design 1 & 1 //thoth.cecs.pdx.edu/Home03/jaswanth/Desktop/Practice/FPU/Design 
Z6 !s11d //thoth.cecs.pdx.edu/Home03/jaswanth/Desktop/Practice/FPU/Design & 1 UVM/TEST_uCode/work 1 fpu_if 
Z7 !s11d & UVM/TEST_uCode/work 1 fpu_top_sv_unit 1 UVM/TEST_uCode/work 
Z8 !s11d uvm_pkg C:/questasim64_2024.2/uvm-1.1d 1 fpu_if 1 //thoth.cecs.pdx.edu/Home03/jaswanth/Desktop/Practice/FPU/Design 
!s110 1750295664
Vz6iYgejT0QL0W`c2U=2;=3
Z9 04 3 4 work top fast 0
=1-4cd7179a8feb-6853646f-21-3f84
R0
Z10 !s12f OEM100
Z11 !s12b OEM100
Z12 !s124 OEM100
Z13 !s135 nogc
Z14 o-quiet -auto_acc_if_foreign -work work
Z15 tCvgOpt 0
n@_opt
Z16 OL;O;2024.2;79
R3
T_opt1
R4
R5
R6
R7
R8
!s110 1750314883
Vh?@0X4D4?MeCbGC23B8Q`0
R9
=1-4cd71798b2a4-6853af80-1f5-5ff4
R0
R10
R11
R12
R13
R14
R15
n@_opt1
R16
R3
T_opt2
R4
R5
R6
R7
R8
!s110 1750315101
VX<gdD;4^c:L?NeaFOHFdN2
R9
=1-4cd71798b2a4-6853b05b-37b-53ac
R0
R10
R11
R12
R13
R14
R15
n@_opt2
R16
R3
T_opt3
R4
R5
R6
R7
R8
!s110 1750315403
VGlSl>21MUACS4@<@>UDY`0
R9
=1-4cd71798b2a4-6853b189-136-7220
R0
R10
R11
R12
R13
R14
R15
n@_opt3
R16
R3
T_opt4
R4
R5
R6
R7
R8
!s110 1750315794
VOa9;6=VhCg<0d5]D=47D41
R9
=1-4cd71798b2a4-6853b310-14f-a0c8
R0
R10
R11
R12
R13
R14
R15
n@_opt4
R16
R3
T_opt5
R4
R5
R6
R7
R8
!s110 1750316373
VZ<TcYO?V[B;03Z5ZWTC9c3
R9
=1-4cd71798b2a4-6853b553-d5-d700
R0
R10
R11
R12
R13
R14
R15
n@_opt5
R16
R3
T_opt6
R4
R5
R6
R7
R8
!s110 1750316597
VdOzhD@9mG`Oc12H;>SkUG2
R9
=1-4cd71798b2a4-6853b633-ba-bd40
R0
R10
R11
R12
R13
R14
R15
n@_opt6
R16
vfpu_add_RTL
Z17 2fpu_top.sv
Z18 !s105 fpu_top_sv_unit
Z19 DXx4 work 15 fpu_top_sv_unit 0 22 eN6ai`ocmldA_R3VC<5AC2
Z20 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z21 !s110 1750316594
!i10b 1
!s100 EKbGz7a:9CGVR]f<a8VkB1
ICE3XUVO79AR6F`98NW3E33
S1
R3
Z22 w1738899310
Z23 Ffpu_add_RTL.sv
Z24 Ffpu_top.sv
!i122 193
L0 1 240
Z25 VDg1SIo80bB@j0V0VzS_@n1
Z26 OL;L;2024.2;79
r1
!s85 0
31
Z27 !s108 1750316593.000000
Z28 !s107 fpu_test.sv|fpu_environment.sv|fpu_agent.sv|fpu_monitor.sv|fpu_scoreboard.sv|fpu_driver.sv|fpu_sequencer.sv|fpu_sequence.sv|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|fpu_sequence_item.sv|fpu_interface.sv|fpu_div_RTL.sv|fpu_mul_RTL.sv|fpu_add_RTL.sv|fpu_top_RTL.sv|fpu_def.sv|fpu_top.sv|
Z29 !s90 -reportprogress|300|-lint|fpu_top.sv|+define+NORMAL|
!i113 0
Z30 o-lint -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z31 !s92 -lint +define+NORMAL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R15
nfpu_add_@r@t@l
Xfpu_def_sv_unit
2fpu_def.sv
Z32 !s115 fpu_if
R20
Z33 DXx6 mtiUvm 7 uvm_pkg 0 22 MiVhEBb9cnBN5^J=<XBKI2
!s110 1750316593
V`_KbDb8lZ`W^_:9h0hGzR2
r1
!s85 0
!i10b 1
!s100 R8J5Y?@WUE6zA;^=1QOP_0
I`_KbDb8lZ`W^_:9h0hGzR2
!i103 1
S1
R3
Z34 w1750316361
8fpu_def.sv
Z35 Ffpu_def.sv
Z36 Ffpu_top_RTL.sv
R23
Z37 Ffpu_mul_RTL.sv
Z38 Ffpu_div_RTL.sv
Z39 Ffpu_interface.sv
Z40 Ffpu_sequence_item.sv
Z41 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
Z42 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
Z43 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
Z44 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
Z45 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
Z46 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
Z47 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
Z48 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
Z49 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
Z50 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
Z51 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
Z52 FC:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
Z53 Ffpu_sequence.sv
Z54 Ffpu_sequencer.sv
Z55 Ffpu_driver.sv
Z56 Ffpu_scoreboard.sv
Z57 Ffpu_monitor.sv
Z58 Ffpu_agent.sv
Z59 Ffpu_environment.sv
Z60 Ffpu_test.sv
!i122 192
Z61 L0 1 0
R26
31
R27
!s107 fpu_test.sv|fpu_environment.sv|fpu_agent.sv|fpu_monitor.sv|fpu_scoreboard.sv|fpu_driver.sv|fpu_sequencer.sv|fpu_sequence.sv|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|C:/questasim64_2024.2/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|fpu_sequence_item.sv|fpu_interface.sv|fpu_div_RTL.sv|fpu_mul_RTL.sv|fpu_add_RTL.sv|fpu_top_RTL.sv|fpu_def.sv|
!s90 -reportprogress|300|-lint|fpu_def.sv|
!i113 0
R30
R15
vfpu_div_RTL
R17
R18
R19
R20
R21
!i10b 1
!s100 jZb_;>BRFRYYA@X8CBE[e1
ID^N02bFTD9?RA@`[1^YkS3
S1
R3
R22
R38
R24
!i122 193
L0 1 266
R25
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R15
nfpu_div_@r@t@l
Yfpu_if
R17
R18
R19
R20
R21
!i10b 1
!s100 [U2?LdU:OgO8iYZoZlFU^3
I9DXen?`WHXFK;m5>IS9^12
S1
R3
R22
R39
R24
!i122 193
R61
R25
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R15
vfpu_mul_RTL
R17
R18
R19
R20
R21
!i10b 1
!s100 ICiI[9P^;W<z_2P<T[P6`1
I<OS5JhMzV`lFmLcWPkEJG2
S1
R3
R22
R37
R24
!i122 193
L0 1 228
R25
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R15
nfpu_mul_@r@t@l
Xfpu_parms_sv_unit
2fpu_parms.sv
R20
!s110 1750316591
V`0bKBQ87H`g8mD46LJAD>2
r1
!s85 0
!i10b 1
!s100 kC3P@HW6TIb:0M_eGX3Me1
I`0bKBQ87H`g8mD46LJAD>2
!i103 1
S1
R3
w1731955572
8fpu_parms.sv
Ffpu_parms.sv
!i122 187
R61
R26
31
!s108 1750316591.000000
!s107 fpu_parms.sv|
!s90 -reportprogress|300|-lint|fpu_parms.sv|
!i113 0
R30
R15
vfpu_top_RTL
R17
R18
R19
R20
R21
!i10b 1
!s100 EnH9F0^_N2OoXfgYC:A8X0
IPhPl`c@dhVCO<`C?Y0Wi=0
S1
R3
R22
R36
R24
!i122 193
L0 7 76
R25
R26
r1
!s85 0
31
R27
R28
R29
!i113 0
R30
R31
R15
nfpu_top_@r@t@l
Xfpu_top_sv_unit
!i114 1
R17
R32
R20
R33
R21
VeN6ai`ocmldA_R3VC<5AC2
r1
!s85 0
!i10b 1
!s100 Lm=G3J83PTGmSKSVoW;fm2
IeN6ai`ocmldA_R3VC<5AC2
!i103 1
S1
R3
R34
Z62 8fpu_top.sv
R24
R35
R36
R23
R37
R38
R39
R40
R41
R42
R43
R44
R45
R46
R47
R48
R49
R50
R51
R52
R53
R54
R55
R56
R57
R58
R59
R60
!i122 193
R61
R26
31
R27
R28
R29
!i113 0
R30
R31
R15
vtop
R17
R20
R33
R19
R21
R25
r1
!s85 0
!i10b 1
!s100 TO9SFZN_fkl^9lAZ>b=5;0
Imbe^;m_m]T98@6^0`879[2
R18
S1
R3
R22
R62
R24
!i122 193
L0 9 33
R26
31
R27
R28
R29
!i113 0
R30
R31
R15
