Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 23 20:55:56 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_top_timing_summary_routed.rpt -pb HDMI_top_timing_summary_routed.pb -rpx HDMI_top_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.856        0.000                      0                  154        0.098        0.000                      0                  154        1.500        0.000                       0                   131  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_100MHz                       {0.000 5.000}        10.000          100.000         
  PClk_design_1_clk_wiz_0_0      {0.000 20.000}       40.000          25.000          
  TMDS_Clk_design_1_clk_wiz_0_0  {0.000 2.000}        4.000           250.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                         3.000        0.000                       0                     1  
  PClk_design_1_clk_wiz_0_0           33.029        0.000                      0                  119        0.131        0.000                      0                  119       19.500        0.000                       0                    90  
  TMDS_Clk_design_1_clk_wiz_0_0        2.416        0.000                      0                   35        0.234        0.000                      0                   35        1.500        0.000                       0                    37  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PClk_design_1_clk_wiz_0_0      TMDS_Clk_design_1_clk_wiz_0_0        1.856        0.000                      0                   30        0.098        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PClk_design_1_clk_wiz_0_0
  To Clock:  PClk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.029ns  (required time - arrival time)
  Source:                 UUT1/Blue_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 1.495ns (21.723%)  route 5.387ns (78.277%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 38.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    -1.376    UUT1/PClk_0
    SLICE_X106Y143       FDSE                                         r  UUT1/Blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y143       FDSE (Prop_fdse_C_Q)         0.313    -1.063 r  UUT1/Blue_reg[6]/Q
                         net (fo=12, routed)          1.300     0.237    UUT1/Blue[6]
    SLICE_X108Y143       LUT6 (Prop_lut6_I3_O)        0.211     0.448 r  UUT1/dout[8]_i_4/O
                         net (fo=1, routed)           0.343     0.791    UUT1/dout[8]_i_4_n_0
    SLICE_X108Y142       LUT6 (Prop_lut6_I1_O)        0.097     0.888 r  UUT1/dout[8]_i_2__1/O
                         net (fo=20, routed)          0.731     1.619    UUT1/dout[8]_i_2__1_n_0
    SLICE_X107Y141       LUT6 (Prop_lut6_I1_O)        0.097     1.716 f  UUT1/balance_acc[3]_i_14__1/O
                         net (fo=3, routed)           0.605     2.320    UUT1/balance_acc[3]_i_14__1_n_0
    SLICE_X108Y141       LUT6 (Prop_lut6_I3_O)        0.097     2.417 r  UUT1/balance_acc[3]_i_10__1/O
                         net (fo=3, routed)           0.417     2.834    UUT2/TMDS_CH2/dout[9]_i_2__1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.097     2.931 r  UUT2/TMDS_CH2/balance_acc[0]_i_4__0/O
                         net (fo=8, routed)           0.624     3.555    UUT1/balance_acc_reg[0]
    SLICE_X109Y141       LUT3 (Prop_lut3_I2_O)        0.097     3.652 r  UUT1/dout[9]_i_2__1/O
                         net (fo=14, routed)          0.810     4.462    UUT1/dout[9]_i_2__1_n_0
    SLICE_X109Y141       LUT3 (Prop_lut3_I1_O)        0.239     4.701 r  UUT1/balance_acc[3]_i_3__1/O
                         net (fo=1, routed)           0.558     5.259    UUT1/balance_acc[3]_i_3__1_n_0
    SLICE_X111Y141       LUT5 (Prop_lut5_I3_O)        0.247     5.506 r  UUT1/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.506    UUT2/TMDS_CH2/balance_acc_reg[3]_2[3]
    SLICE_X111Y141       FDCE                                         r  UUT2/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.415    38.997    UUT2/TMDS_CH2/CLK
    SLICE_X111Y141       FDCE                                         r  UUT2/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism             -0.433    38.564    
                         clock uncertainty           -0.059    38.505    
    SLICE_X111Y141       FDCE (Setup_fdce_C_D)        0.030    38.535    UUT2/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.535    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                 33.029    

Slack (MET) :             33.317ns  (required time - arrival time)
  Source:                 UUT1/Blue_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH2/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.596ns  (logic 1.491ns (22.604%)  route 5.105ns (77.396%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 38.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    -1.376    UUT1/PClk_0
    SLICE_X106Y143       FDSE                                         r  UUT1/Blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y143       FDSE (Prop_fdse_C_Q)         0.313    -1.063 r  UUT1/Blue_reg[6]/Q
                         net (fo=12, routed)          1.300     0.237    UUT1/Blue[6]
    SLICE_X108Y143       LUT6 (Prop_lut6_I3_O)        0.211     0.448 r  UUT1/dout[8]_i_4/O
                         net (fo=1, routed)           0.343     0.791    UUT1/dout[8]_i_4_n_0
    SLICE_X108Y142       LUT6 (Prop_lut6_I1_O)        0.097     0.888 r  UUT1/dout[8]_i_2__1/O
                         net (fo=20, routed)          0.731     1.619    UUT1/dout[8]_i_2__1_n_0
    SLICE_X107Y141       LUT6 (Prop_lut6_I1_O)        0.097     1.716 f  UUT1/balance_acc[3]_i_14__1/O
                         net (fo=3, routed)           0.605     2.320    UUT1/balance_acc[3]_i_14__1_n_0
    SLICE_X108Y141       LUT6 (Prop_lut6_I3_O)        0.097     2.417 r  UUT1/balance_acc[3]_i_10__1/O
                         net (fo=3, routed)           0.417     2.834    UUT2/TMDS_CH2/dout[9]_i_2__1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.097     2.931 r  UUT2/TMDS_CH2/balance_acc[0]_i_4__0/O
                         net (fo=8, routed)           0.624     3.555    UUT1/balance_acc_reg[0]
    SLICE_X109Y141       LUT3 (Prop_lut3_I2_O)        0.097     3.652 r  UUT1/dout[9]_i_2__1/O
                         net (fo=14, routed)          0.765     4.417    UUT1/dout[9]_i_2__1_n_0
    SLICE_X110Y140       LUT3 (Prop_lut3_I2_O)        0.243     4.660 r  UUT1/balance_acc[2]_i_2__1/O
                         net (fo=2, routed)           0.321     4.981    UUT1/balance_acc[2]_i_2__1_n_0
    SLICE_X110Y140       LUT4 (Prop_lut4_I3_O)        0.239     5.220 r  UUT1/balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.220    UUT2/TMDS_CH2/balance_acc_reg[3]_2[1]
    SLICE_X110Y140       FDCE                                         r  UUT2/TMDS_CH2/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.415    38.997    UUT2/TMDS_CH2/CLK
    SLICE_X110Y140       FDCE                                         r  UUT2/TMDS_CH2/balance_acc_reg[1]/C
                         clock pessimism             -0.433    38.564    
                         clock uncertainty           -0.059    38.505    
    SLICE_X110Y140       FDCE (Setup_fdce_C_D)        0.032    38.537    UUT2/TMDS_CH2/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                 33.317    

Slack (MET) :             33.322ns  (required time - arrival time)
  Source:                 UUT1/Blue_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH2/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.491ns (22.619%)  route 5.101ns (77.381%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 38.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    -1.376    UUT1/PClk_0
    SLICE_X106Y143       FDSE                                         r  UUT1/Blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y143       FDSE (Prop_fdse_C_Q)         0.313    -1.063 r  UUT1/Blue_reg[6]/Q
                         net (fo=12, routed)          1.300     0.237    UUT1/Blue[6]
    SLICE_X108Y143       LUT6 (Prop_lut6_I3_O)        0.211     0.448 r  UUT1/dout[8]_i_4/O
                         net (fo=1, routed)           0.343     0.791    UUT1/dout[8]_i_4_n_0
    SLICE_X108Y142       LUT6 (Prop_lut6_I1_O)        0.097     0.888 r  UUT1/dout[8]_i_2__1/O
                         net (fo=20, routed)          0.731     1.619    UUT1/dout[8]_i_2__1_n_0
    SLICE_X107Y141       LUT6 (Prop_lut6_I1_O)        0.097     1.716 f  UUT1/balance_acc[3]_i_14__1/O
                         net (fo=3, routed)           0.605     2.320    UUT1/balance_acc[3]_i_14__1_n_0
    SLICE_X108Y141       LUT6 (Prop_lut6_I3_O)        0.097     2.417 r  UUT1/balance_acc[3]_i_10__1/O
                         net (fo=3, routed)           0.417     2.834    UUT2/TMDS_CH2/dout[9]_i_2__1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.097     2.931 r  UUT2/TMDS_CH2/balance_acc[0]_i_4__0/O
                         net (fo=8, routed)           0.624     3.555    UUT1/balance_acc_reg[0]
    SLICE_X109Y141       LUT3 (Prop_lut3_I2_O)        0.097     3.652 r  UUT1/dout[9]_i_2__1/O
                         net (fo=14, routed)          0.765     4.417    UUT1/dout[9]_i_2__1_n_0
    SLICE_X110Y140       LUT3 (Prop_lut3_I2_O)        0.243     4.660 r  UUT1/balance_acc[2]_i_2__1/O
                         net (fo=2, routed)           0.317     4.977    UUT1/balance_acc[2]_i_2__1_n_0
    SLICE_X110Y140       LUT6 (Prop_lut6_I1_O)        0.239     5.216 r  UUT1/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     5.216    UUT2/TMDS_CH2/balance_acc_reg[3]_2[2]
    SLICE_X110Y140       FDCE                                         r  UUT2/TMDS_CH2/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.415    38.997    UUT2/TMDS_CH2/CLK
    SLICE_X110Y140       FDCE                                         r  UUT2/TMDS_CH2/balance_acc_reg[2]/C
                         clock pessimism             -0.433    38.564    
                         clock uncertainty           -0.059    38.505    
    SLICE_X110Y140       FDCE (Setup_fdce_C_D)        0.032    38.537    UUT2/TMDS_CH2/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.537    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                 33.322    

Slack (MET) :             33.699ns  (required time - arrival time)
  Source:                 UUT1/Green_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH1/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 1.681ns (27.057%)  route 4.532ns (72.943%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 38.998 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    -1.375    UUT1/PClk_0
    SLICE_X106Y144       FDSE                                         r  UUT1/Green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y144       FDSE (Prop_fdse_C_Q)         0.313    -1.062 r  UUT1/Green_reg[5]/Q
                         net (fo=10, routed)          0.810    -0.252    UUT1/Green[5]
    SLICE_X109Y143       LUT3 (Prop_lut3_I1_O)        0.231    -0.021 r  UUT1/dout[8]_i_5/O
                         net (fo=1, routed)           0.592     0.570    UUT1/dout[8]_i_5_n_0
    SLICE_X108Y143       LUT6 (Prop_lut6_I4_O)        0.247     0.817 r  UUT1/dout[8]_i_2__0/O
                         net (fo=19, routed)          0.583     1.400    UUT1/dout[8]_i_2__0_n_0
    SLICE_X111Y144       LUT3 (Prop_lut3_I2_O)        0.097     1.497 f  UUT1/balance_acc[3]_i_18__0/O
                         net (fo=6, routed)           0.422     1.919    UUT1/balance_acc[3]_i_18__0_n_0
    SLICE_X110Y143       LUT5 (Prop_lut5_I1_O)        0.113     2.032 r  UUT1/balance_acc[3]_i_17/O
                         net (fo=4, routed)           0.425     2.457    UUT1/balance_acc[3]_i_17_n_0
    SLICE_X110Y144       LUT6 (Prop_lut6_I2_O)        0.239     2.696 r  UUT1/balance_acc[0]_i_4/O
                         net (fo=9, routed)           0.523     3.219    UUT1/balance_acc[0]_i_4_n_0
    SLICE_X111Y144       LUT3 (Prop_lut3_I1_O)        0.097     3.316 r  UUT1/dout[9]_i_2__0/O
                         net (fo=15, routed)          0.783     4.100    UUT1/dout[9]_i_2__0_n_0
    SLICE_X112Y144       LUT3 (Prop_lut3_I2_O)        0.247     4.347 r  UUT1/balance_acc[2]_i_3__0/O
                         net (fo=2, routed)           0.394     4.741    UUT1/balance_acc[2]_i_3__0_n_0
    SLICE_X110Y142       LUT6 (Prop_lut6_I5_O)        0.097     4.838 r  UUT1/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     4.838    UUT2/TMDS_CH1/balance_acc_reg[3]_1[2]
    SLICE_X110Y142       FDCE                                         r  UUT2/TMDS_CH1/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.416    38.998    UUT2/TMDS_CH1/CLK
    SLICE_X110Y142       FDCE                                         r  UUT2/TMDS_CH1/balance_acc_reg[2]/C
                         clock pessimism             -0.433    38.565    
                         clock uncertainty           -0.059    38.506    
    SLICE_X110Y142       FDCE (Setup_fdce_C_D)        0.030    38.536    UUT2/TMDS_CH1/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                          -4.838    
  -------------------------------------------------------------------
                         slack                                 33.699    

Slack (MET) :             33.718ns  (required time - arrival time)
  Source:                 UUT1/Green_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH1/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.193ns  (logic 1.531ns (24.721%)  route 4.662ns (75.279%))
  Logic Levels:           8  (LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 38.998 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    -1.375    UUT1/PClk_0
    SLICE_X106Y144       FDSE                                         r  UUT1/Green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y144       FDSE (Prop_fdse_C_Q)         0.313    -1.062 r  UUT1/Green_reg[5]/Q
                         net (fo=10, routed)          0.810    -0.252    UUT1/Green[5]
    SLICE_X109Y143       LUT3 (Prop_lut3_I1_O)        0.231    -0.021 r  UUT1/dout[8]_i_5/O
                         net (fo=1, routed)           0.592     0.570    UUT1/dout[8]_i_5_n_0
    SLICE_X108Y143       LUT6 (Prop_lut6_I4_O)        0.247     0.817 r  UUT1/dout[8]_i_2__0/O
                         net (fo=19, routed)          0.583     1.400    UUT1/dout[8]_i_2__0_n_0
    SLICE_X111Y144       LUT3 (Prop_lut3_I2_O)        0.097     1.497 f  UUT1/balance_acc[3]_i_18__0/O
                         net (fo=6, routed)           0.422     1.919    UUT1/balance_acc[3]_i_18__0_n_0
    SLICE_X110Y143       LUT5 (Prop_lut5_I1_O)        0.113     2.032 r  UUT1/balance_acc[3]_i_17/O
                         net (fo=4, routed)           0.425     2.457    UUT1/balance_acc[3]_i_17_n_0
    SLICE_X110Y144       LUT6 (Prop_lut6_I2_O)        0.239     2.696 r  UUT1/balance_acc[0]_i_4/O
                         net (fo=9, routed)           0.636     3.332    UUT1/balance_acc[0]_i_4_n_0
    SLICE_X111Y143       LUT6 (Prop_lut6_I2_O)        0.097     3.429 r  UUT1/balance_acc[3]_i_10__0/O
                         net (fo=1, routed)           0.489     3.918    UUT1/balance_acc[3]_i_10__0_n_0
    SLICE_X111Y143       LUT6 (Prop_lut6_I0_O)        0.097     4.015 r  UUT1/balance_acc[3]_i_4__0/O
                         net (fo=2, routed)           0.706     4.721    UUT1/balance_acc[3]_i_4__0_n_0
    SLICE_X110Y144       LUT6 (Prop_lut6_I3_O)        0.097     4.818 r  UUT1/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     4.818    UUT2/TMDS_CH1/balance_acc_reg[3]_1[3]
    SLICE_X110Y144       FDCE                                         r  UUT2/TMDS_CH1/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.416    38.998    UUT2/TMDS_CH1/CLK
    SLICE_X110Y144       FDCE                                         r  UUT2/TMDS_CH1/balance_acc_reg[3]/C
                         clock pessimism             -0.433    38.565    
                         clock uncertainty           -0.059    38.506    
    SLICE_X110Y144       FDCE (Setup_fdce_C_D)        0.030    38.536    UUT2/TMDS_CH1/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                 33.718    

Slack (MET) :             33.798ns  (required time - arrival time)
  Source:                 UUT1/Green_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH1/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 1.681ns (27.495%)  route 4.433ns (72.505%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 38.998 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    -1.375    UUT1/PClk_0
    SLICE_X106Y144       FDSE                                         r  UUT1/Green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y144       FDSE (Prop_fdse_C_Q)         0.313    -1.062 r  UUT1/Green_reg[5]/Q
                         net (fo=10, routed)          0.810    -0.252    UUT1/Green[5]
    SLICE_X109Y143       LUT3 (Prop_lut3_I1_O)        0.231    -0.021 r  UUT1/dout[8]_i_5/O
                         net (fo=1, routed)           0.592     0.570    UUT1/dout[8]_i_5_n_0
    SLICE_X108Y143       LUT6 (Prop_lut6_I4_O)        0.247     0.817 r  UUT1/dout[8]_i_2__0/O
                         net (fo=19, routed)          0.583     1.400    UUT1/dout[8]_i_2__0_n_0
    SLICE_X111Y144       LUT3 (Prop_lut3_I2_O)        0.097     1.497 f  UUT1/balance_acc[3]_i_18__0/O
                         net (fo=6, routed)           0.422     1.919    UUT1/balance_acc[3]_i_18__0_n_0
    SLICE_X110Y143       LUT5 (Prop_lut5_I1_O)        0.113     2.032 r  UUT1/balance_acc[3]_i_17/O
                         net (fo=4, routed)           0.425     2.457    UUT1/balance_acc[3]_i_17_n_0
    SLICE_X110Y144       LUT6 (Prop_lut6_I2_O)        0.239     2.696 r  UUT1/balance_acc[0]_i_4/O
                         net (fo=9, routed)           0.523     3.219    UUT1/balance_acc[0]_i_4_n_0
    SLICE_X111Y144       LUT3 (Prop_lut3_I1_O)        0.097     3.316 r  UUT1/dout[9]_i_2__0/O
                         net (fo=15, routed)          0.783     4.100    UUT1/dout[9]_i_2__0_n_0
    SLICE_X112Y144       LUT3 (Prop_lut3_I2_O)        0.247     4.347 r  UUT1/balance_acc[2]_i_3__0/O
                         net (fo=2, routed)           0.295     4.642    UUT1/balance_acc[2]_i_3__0_n_0
    SLICE_X110Y145       LUT4 (Prop_lut4_I3_O)        0.097     4.739 r  UUT1/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.739    UUT2/TMDS_CH1/balance_acc_reg[3]_1[1]
    SLICE_X110Y145       FDCE                                         r  UUT2/TMDS_CH1/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.416    38.998    UUT2/TMDS_CH1/CLK
    SLICE_X110Y145       FDCE                                         r  UUT2/TMDS_CH1/balance_acc_reg[1]/C
                         clock pessimism             -0.433    38.565    
                         clock uncertainty           -0.059    38.506    
    SLICE_X110Y145       FDCE (Setup_fdce_C_D)        0.030    38.536    UUT2/TMDS_CH1/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                          -4.739    
  -------------------------------------------------------------------
                         slack                                 33.798    

Slack (MET) :             33.868ns  (required time - arrival time)
  Source:                 UUT1/Red_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.084ns  (logic 1.408ns (23.144%)  route 4.676ns (76.856%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 38.939 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.434ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.517    -1.434    UUT1/PClk_0
    SLICE_X104Y144       FDSE                                         r  UUT1/Red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y144       FDSE (Prop_fdse_C_Q)         0.361    -1.073 r  UUT1/Red_reg[6]/Q
                         net (fo=6, routed)           0.568    -0.505    UUT1/Red[6]
    SLICE_X103Y143       LUT3 (Prop_lut3_I2_O)        0.218    -0.287 r  UUT1/dout[8]_i_3/O
                         net (fo=1, routed)           0.372     0.085    UUT1/dout[8]_i_3_n_0
    SLICE_X102Y143       LUT6 (Prop_lut6_I3_O)        0.247     0.332 r  UUT1/dout[8]_i_2/O
                         net (fo=13, routed)          0.526     0.857    UUT1/dout[8]_i_2_n_0
    SLICE_X104Y142       LUT6 (Prop_lut6_I4_O)        0.097     0.954 f  UUT1/balance_acc[3]_i_15/O
                         net (fo=5, routed)           0.622     1.576    UUT1/balance_acc[3]_i_15_n_0
    SLICE_X104Y143       LUT6 (Prop_lut6_I0_O)        0.097     1.673 r  UUT1/dout[1]_i_4/O
                         net (fo=1, routed)           0.462     2.134    UUT1/dout[1]_i_4_n_0
    SLICE_X103Y143       LUT6 (Prop_lut6_I2_O)        0.097     2.231 r  UUT1/dout[1]_i_2/O
                         net (fo=8, routed)           0.917     3.149    UUT1/dout[1]_i_2_n_0
    SLICE_X102Y144       LUT5 (Prop_lut5_I0_O)        0.097     3.246 r  UUT1/balance_acc[3]_i_5__0/O
                         net (fo=1, routed)           0.494     3.740    UUT1/balance_acc[3]_i_5__0_n_0
    SLICE_X102Y144       LUT6 (Prop_lut6_I0_O)        0.097     3.837 r  UUT1/balance_acc[3]_i_2/O
                         net (fo=2, routed)           0.716     4.552    UUT1/balance_acc[3]_i_2_n_0
    SLICE_X102Y145       LUT5 (Prop_lut5_I1_O)        0.097     4.649 r  UUT1/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000     4.649    UUT2/TMDS_CH0/D[3]
    SLICE_X102Y145       FDCE                                         r  UUT2/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.357    38.939    UUT2/TMDS_CH0/CLK
    SLICE_X102Y145       FDCE                                         r  UUT2/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism             -0.433    38.506    
                         clock uncertainty           -0.059    38.447    
    SLICE_X102Y145       FDCE (Setup_fdce_C_D)        0.070    38.517    UUT2/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         38.517    
                         arrival time                          -4.649    
  -------------------------------------------------------------------
                         slack                                 33.868    

Slack (MET) :             33.908ns  (required time - arrival time)
  Source:                 UUT1/Blue_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH2/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.007ns  (logic 1.248ns (20.775%)  route 4.759ns (79.225%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 38.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    -1.376    UUT1/PClk_0
    SLICE_X106Y143       FDSE                                         r  UUT1/Blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y143       FDSE (Prop_fdse_C_Q)         0.313    -1.063 r  UUT1/Blue_reg[6]/Q
                         net (fo=12, routed)          1.300     0.237    UUT1/Blue[6]
    SLICE_X108Y143       LUT6 (Prop_lut6_I3_O)        0.211     0.448 r  UUT1/dout[8]_i_4/O
                         net (fo=1, routed)           0.343     0.791    UUT1/dout[8]_i_4_n_0
    SLICE_X108Y142       LUT6 (Prop_lut6_I1_O)        0.097     0.888 r  UUT1/dout[8]_i_2__1/O
                         net (fo=20, routed)          0.731     1.619    UUT1/dout[8]_i_2__1_n_0
    SLICE_X107Y141       LUT6 (Prop_lut6_I1_O)        0.097     1.716 f  UUT1/balance_acc[3]_i_14__1/O
                         net (fo=3, routed)           0.605     2.320    UUT1/balance_acc[3]_i_14__1_n_0
    SLICE_X108Y141       LUT6 (Prop_lut6_I3_O)        0.097     2.417 r  UUT1/balance_acc[3]_i_10__1/O
                         net (fo=3, routed)           0.417     2.834    UUT2/TMDS_CH2/dout[9]_i_2__1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.097     2.931 r  UUT2/TMDS_CH2/balance_acc[0]_i_4__0/O
                         net (fo=8, routed)           0.624     3.555    UUT1/balance_acc_reg[0]
    SLICE_X109Y141       LUT3 (Prop_lut3_I2_O)        0.097     3.652 r  UUT1/dout[9]_i_2__1/O
                         net (fo=14, routed)          0.380     4.032    UUT1/dout[9]_i_2__1_n_0
    SLICE_X109Y142       LUT5 (Prop_lut5_I0_O)        0.239     4.271 r  UUT1/dout[2]_i_1__1/O
                         net (fo=1, routed)           0.360     4.631    UUT2/TMDS_CH2/dout_reg[9]_1[2]
    SLICE_X108Y142       FDCE                                         r  UUT2/TMDS_CH2/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.415    38.997    UUT2/TMDS_CH2/CLK
    SLICE_X108Y142       FDCE                                         r  UUT2/TMDS_CH2/dout_reg[2]/C
                         clock pessimism             -0.398    38.599    
                         clock uncertainty           -0.059    38.540    
    SLICE_X108Y142       FDCE (Setup_fdce_C_D)       -0.001    38.539    UUT2/TMDS_CH2/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                 33.908    

Slack (MET) :             33.935ns  (required time - arrival time)
  Source:                 UUT1/Green_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH1/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 1.600ns (27.504%)  route 4.217ns (72.496%))
  Logic Levels:           7  (LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 38.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    -1.375    UUT1/PClk_0
    SLICE_X106Y144       FDSE                                         r  UUT1/Green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y144       FDSE (Prop_fdse_C_Q)         0.313    -1.062 r  UUT1/Green_reg[5]/Q
                         net (fo=10, routed)          0.810    -0.252    UUT1/Green[5]
    SLICE_X109Y143       LUT3 (Prop_lut3_I1_O)        0.231    -0.021 r  UUT1/dout[8]_i_5/O
                         net (fo=1, routed)           0.592     0.570    UUT1/dout[8]_i_5_n_0
    SLICE_X108Y143       LUT6 (Prop_lut6_I4_O)        0.247     0.817 r  UUT1/dout[8]_i_2__0/O
                         net (fo=19, routed)          0.583     1.400    UUT1/dout[8]_i_2__0_n_0
    SLICE_X111Y144       LUT3 (Prop_lut3_I2_O)        0.097     1.497 f  UUT1/balance_acc[3]_i_18__0/O
                         net (fo=6, routed)           0.422     1.919    UUT1/balance_acc[3]_i_18__0_n_0
    SLICE_X110Y143       LUT5 (Prop_lut5_I1_O)        0.113     2.032 r  UUT1/balance_acc[3]_i_17/O
                         net (fo=4, routed)           0.425     2.457    UUT1/balance_acc[3]_i_17_n_0
    SLICE_X110Y144       LUT6 (Prop_lut6_I2_O)        0.239     2.696 r  UUT1/balance_acc[0]_i_4/O
                         net (fo=9, routed)           0.523     3.219    UUT1/balance_acc[0]_i_4_n_0
    SLICE_X111Y144       LUT3 (Prop_lut3_I1_O)        0.097     3.316 r  UUT1/dout[9]_i_2__0/O
                         net (fo=15, routed)          0.639     3.956    UUT1/dout[9]_i_2__0_n_0
    SLICE_X108Y144       LUT5 (Prop_lut5_I0_O)        0.263     4.219 r  UUT1/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.223     4.442    UUT2/TMDS_CH1/dout_reg[9]_1[2]
    SLICE_X108Y144       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.415    38.997    UUT2/TMDS_CH1/CLK
    SLICE_X108Y144       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[2]/C
                         clock pessimism             -0.398    38.599    
                         clock uncertainty           -0.059    38.540    
    SLICE_X108Y144       FDCE (Setup_fdce_C_D)       -0.163    38.377    UUT2/TMDS_CH1/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         38.377    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                 33.935    

Slack (MET) :             33.986ns  (required time - arrival time)
  Source:                 UUT1/Blue_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH2/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (PClk_design_1_clk_wiz_0_0 rise@40.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 1.248ns (20.931%)  route 4.715ns (79.069%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 38.997 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.376ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.575    -1.376    UUT1/PClk_0
    SLICE_X106Y143       FDSE                                         r  UUT1/Blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y143       FDSE (Prop_fdse_C_Q)         0.313    -1.063 r  UUT1/Blue_reg[6]/Q
                         net (fo=12, routed)          1.300     0.237    UUT1/Blue[6]
    SLICE_X108Y143       LUT6 (Prop_lut6_I3_O)        0.211     0.448 r  UUT1/dout[8]_i_4/O
                         net (fo=1, routed)           0.343     0.791    UUT1/dout[8]_i_4_n_0
    SLICE_X108Y142       LUT6 (Prop_lut6_I1_O)        0.097     0.888 r  UUT1/dout[8]_i_2__1/O
                         net (fo=20, routed)          0.731     1.619    UUT1/dout[8]_i_2__1_n_0
    SLICE_X107Y141       LUT6 (Prop_lut6_I1_O)        0.097     1.716 f  UUT1/balance_acc[3]_i_14__1/O
                         net (fo=3, routed)           0.605     2.320    UUT1/balance_acc[3]_i_14__1_n_0
    SLICE_X108Y141       LUT6 (Prop_lut6_I3_O)        0.097     2.417 r  UUT1/balance_acc[3]_i_10__1/O
                         net (fo=3, routed)           0.417     2.834    UUT2/TMDS_CH2/dout[9]_i_2__1
    SLICE_X110Y141       LUT2 (Prop_lut2_I1_O)        0.097     2.931 r  UUT2/TMDS_CH2/balance_acc[0]_i_4__0/O
                         net (fo=8, routed)           0.624     3.555    UUT1/balance_acc_reg[0]
    SLICE_X109Y141       LUT3 (Prop_lut3_I2_O)        0.097     3.652 r  UUT1/dout[9]_i_2__1/O
                         net (fo=14, routed)          0.695     4.347    UUT1/dout[9]_i_2__1_n_0
    SLICE_X109Y142       LUT3 (Prop_lut3_I1_O)        0.239     4.586 r  UUT1/dout[3]_i_1__1/O
                         net (fo=1, routed)           0.000     4.586    UUT2/TMDS_CH2/dout_reg[9]_1[3]
    SLICE_X109Y142       FDCE                                         r  UUT2/TMDS_CH2/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    40.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256    41.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928    42.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.216    35.968 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.541    37.510    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    37.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.415    38.997    UUT2/TMDS_CH2/CLK
    SLICE_X109Y142       FDCE                                         r  UUT2/TMDS_CH2/dout_reg[3]/C
                         clock pessimism             -0.398    38.599    
                         clock uncertainty           -0.059    38.540    
    SLICE_X109Y142       FDCE (Setup_fdce_C_D)        0.032    38.572    UUT2/TMDS_CH2/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                 33.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 UUT1/vsync_reg/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH0/dout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.726%)  route 0.086ns (31.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.690    -0.465    UUT1/PClk_0
    SLICE_X105Y145       FDCE                                         r  UUT1/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  UUT1/vsync_reg/Q
                         net (fo=1, routed)           0.086    -0.238    UUT1/ctrl[1]
    SLICE_X104Y145       LUT4 (Prop_lut4_I3_O)        0.048    -0.190 r  UUT1/dout[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    UUT2/TMDS_CH0/dout_reg[9]_1[9]
    SLICE_X104Y145       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.965    -0.229    UUT2/TMDS_CH0/CLK
    SLICE_X104Y145       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[9]/C
                         clock pessimism             -0.223    -0.452    
    SLICE_X104Y145       FDCE (Hold_fdce_C_D)         0.131    -0.321    UUT2/TMDS_CH0/dout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH2/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH2/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.171%)  route 0.128ns (40.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.717    -0.438    UUT2/TMDS_CH2/CLK
    SLICE_X110Y140       FDCE                                         r  UUT2/TMDS_CH2/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y140       FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  UUT2/TMDS_CH2/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.128    -0.169    UUT1/balance_acc_reg[3]_0[2]
    SLICE_X111Y141       LUT5 (Prop_lut5_I2_O)        0.045    -0.124 r  UUT1/balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.124    UUT2/TMDS_CH2/balance_acc_reg[3]_2[3]
    SLICE_X111Y141       FDCE                                         r  UUT2/TMDS_CH2/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.993    -0.201    UUT2/TMDS_CH2/CLK
    SLICE_X111Y141       FDCE                                         r  UUT2/TMDS_CH2/balance_acc_reg[3]/C
                         clock pessimism             -0.221    -0.422    
    SLICE_X111Y141       FDCE (Hold_fdce_C_D)         0.091    -0.331    UUT2/TMDS_CH2/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 UUT1/CounterX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterX_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.189ns (55.237%)  route 0.153ns (44.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.717    -0.438    UUT1/PClk_0
    SLICE_X109Y146       FDCE                                         r  UUT1/CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y146       FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  UUT1/CounterX_reg[3]/Q
                         net (fo=12, routed)          0.153    -0.144    UUT1/CounterX_reg_n_0_[3]
    SLICE_X106Y146       LUT5 (Prop_lut5_I1_O)        0.048    -0.096 r  UUT1/CounterX[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    UUT1/CounterX[4]_i_1_n_0
    SLICE_X106Y146       FDCE                                         r  UUT1/CounterX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.991    -0.203    UUT1/PClk_0
    SLICE_X106Y146       FDCE                                         r  UUT1/CounterX_reg[4]/C
                         clock pessimism             -0.219    -0.422    
    SLICE_X106Y146       FDCE (Hold_fdce_C_D)         0.105    -0.317    UUT1/CounterX_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UUT1/CounterY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.227ns (70.122%)  route 0.097ns (29.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.717    -0.438    UUT1/PClk_0
    SLICE_X107Y143       FDCE                                         r  UUT1/CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.128    -0.310 r  UUT1/CounterY_reg[2]/Q
                         net (fo=12, routed)          0.097    -0.213    UUT1/CounterY_reg_n_0_[2]
    SLICE_X107Y143       LUT6 (Prop_lut6_I1_O)        0.099    -0.114 r  UUT1/CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    UUT1/CounterY[5]_i_1_n_0
    SLICE_X107Y143       FDCE                                         r  UUT1/CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.991    -0.203    UUT1/PClk_0
    SLICE_X107Y143       FDCE                                         r  UUT1/CounterY_reg[5]/C
                         clock pessimism             -0.235    -0.438    
    SLICE_X107Y143       FDCE (Hold_fdce_C_D)         0.092    -0.346    UUT1/CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UUT1/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/activeArea_reg/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.880%)  route 0.134ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.717    -0.438    UUT1/PClk_0
    SLICE_X108Y146       FDCE                                         r  UUT1/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDCE (Prop_fdce_C_Q)         0.164    -0.274 f  UUT1/CounterX_reg[7]/Q
                         net (fo=11, routed)          0.134    -0.140    UUT1/p_1_in[2]
    SLICE_X106Y145       LUT5 (Prop_lut5_I1_O)        0.045    -0.095 r  UUT1/activeArea_i_1/O
                         net (fo=1, routed)           0.000    -0.095    UUT1/activeArea0
    SLICE_X106Y145       FDCE                                         r  UUT1/activeArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.991    -0.203    UUT1/PClk_0
    SLICE_X106Y145       FDCE                                         r  UUT1/activeArea_reg/C
                         clock pessimism             -0.219    -0.422    
    SLICE_X106Y145       FDCE (Hold_fdce_C_D)         0.091    -0.331    UUT1/activeArea_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH0/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH0/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.690    -0.465    UUT2/TMDS_CH0/CLK
    SLICE_X102Y145       FDCE                                         r  UUT2/TMDS_CH0/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  UUT2/TMDS_CH0/balance_acc_reg[2]/Q
                         net (fo=3, routed)           0.151    -0.150    UUT1/Q[2]
    SLICE_X102Y145       LUT5 (Prop_lut5_I2_O)        0.045    -0.105 r  UUT1/balance_acc[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.105    UUT2/TMDS_CH0/D[3]
    SLICE_X102Y145       FDCE                                         r  UUT2/TMDS_CH0/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.964    -0.230    UUT2/TMDS_CH0/CLK
    SLICE_X102Y145       FDCE                                         r  UUT2/TMDS_CH0/balance_acc_reg[3]/C
                         clock pessimism             -0.235    -0.465    
    SLICE_X102Y145       FDCE (Hold_fdce_C_D)         0.121    -0.344    UUT2/TMDS_CH0/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 UUT1/CounterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterY_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.263%)  route 0.163ns (46.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.717    -0.438    UUT1/PClk_0
    SLICE_X107Y143       FDCE                                         r  UUT1/CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y143       FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  UUT1/CounterY_reg[0]/Q
                         net (fo=11, routed)          0.163    -0.134    UUT1/CounterY_reg_n_0_[0]
    SLICE_X107Y145       LUT6 (Prop_lut6_I3_O)        0.045    -0.089 r  UUT1/CounterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    UUT1/CounterY[3]_i_1_n_0
    SLICE_X107Y145       FDCE                                         r  UUT1/CounterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.991    -0.203    UUT1/PClk_0
    SLICE_X107Y145       FDCE                                         r  UUT1/CounterY_reg[3]/C
                         clock pessimism             -0.219    -0.422    
    SLICE_X107Y145       FDCE (Hold_fdce_C_D)         0.091    -0.331    UUT1/CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 UUT1/CounterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.476%)  route 0.142ns (40.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.717    -0.438    UUT1/PClk_0
    SLICE_X108Y146       FDCE                                         r  UUT1/CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y146       FDCE (Prop_fdce_C_Q)         0.164    -0.274 r  UUT1/CounterX_reg[7]/Q
                         net (fo=11, routed)          0.142    -0.132    UUT1/p_1_in[2]
    SLICE_X106Y146       LUT6 (Prop_lut6_I2_O)        0.045    -0.087 r  UUT1/CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    UUT1/CounterX[5]_i_1_n_0
    SLICE_X106Y146       FDCE                                         r  UUT1/CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.991    -0.203    UUT1/PClk_0
    SLICE_X106Y146       FDCE                                         r  UUT1/CounterX_reg[5]/C
                         clock pessimism             -0.219    -0.422    
    SLICE_X106Y146       FDCE (Hold_fdce_C_D)         0.092    -0.330    UUT1/CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UUT1/activeArea_reg/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT2/TMDS_CH1/dout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.190ns (51.748%)  route 0.177ns (48.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.717    -0.438    UUT1/PClk_0
    SLICE_X106Y145       FDCE                                         r  UUT1/activeArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.297 f  UUT1/activeArea_reg/Q
                         net (fo=42, routed)          0.177    -0.120    UUT1/activeArea
    SLICE_X109Y144       LUT2 (Prop_lut2_I1_O)        0.049    -0.071 r  UUT1/dout[8]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.071    UUT2/TMDS_CH1/dout_reg[9]_1[8]
    SLICE_X109Y144       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.991    -0.203    UUT2/TMDS_CH1/CLK
    SLICE_X109Y144       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[8]/C
                         clock pessimism             -0.219    -0.422    
    SLICE_X109Y144       FDCE (Hold_fdce_C_D)         0.107    -0.315    UUT2/TMDS_CH1/dout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 UUT1/CounterX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT1/CounterX_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             PClk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PClk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.498%)  route 0.198ns (51.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.717    -0.438    UUT1/PClk_0
    SLICE_X106Y146       FDCE                                         r  UUT1/CounterX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y146       FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  UUT1/CounterX_reg[5]/Q
                         net (fo=12, routed)          0.198    -0.100    UUT1/p_1_in[0]
    SLICE_X108Y146       LUT3 (Prop_lut3_I2_O)        0.045    -0.055 r  UUT1/CounterX[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    UUT1/CounterX[6]_i_1_n_0
    SLICE_X108Y146       FDCE                                         r  UUT1/CounterX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.991    -0.203    UUT1/PClk_0
    SLICE_X108Y146       FDCE                                         r  UUT1/CounterX_reg[6]/C
                         clock pessimism             -0.219    -0.422    
    SLICE_X108Y146       FDCE (Hold_fdce_C_D)         0.121    -0.301    UUT1/CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PClk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X106Y142  UUT1/Blue_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X106Y143  UUT1/Blue_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X106Y143  UUT1/Blue_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X106Y143  UUT1/Blue_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X106Y143  UUT1/Blue_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X106Y143  UUT1/Blue_reg[5]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X106Y143  UUT1/Blue_reg[6]/C
Min Period        n/a     FDSE/C             n/a            1.000         40.000      39.000     SLICE_X106Y143  UUT1/Blue_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.000      19.500     SLICE_X105Y144  UUT1/Red_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X104Y144  UUT1/Red_reg[4]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X104Y144  UUT1/Red_reg[5]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X104Y144  UUT1/Red_reg[6]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X105Y145  UUT1/vsync_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X102Y145  UUT2/TMDS_CH0/balance_acc_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X102Y145  UUT2/TMDS_CH0/balance_acc_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X102Y145  UUT2/TMDS_CH0/balance_acc_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X102Y145  UUT2/TMDS_CH0/balance_acc_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X103Y143  UUT2/TMDS_CH0/dout_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X106Y142  UUT1/Blue_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X106Y143  UUT1/Blue_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X106Y143  UUT1/Blue_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X106Y143  UUT1/Blue_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X106Y143  UUT1/Blue_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X106Y143  UUT1/Blue_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X106Y143  UUT1/Blue_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         20.000      19.500     SLICE_X106Y143  UUT1/Blue_reg[7]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y146  UUT1/CounterX_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         20.000      19.500     SLICE_X108Y146  UUT1/CounterX_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  TMDS_Clk_design_1_clk_wiz_0_0
  To Clock:  TMDS_Clk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.416ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.524ns (35.234%)  route 0.963ns (64.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.963    -0.097    UUT3/shiftEnable
    SLICE_X104Y142       LUT3 (Prop_lut3_I1_O)        0.211     0.114 r  UUT3/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.114    UUT3/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[4]/C
                         clock pessimism             -0.433     2.506    
                         clock uncertainty           -0.047     2.459    
    SLICE_X104Y142       FDCE (Setup_fdce_C_D)        0.072     2.531    UUT3/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.531    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  2.416    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.524ns (36.239%)  route 0.922ns (63.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.922    -0.138    UUT3/shiftEnable
    SLICE_X103Y144       LUT3 (Prop_lut3_I1_O)        0.211     0.073 r  UUT3/SR_TMDS_Red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.073    UUT3/SR_TMDS_Red[6]_i_1_n_0
    SLICE_X103Y144       FDCE                                         r  UUT3/SR_TMDS_Red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X103Y144       FDCE                                         r  UUT3/SR_TMDS_Red_reg[6]/C
                         clock pessimism             -0.433     2.506    
                         clock uncertainty           -0.047     2.459    
    SLICE_X103Y144       FDCE (Setup_fdce_C_D)        0.032     2.491    UUT3/SR_TMDS_Red_reg[6]
  -------------------------------------------------------------------
                         required time                          2.491    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.433ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.541ns (36.980%)  route 0.922ns (63.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.922    -0.138    UUT3/shiftEnable
    SLICE_X103Y144       LUT3 (Prop_lut3_I1_O)        0.228     0.090 r  UUT3/SR_TMDS_Red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.090    UUT3/SR_TMDS_Red[7]_i_1_n_0
    SLICE_X103Y144       FDCE                                         r  UUT3/SR_TMDS_Red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X103Y144       FDCE                                         r  UUT3/SR_TMDS_Red_reg[7]/C
                         clock pessimism             -0.433     2.506    
                         clock uncertainty           -0.047     2.459    
    SLICE_X103Y144       FDCE (Setup_fdce_C_D)        0.064     2.523    UUT3/SR_TMDS_Red_reg[7]
  -------------------------------------------------------------------
                         required time                          2.523    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  2.433    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.488ns  (logic 0.525ns (35.277%)  route 0.963ns (64.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.963    -0.097    UUT3/shiftEnable
    SLICE_X104Y142       LUT3 (Prop_lut3_I1_O)        0.212     0.115 r  UUT3/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.115    UUT3/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[5]/C
                         clock pessimism             -0.433     2.506    
                         clock uncertainty           -0.047     2.459    
    SLICE_X104Y142       FDCE (Setup_fdce_C_D)        0.098     2.557    UUT3/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.557    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.419ns  (logic 0.524ns (36.915%)  route 0.895ns (63.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.895    -0.165    UUT3/shiftEnable
    SLICE_X103Y145       LUT3 (Prop_lut3_I1_O)        0.211     0.046 r  UUT3/SR_TMDS_Red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.046    UUT3/SR_TMDS_Red[8]_i_1_n_0
    SLICE_X103Y145       FDCE                                         r  UUT3/SR_TMDS_Red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X103Y145       FDCE                                         r  UUT3/SR_TMDS_Red_reg[8]/C
                         clock pessimism             -0.433     2.506    
                         clock uncertainty           -0.047     2.459    
    SLICE_X103Y145       FDCE (Setup_fdce_C_D)        0.030     2.489    UUT3/SR_TMDS_Red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.489    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.460ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.435ns  (logic 0.540ns (37.618%)  route 0.895ns (62.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.895    -0.165    UUT3/shiftEnable
    SLICE_X103Y145       LUT2 (Prop_lut2_I0_O)        0.227     0.062 r  UUT3/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.062    UUT3/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X103Y145       FDCE                                         r  UUT3/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X103Y145       FDCE                                         r  UUT3/SR_TMDS_Red_reg[9]/C
                         clock pessimism             -0.433     2.506    
                         clock uncertainty           -0.047     2.459    
    SLICE_X103Y145       FDCE (Setup_fdce_C_D)        0.064     2.523    UUT3/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.523    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.524ns (37.323%)  route 0.880ns (62.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.880    -0.180    UUT3/shiftEnable
    SLICE_X104Y142       LUT3 (Prop_lut3_I1_O)        0.211     0.031 r  UUT3/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.031    UUT3/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[2]/C
                         clock pessimism             -0.433     2.506    
                         clock uncertainty           -0.047     2.459    
    SLICE_X104Y142       FDCE (Setup_fdce_C_D)        0.069     2.528    UUT3/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.528    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 0.524ns (37.203%)  route 0.885ns (62.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 2.997 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.885    -0.176    UUT3/shiftEnable
    SLICE_X109Y145       LUT3 (Prop_lut3_I1_O)        0.211     0.035 r  UUT3/SR_TMDS_Green[6]_i_1/O
                         net (fo=1, routed)           0.000     0.035    UUT3/SR_TMDS_Green[6]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.415     2.997    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[6]/C
                         clock pessimism             -0.433     2.564    
                         clock uncertainty           -0.047     2.517    
    SLICE_X109Y145       FDCE (Setup_fdce_C_D)        0.032     2.549    UUT3/SR_TMDS_Green_reg[6]
  -------------------------------------------------------------------
                         required time                          2.549    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.523ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.407ns  (logic 0.527ns (37.456%)  route 0.880ns (62.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.880    -0.180    UUT3/shiftEnable
    SLICE_X104Y142       LUT3 (Prop_lut3_I1_O)        0.214     0.034 r  UUT3/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.034    UUT3/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[3]/C
                         clock pessimism             -0.433     2.506    
                         clock uncertainty           -0.047     2.459    
    SLICE_X104Y142       FDCE (Setup_fdce_C_D)        0.098     2.557    UUT3/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.557    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  2.523    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 UUT3/shiftEnable_reg/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.526ns (37.292%)  route 0.885ns (62.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 2.997 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.373ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.063ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.578    -1.373    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.060 r  UUT3/shiftEnable_reg/Q
                         net (fo=30, routed)          0.885    -0.176    UUT3/shiftEnable
    SLICE_X109Y145       LUT3 (Prop_lut3_I1_O)        0.213     0.037 r  UUT3/SR_TMDS_Green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.037    UUT3/SR_TMDS_Green[7]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.415     2.997    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[7]/C
                         clock pessimism             -0.433     2.564    
                         clock uncertainty           -0.047     2.517    
    SLICE_X109Y145       FDCE (Setup_fdce_C_D)        0.064     2.581    UUT3/SR_TMDS_Green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.581    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  2.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UUT3/SR_TMDS_Blue_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.665%)  route 0.158ns (46.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.438    UUT3/CLK
    SLICE_X109Y143       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y143       FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  UUT3/SR_TMDS_Blue_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.139    UUT3/SR_TMDS_Blue_reg_n_0_[2]
    SLICE_X109Y143       LUT3 (Prop_lut3_I2_O)        0.042    -0.097 r  UUT3/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    UUT3/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X109Y143       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.203    UUT3/CLK
    SLICE_X109Y143       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[1]/C
                         clock pessimism             -0.235    -0.438    
    SLICE_X109Y143       FDCE (Hold_fdce_C_D)         0.107    -0.331    UUT3/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 UUT3/SR_TMDS_Green_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.665%)  route 0.158ns (46.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.438    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y145       FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  UUT3/SR_TMDS_Green_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.139    UUT3/SR_TMDS_Green_reg_n_0_[8]
    SLICE_X109Y145       LUT3 (Prop_lut3_I2_O)        0.042    -0.097 r  UUT3/SR_TMDS_Green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    UUT3/SR_TMDS_Green[7]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.203    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[7]/C
                         clock pessimism             -0.235    -0.438    
    SLICE_X109Y145       FDCE (Hold_fdce_C_D)         0.107    -0.331    UUT3/SR_TMDS_Green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 UUT3/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.183ns (52.584%)  route 0.165ns (47.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.438    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  UUT3/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.165    -0.132    UUT3/TMDS_mod10[1]
    SLICE_X111Y142       LUT4 (Prop_lut4_I1_O)        0.042    -0.090 r  UUT3/TMDS_mod10[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.090    UUT3/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.993    -0.201    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[3]/C
                         clock pessimism             -0.237    -0.438    
    SLICE_X111Y142       FDCE (Hold_fdce_C_D)         0.107    -0.331    UUT3/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UUT3/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/shiftEnable_reg/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.184ns (52.420%)  route 0.167ns (47.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.438    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.297 f  UUT3/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.130    UUT3/TMDS_mod10[1]
    SLICE_X111Y142       LUT4 (Prop_lut4_I1_O)        0.043    -0.087 r  UUT3/shiftEnable0/O
                         net (fo=1, routed)           0.000    -0.087    UUT3/shiftEnable0_n_0
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.993    -0.201    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/shiftEnable_reg/C
                         clock pessimism             -0.237    -0.438    
    SLICE_X111Y142       FDCE (Hold_fdce_C_D)         0.107    -0.331    UUT3/shiftEnable_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 UUT3/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.989%)  route 0.165ns (47.011%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.438    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  UUT3/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.165    -0.132    UUT3/TMDS_mod10[1]
    SLICE_X111Y142       LUT4 (Prop_lut4_I1_O)        0.045    -0.087 r  UUT3/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    UUT3/TMDS_mod10[1]_i_1_n_0
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.993    -0.201    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[1]/C
                         clock pessimism             -0.237    -0.438    
    SLICE_X111Y142       FDCE (Hold_fdce_C_D)         0.091    -0.347    UUT3/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 UUT3/TMDS_mod10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.689%)  route 0.167ns (47.311%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.201ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.438    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.297 r  UUT3/TMDS_mod10_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.130    UUT3/TMDS_mod10[1]
    SLICE_X111Y142       LUT3 (Prop_lut3_I1_O)        0.045    -0.085 r  UUT3/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    UUT3/TMDS_mod10[2]_i_1_n_0
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.993    -0.201    UUT3/CLK
    SLICE_X111Y142       FDCE                                         r  UUT3/TMDS_mod10_reg[2]/C
                         clock pessimism             -0.237    -0.438    
    SLICE_X111Y142       FDCE (Hold_fdce_C_D)         0.092    -0.346    UUT3/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 UUT3/SR_TMDS_Red_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.246ns (63.074%)  route 0.144ns (36.926%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.689    -0.466    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y142       FDCE (Prop_fdce_C_Q)         0.148    -0.318 r  UUT3/SR_TMDS_Red_reg[3]/Q
                         net (fo=1, routed)           0.144    -0.174    UUT3/SR_TMDS_Red_reg_n_0_[3]
    SLICE_X104Y142       LUT3 (Prop_lut3_I2_O)        0.098    -0.076 r  UUT3/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.076    UUT3/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.964    -0.230    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[2]/C
                         clock pessimism             -0.236    -0.466    
    SLICE_X104Y142       FDCE (Hold_fdce_C_D)         0.120    -0.346    UUT3/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 UUT3/SR_TMDS_Red_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.226ns (61.891%)  route 0.139ns (38.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.716    -0.439    UUT3/CLK
    SLICE_X107Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y142       FDCE (Prop_fdce_C_Q)         0.128    -0.311 r  UUT3/SR_TMDS_Red_reg[1]/Q
                         net (fo=1, routed)           0.139    -0.172    UUT3/SR_TMDS_Red_reg_n_0_[1]
    SLICE_X107Y142       LUT3 (Prop_lut3_I2_O)        0.098    -0.074 r  UUT3/SR_TMDS_Red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    UUT3/SR_TMDS_Red[0]_i_1_n_0
    SLICE_X107Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.990    -0.204    UUT3/CLK
    SLICE_X107Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[0]/C
                         clock pessimism             -0.235    -0.439    
    SLICE_X107Y142       FDCE (Hold_fdce_C_D)         0.092    -0.347    UUT3/SR_TMDS_Red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 UUT3/SR_TMDS_Red_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.188ns (42.535%)  route 0.254ns (57.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.690    -0.465    UUT3/CLK
    SLICE_X103Y144       FDCE                                         r  UUT3/SR_TMDS_Red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y144       FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  UUT3/SR_TMDS_Red_reg[6]/Q
                         net (fo=1, routed)           0.254    -0.070    UUT3/SR_TMDS_Red_reg_n_0_[6]
    SLICE_X104Y142       LUT3 (Prop_lut3_I2_O)        0.047    -0.023 r  UUT3/SR_TMDS_Red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    UUT3/SR_TMDS_Red[5]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.964    -0.230    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[5]/C
                         clock pessimism             -0.199    -0.429    
    SLICE_X104Y142       FDCE (Hold_fdce_C_D)         0.131    -0.298    UUT3/SR_TMDS_Red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.298    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 UUT3/SR_TMDS_Green_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.227ns (61.946%)  route 0.139ns (38.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.717    -0.438    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y145       FDCE (Prop_fdce_C_Q)         0.128    -0.310 r  UUT3/SR_TMDS_Green_reg[3]/Q
                         net (fo=1, routed)           0.139    -0.171    UUT3/SR_TMDS_Green_reg_n_0_[3]
    SLICE_X109Y145       LUT3 (Prop_lut3_I2_O)        0.099    -0.072 r  UUT3/SR_TMDS_Green[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    UUT3/SR_TMDS_Green[2]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.203    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[2]/C
                         clock pessimism             -0.235    -0.438    
    SLICE_X109Y145       FDCE (Hold_fdce_C_D)         0.091    -0.347    UUT3/SR_TMDS_Green_reg[2]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TMDS_Clk_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         4.000       2.408      BUFGCTRL_X0Y17  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[6]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X109Y143  UUT3/SR_TMDS_Blue_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[4]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[4]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[5]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[6]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[7]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Blue_reg[9]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Red_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X107Y142  UUT3/SR_TMDS_Red_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X111Y142  UUT3/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X111Y142  UUT3/TMDS_mod10_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18  CLKGEN/design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PClk_design_1_clk_wiz_0_0
  To Clock:  TMDS_Clk_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.856ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH0/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.543ns (31.103%)  route 1.203ns (68.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.435ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.516    -1.435    UUT2/TMDS_CH0/CLK
    SLICE_X105Y142       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDCE (Prop_fdce_C_Q)         0.313    -1.122 r  UUT2/TMDS_CH0/dout_reg[3]/Q
                         net (fo=1, routed)           1.203     0.081    UUT3/SR_TMDS_Red_reg[9]_0[3]
    SLICE_X104Y142       LUT3 (Prop_lut3_I0_O)        0.230     0.311 r  UUT3/SR_TMDS_Red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.311    UUT3/SR_TMDS_Red[3]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[3]/C
                         clock pessimism             -0.692     2.248    
                         clock uncertainty           -0.179     2.069    
    SLICE_X104Y142       FDCE (Setup_fdce_C_D)        0.098     2.167    UUT3/SR_TMDS_Red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.167    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  1.856    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH1/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.490ns (29.403%)  route 1.177ns (70.597%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 2.997 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    -1.375    UUT2/TMDS_CH1/CLK
    SLICE_X108Y144       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y144       FDCE (Prop_fdce_C_Q)         0.393    -0.982 r  UUT2/TMDS_CH1/dout_reg[2]/Q
                         net (fo=1, routed)           1.177     0.194    UUT3/SR_TMDS_Green_reg[9]_0[2]
    SLICE_X109Y145       LUT3 (Prop_lut3_I0_O)        0.097     0.291 r  UUT3/SR_TMDS_Green[2]_i_1/O
                         net (fo=1, routed)           0.000     0.291    UUT3/SR_TMDS_Green[2]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.415     2.997    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[2]/C
                         clock pessimism             -0.692     2.306    
                         clock uncertainty           -0.179     2.127    
    SLICE_X109Y145       FDCE (Setup_fdce_C_D)        0.030     2.157    UUT3/SR_TMDS_Green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.157    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.872ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH1/dout_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.438ns (25.851%)  route 1.256ns (74.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 2.997 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    -1.375    UUT2/TMDS_CH1/CLK
    SLICE_X109Y144       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDCE (Prop_fdce_C_Q)         0.341    -1.034 r  UUT2/TMDS_CH1/dout_reg[5]/Q
                         net (fo=1, routed)           1.256     0.222    UUT3/SR_TMDS_Green_reg[9]_0[5]
    SLICE_X109Y145       LUT3 (Prop_lut3_I0_O)        0.097     0.319 r  UUT3/SR_TMDS_Green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.319    UUT3/SR_TMDS_Green[5]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.415     2.997    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[5]/C
                         clock pessimism             -0.692     2.306    
                         clock uncertainty           -0.179     2.127    
    SLICE_X109Y145       FDCE (Setup_fdce_C_D)        0.064     2.191    UUT3/SR_TMDS_Green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.191    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  1.872    

Slack (MET) :             1.883ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH0/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.685ns  (logic 0.436ns (25.869%)  route 1.249ns (74.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 2.997 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.377ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.574    -1.377    UUT2/TMDS_CH0/CLK
    SLICE_X106Y141       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDCE (Prop_fdce_C_Q)         0.341    -1.036 r  UUT2/TMDS_CH0/dout_reg[1]/Q
                         net (fo=1, routed)           1.249     0.213    UUT3/SR_TMDS_Red_reg[9]_0[1]
    SLICE_X107Y142       LUT3 (Prop_lut3_I0_O)        0.095     0.308 r  UUT3/SR_TMDS_Red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    UUT3/SR_TMDS_Red[1]_i_1_n_0
    SLICE_X107Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.415     2.997    UUT3/CLK
    SLICE_X107Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[1]/C
                         clock pessimism             -0.692     2.306    
                         clock uncertainty           -0.179     2.127    
    SLICE_X107Y142       FDCE (Setup_fdce_C_D)        0.064     2.191    UUT3/SR_TMDS_Red_reg[1]
  -------------------------------------------------------------------
                         required time                          2.191    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH0/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.574ns (36.131%)  route 1.015ns (63.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.434ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.517    -1.434    UUT2/TMDS_CH0/CLK
    SLICE_X104Y145       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y145       FDCE (Prop_fdce_C_Q)         0.361    -1.073 r  UUT2/TMDS_CH0/dout_reg[9]/Q
                         net (fo=1, routed)           1.015    -0.058    UUT3/SR_TMDS_Red_reg[9]_0[9]
    SLICE_X103Y145       LUT2 (Prop_lut2_I1_O)        0.213     0.155 r  UUT3/SR_TMDS_Red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.155    UUT3/SR_TMDS_Red[9]_i_1_n_0
    SLICE_X103Y145       FDCE                                         r  UUT3/SR_TMDS_Red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X103Y145       FDCE                                         r  UUT3/SR_TMDS_Red_reg[9]/C
                         clock pessimism             -0.692     2.248    
                         clock uncertainty           -0.179     2.069    
    SLICE_X103Y145       FDCE (Setup_fdce_C_D)        0.064     2.133    UUT3/SR_TMDS_Red_reg[9]
  -------------------------------------------------------------------
                         required time                          2.133    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH1/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.579ns  (logic 0.452ns (28.631%)  route 1.127ns (71.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 2.997 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    -1.375    UUT2/TMDS_CH1/CLK
    SLICE_X109Y144       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDCE (Prop_fdce_C_Q)         0.341    -1.034 r  UUT2/TMDS_CH1/dout_reg[3]/Q
                         net (fo=1, routed)           1.127     0.093    UUT3/SR_TMDS_Green_reg[9]_0[3]
    SLICE_X109Y145       LUT3 (Prop_lut3_I0_O)        0.111     0.204 r  UUT3/SR_TMDS_Green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.204    UUT3/SR_TMDS_Green[3]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.415     2.997    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[3]/C
                         clock pessimism             -0.692     2.306    
                         clock uncertainty           -0.179     2.127    
    SLICE_X109Y145       FDCE (Setup_fdce_C_D)        0.064     2.191    UUT3/SR_TMDS_Green_reg[3]
  -------------------------------------------------------------------
                         required time                          2.191    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH1/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.541ns (34.762%)  route 1.015ns (65.238%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 2.997 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.372ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.579    -1.372    UUT2/TMDS_CH1/CLK
    SLICE_X110Y145       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDCE (Prop_fdce_C_Q)         0.313    -1.059 r  UUT2/TMDS_CH1/dout_reg[9]/Q
                         net (fo=1, routed)           1.015    -0.044    UUT3/SR_TMDS_Green_reg[9]_0[9]
    SLICE_X109Y145       LUT2 (Prop_lut2_I1_O)        0.228     0.184 r  UUT3/SR_TMDS_Green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.184    UUT3/SR_TMDS_Green[9]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.415     2.997    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[9]/C
                         clock pessimism             -0.692     2.306    
                         clock uncertainty           -0.179     2.127    
    SLICE_X109Y145       FDCE (Setup_fdce_C_D)        0.064     2.191    UUT3/SR_TMDS_Green_reg[9]
  -------------------------------------------------------------------
                         required time                          2.191    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH0/dout_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.563ns (37.190%)  route 0.951ns (62.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.434ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.517    -1.434    UUT2/TMDS_CH0/CLK
    SLICE_X102Y145       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y145       FDCE (Prop_fdce_C_Q)         0.361    -1.073 r  UUT2/TMDS_CH0/dout_reg[8]/Q
                         net (fo=1, routed)           0.951    -0.122    UUT3/SR_TMDS_Red_reg[9]_0[8]
    SLICE_X103Y145       LUT3 (Prop_lut3_I0_O)        0.202     0.080 r  UUT3/SR_TMDS_Red[8]_i_1/O
                         net (fo=1, routed)           0.000     0.080    UUT3/SR_TMDS_Red[8]_i_1_n_0
    SLICE_X103Y145       FDCE                                         r  UUT3/SR_TMDS_Red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X103Y145       FDCE                                         r  UUT3/SR_TMDS_Red_reg[8]/C
                         clock pessimism             -0.692     2.248    
                         clock uncertainty           -0.179     2.069    
    SLICE_X103Y145       FDCE (Setup_fdce_C_D)        0.030     2.099    UUT3/SR_TMDS_Red_reg[8]
  -------------------------------------------------------------------
                         required time                          2.099    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.043ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH1/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.542ns (35.587%)  route 0.981ns (64.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 2.997 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.375ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.576    -1.375    UUT2/TMDS_CH1/CLK
    SLICE_X109Y144       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y144       FDCE (Prop_fdce_C_Q)         0.313    -1.062 r  UUT2/TMDS_CH1/dout_reg[7]/Q
                         net (fo=1, routed)           0.981    -0.081    UUT3/SR_TMDS_Green_reg[9]_0[7]
    SLICE_X109Y145       LUT3 (Prop_lut3_I0_O)        0.229     0.148 r  UUT3/SR_TMDS_Green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.148    UUT3/SR_TMDS_Green[7]_i_1_n_0
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.415     2.997    UUT3/CLK
    SLICE_X109Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[7]/C
                         clock pessimism             -0.692     2.306    
                         clock uncertainty           -0.179     2.127    
    SLICE_X109Y145       FDCE (Setup_fdce_C_D)        0.064     2.191    UUT3/SR_TMDS_Green_reg[7]
  -------------------------------------------------------------------
                         required time                          2.191    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  2.043    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 UUT2/TMDS_CH0/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@4.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.438ns (28.962%)  route 1.074ns (71.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.061ns = ( 2.939 - 4.000 ) 
    Source Clock Delay      (SCD):    -1.435ns
    Clock Pessimism Removal (CPR):    -0.692ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.323     1.323 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.027     2.350    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -4.723 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.693    -3.030    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079    -2.951 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          1.516    -1.435    UUT2/TMDS_CH0/CLK
    SLICE_X105Y142       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDCE (Prop_fdce_C_Q)         0.341    -1.094 r  UUT2/TMDS_CH0/dout_reg[4]/Q
                         net (fo=1, routed)           1.074    -0.020    UUT3/SR_TMDS_Red_reg[9]_0[4]
    SLICE_X104Y142       LUT3 (Prop_lut3_I0_O)        0.097     0.077 r  UUT3/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.077    UUT3/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     4.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.256     5.256 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.928     6.184    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.216    -0.032 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.541     1.510    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     1.582 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          1.357     2.939    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[4]/C
                         clock pessimism             -0.692     2.248    
                         clock uncertainty           -0.179     2.069    
    SLICE_X104Y142       FDCE (Setup_fdce_C_D)        0.072     2.141    UUT3/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.141    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  2.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH0/dout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.470%)  route 0.544ns (74.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.690    -0.465    UUT2/TMDS_CH0/CLK
    SLICE_X103Y143       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y143       FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  UUT2/TMDS_CH0/dout_reg[2]/Q
                         net (fo=1, routed)           0.544     0.220    UUT3/SR_TMDS_Red_reg[9]_0[2]
    SLICE_X104Y142       LUT3 (Prop_lut3_I0_O)        0.045     0.265 r  UUT3/SR_TMDS_Red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.265    UUT3/SR_TMDS_Red[2]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.964    -0.230    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[2]/C
                         clock pessimism              0.099    -0.132    
                         clock uncertainty            0.179     0.047    
    SLICE_X104Y142       FDCE (Hold_fdce_C_D)         0.120     0.167    UUT3/SR_TMDS_Red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH2/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Blue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.227ns (31.298%)  route 0.498ns (68.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.716    -0.439    UUT2/TMDS_CH2/CLK
    SLICE_X109Y142       FDCE                                         r  UUT2/TMDS_CH2/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDCE (Prop_fdce_C_Q)         0.128    -0.311 r  UUT2/TMDS_CH2/dout_reg[1]/Q
                         net (fo=1, routed)           0.498     0.187    UUT3/SR_TMDS_Blue_reg[9]_0[1]
    SLICE_X109Y143       LUT3 (Prop_lut3_I0_O)        0.099     0.286 r  UUT3/SR_TMDS_Blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.286    UUT3/SR_TMDS_Blue[1]_i_1_n_0
    SLICE_X109Y143       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.203    UUT3/CLK
    SLICE_X109Y143       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[1]/C
                         clock pessimism              0.099    -0.105    
                         clock uncertainty            0.179     0.074    
    SLICE_X109Y143       FDCE (Hold_fdce_C_D)         0.107     0.181    UUT3/SR_TMDS_Blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH0/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.260%)  route 0.550ns (74.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.689    -0.466    UUT2/TMDS_CH0/CLK
    SLICE_X105Y142       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  UUT2/TMDS_CH0/dout_reg[0]/Q
                         net (fo=1, routed)           0.550     0.225    UUT3/SR_TMDS_Red_reg[9]_0[0]
    SLICE_X107Y142       LUT3 (Prop_lut3_I0_O)        0.045     0.270 r  UUT3/SR_TMDS_Red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.270    UUT3/SR_TMDS_Red[0]_i_1_n_0
    SLICE_X107Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.990    -0.204    UUT3/CLK
    SLICE_X107Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[0]/C
                         clock pessimism              0.099    -0.106    
                         clock uncertainty            0.179     0.073    
    SLICE_X107Y142       FDCE (Hold_fdce_C_D)         0.092     0.165    UUT3/SR_TMDS_Red_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH2/dout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Blue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.177%)  route 0.525ns (73.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.716    -0.439    UUT2/TMDS_CH2/CLK
    SLICE_X109Y142       FDCE                                         r  UUT2/TMDS_CH2/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.298 r  UUT2/TMDS_CH2/dout_reg[0]/Q
                         net (fo=1, routed)           0.525     0.226    UUT3/SR_TMDS_Blue_reg[9]_0[0]
    SLICE_X109Y143       LUT3 (Prop_lut3_I0_O)        0.045     0.271 r  UUT3/SR_TMDS_Blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.271    UUT3/SR_TMDS_Blue[0]_i_1_n_0
    SLICE_X109Y143       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.203    UUT3/CLK
    SLICE_X109Y143       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[0]/C
                         clock pessimism              0.099    -0.105    
                         clock uncertainty            0.179     0.074    
    SLICE_X109Y143       FDCE (Hold_fdce_C_D)         0.092     0.166    UUT3/SR_TMDS_Blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH0/dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.227ns (31.973%)  route 0.483ns (68.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.690    -0.465    UUT2/TMDS_CH0/CLK
    SLICE_X103Y143       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y143       FDCE (Prop_fdce_C_Q)         0.128    -0.337 r  UUT2/TMDS_CH0/dout_reg[6]/Q
                         net (fo=1, routed)           0.483     0.146    UUT3/SR_TMDS_Red_reg[9]_0[6]
    SLICE_X103Y144       LUT3 (Prop_lut3_I0_O)        0.099     0.245 r  UUT3/SR_TMDS_Red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.245    UUT3/SR_TMDS_Red[6]_i_1_n_0
    SLICE_X103Y144       FDCE                                         r  UUT3/SR_TMDS_Red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.964    -0.230    UUT3/CLK
    SLICE_X103Y144       FDCE                                         r  UUT3/SR_TMDS_Red_reg[6]/C
                         clock pessimism              0.099    -0.132    
                         clock uncertainty            0.179     0.047    
    SLICE_X103Y144       FDCE (Hold_fdce_C_D)         0.092     0.139    UUT3/SR_TMDS_Red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH0/dout_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.186ns (24.956%)  route 0.559ns (75.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.689    -0.466    UUT2/TMDS_CH0/CLK
    SLICE_X105Y142       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  UUT2/TMDS_CH0/dout_reg[4]/Q
                         net (fo=1, routed)           0.559     0.234    UUT3/SR_TMDS_Red_reg[9]_0[4]
    SLICE_X104Y142       LUT3 (Prop_lut3_I0_O)        0.045     0.279 r  UUT3/SR_TMDS_Red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.279    UUT3/SR_TMDS_Red[4]_i_1_n_0
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.964    -0.230    UUT3/CLK
    SLICE_X104Y142       FDCE                                         r  UUT3/SR_TMDS_Red_reg[4]/C
                         clock pessimism              0.099    -0.132    
                         clock uncertainty            0.179     0.047    
    SLICE_X104Y142       FDCE (Hold_fdce_C_D)         0.121     0.168    UUT3/SR_TMDS_Red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH2/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Blue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.185ns (25.269%)  route 0.547ns (74.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.203ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.716    -0.439    UUT2/TMDS_CH2/CLK
    SLICE_X109Y142       FDCE                                         r  UUT2/TMDS_CH2/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y142       FDCE (Prop_fdce_C_Q)         0.141    -0.298 r  UUT2/TMDS_CH2/dout_reg[3]/Q
                         net (fo=1, routed)           0.547     0.249    UUT3/SR_TMDS_Blue_reg[9]_0[3]
    SLICE_X109Y143       LUT3 (Prop_lut3_I0_O)        0.044     0.293 r  UUT3/SR_TMDS_Blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.293    UUT3/SR_TMDS_Blue[3]_i_1_n_0
    SLICE_X109Y143       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.991    -0.203    UUT3/CLK
    SLICE_X109Y143       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[3]/C
                         clock pessimism              0.099    -0.105    
                         clock uncertainty            0.179     0.074    
    SLICE_X109Y143       FDCE (Hold_fdce_C_D)         0.107     0.181    UUT3/SR_TMDS_Blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH0/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Red_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.215ns (29.322%)  route 0.518ns (70.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.690    -0.465    UUT2/TMDS_CH0/CLK
    SLICE_X104Y145       FDCE                                         r  UUT2/TMDS_CH0/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y145       FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  UUT2/TMDS_CH0/dout_reg[7]/Q
                         net (fo=1, routed)           0.518     0.217    UUT3/SR_TMDS_Red_reg[9]_0[7]
    SLICE_X103Y144       LUT3 (Prop_lut3_I0_O)        0.051     0.268 r  UUT3/SR_TMDS_Red[7]_i_1/O
                         net (fo=1, routed)           0.000     0.268    UUT3/SR_TMDS_Red[7]_i_1_n_0
    SLICE_X103Y144       FDCE                                         r  UUT3/SR_TMDS_Red_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.964    -0.230    UUT3/CLK
    SLICE_X103Y144       FDCE                                         r  UUT3/SR_TMDS_Red_reg[7]/C
                         clock pessimism              0.099    -0.132    
                         clock uncertainty            0.179     0.047    
    SLICE_X103Y144       FDCE (Hold_fdce_C_D)         0.107     0.154    UUT3/SR_TMDS_Red_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.268    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH2/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Blue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.209ns (28.466%)  route 0.525ns (71.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.204ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.716    -0.439    UUT2/TMDS_CH2/CLK
    SLICE_X108Y142       FDCE                                         r  UUT2/TMDS_CH2/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y142       FDCE (Prop_fdce_C_Q)         0.164    -0.275 r  UUT2/TMDS_CH2/dout_reg[7]/Q
                         net (fo=1, routed)           0.525     0.250    UUT3/SR_TMDS_Blue_reg[9]_0[7]
    SLICE_X107Y142       LUT3 (Prop_lut3_I0_O)        0.045     0.295 r  UUT3/SR_TMDS_Blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.295    UUT3/SR_TMDS_Blue[7]_i_1_n_0
    SLICE_X107Y142       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.990    -0.204    UUT3/CLK
    SLICE_X107Y142       FDCE                                         r  UUT3/SR_TMDS_Blue_reg[7]/C
                         clock pessimism              0.099    -0.106    
                         clock uncertainty            0.179     0.073    
    SLICE_X107Y142       FDCE (Hold_fdce_C_D)         0.107     0.180    UUT3/SR_TMDS_Blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.295    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 UUT2/TMDS_CH1/dout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by PClk_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UUT3/SR_TMDS_Green_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by TMDS_Clk_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             TMDS_Clk_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TMDS_Clk_design_1_clk_wiz_0_0 rise@0.000ns - PClk_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.227ns (30.715%)  route 0.512ns (69.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.437ns
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PClk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    CLKGEN/design_1_i/clk_wiz_0/inst/PClk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=89, routed)          0.718    -0.437    UUT2/TMDS_CH1/CLK
    SLICE_X111Y144       FDCE                                         r  UUT2/TMDS_CH1/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y144       FDCE (Prop_fdce_C_Q)         0.128    -0.309 r  UUT2/TMDS_CH1/dout_reg[1]/Q
                         net (fo=1, routed)           0.512     0.203    UUT3/SR_TMDS_Green_reg[9]_0[1]
    SLICE_X111Y145       LUT3 (Prop_lut3_I0_O)        0.099     0.302 r  UUT3/SR_TMDS_Green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.302    UUT3/SR_TMDS_Green[1]_i_1_n_0
    SLICE_X111Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TMDS_Clk_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    CLKGEN/design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -1.991 r  CLKGEN/design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768    -1.223    CLKGEN/design_1_i/clk_wiz_0/inst/TMDS_Clk_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  CLKGEN/design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=35, routed)          0.994    -0.200    UUT3/CLK
    SLICE_X111Y145       FDCE                                         r  UUT3/SR_TMDS_Green_reg[1]/C
                         clock pessimism              0.099    -0.102    
                         clock uncertainty            0.179     0.077    
    SLICE_X111Y145       FDCE (Hold_fdce_C_D)         0.107     0.184    UUT3/SR_TMDS_Green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.118    





