#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0080f910 .scope module, "serial_in_testbench" "serial_in_testbench" 2 6;
 .timescale 0 0;
L_01fc4d00 .functor NOT 1, L_01fc4d90, C4<0>, C4<0>, C4<0>;
L_01fc4dd8 .functor NOT 1, L_01fc4d90, C4<0>, C4<0>, C4<0>;
v01feee78_0 .net "char_received", 0 0, L_01fc4cb8;  1 drivers
v01feeed0_0 .net "clk", 0 0, v01fb2140_0;  1 drivers
v01feef28_0 .net "data_in", 7 0, L_01fef298;  1 drivers
v01feef80_0 .net "receive_en", 0 0, v01feec68_0;  1 drivers
o01fc82d4 .functor BUFZ 1, C4<z>; HiZ drive
v01feefd8_0 .net "rst", 0 0, o01fc82d4;  0 drivers
v01fef030_0 .net "serial_in", 0 0, v01fb2198_0;  1 drivers
v01fef088_0 .net "sr_clock", 0 0, L_01fc4d90;  1 drivers
S_0080f9e0 .scope module, "aTester" "Tester" 2 15, 2 26 0, S_0080f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serial_in"
    .port_info 1 /OUTPUT 1 "clk"
P_01fc5ec8 .param/l "stimDelay" 0 2 31, +C4<00000000000000000000000000010100>;
v01fb2140_0 .var "clk", 0 0;
v01fb2198_0 .var "serial_in", 0 0;
S_0080fd88 .scope module, "bic0" "bic" 2 11, 3 1 0, S_0080f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "seq_complete"
    .port_info 1 /INPUT 1 "sr_clock"
    .port_info 2 /INPUT 1 "bic_en"
L_01fc4b98 .functor NOT 1, L_01fef138, C4<0>, C4<0>, C4<0>;
L_01fc4be0 .functor AND 1, L_01fef0e0, L_01fc4b98, C4<1>, C4<1>;
L_01fc4c28 .functor AND 1, L_01fc4be0, L_01fef190, C4<1>, C4<1>;
L_01fc4c70 .functor NOT 1, L_01fef1e8, C4<0>, C4<0>, C4<0>;
L_01fc4cb8 .functor AND 1, L_01fc4c28, L_01fc4c70, C4<1>, C4<1>;
v01fb21f0_0 .net *"_s1", 0 0, L_01fef0e0;  1 drivers
v01fb2248_0 .net *"_s10", 0 0, L_01fc4c28;  1 drivers
v01fb22a0_0 .net *"_s13", 0 0, L_01fef1e8;  1 drivers
v01fb22f8_0 .net *"_s14", 0 0, L_01fc4c70;  1 drivers
v01fb2350_0 .net *"_s3", 0 0, L_01fef138;  1 drivers
v01fb23a8_0 .net *"_s4", 0 0, L_01fc4b98;  1 drivers
v01fb2400_0 .net *"_s6", 0 0, L_01fc4be0;  1 drivers
v01fb2458_0 .net *"_s9", 0 0, L_01fef190;  1 drivers
v01fb24b0_0 .var "bic_count", 3 0;
v01fb2508_0 .net "bic_en", 0 0, v01feec68_0;  alias, 1 drivers
v01fb2560_0 .net "seq_complete", 0 0, L_01fc4cb8;  alias, 1 drivers
v01fb25b8_0 .net "sr_clock", 0 0, L_01fc4d00;  1 drivers
E_01fc5f18 .event posedge, v01fb25b8_0;
L_01fef0e0 .part v01fb24b0_0, 3, 1;
L_01fef138 .part v01fb24b0_0, 2, 1;
L_01fef190 .part v01fb24b0_0, 1, 1;
L_01fef1e8 .part v01fb24b0_0, 0, 1;
S_0080fe58 .scope module, "bsc0" "bsc" 2 12, 4 1 0, S_0080f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sr_clock"
    .port_info 1 /INPUT 1 "clk16x"
    .port_info 2 /INPUT 1 "bsc_en"
L_01fc4d48 .functor NOT 1, L_01fef240, C4<0>, C4<0>, C4<0>;
L_01fc4d90 .functor AND 1, L_01fc4d48, v01feec68_0, C4<1>, C4<1>;
v01fb2610_0 .net *"_s1", 0 0, L_01fef240;  1 drivers
v01fb2668_0 .net *"_s2", 0 0, L_01fc4d48;  1 drivers
v01fb26c0_0 .var "bsc_count", 3 0;
v01fb2718_0 .net "bsc_en", 0 0, v01feec68_0;  alias, 1 drivers
v01fb2770_0 .net "clk16x", 0 0, v01fb2140_0;  alias, 1 drivers
v01fb27c8_0 .net "sr_clock", 0 0, L_01fc4d90;  alias, 1 drivers
E_01fc5f40 .event posedge, v01fb2140_0;
L_01fef240 .part v01fb26c0_0, 3, 1;
S_00805240 .scope module, "sbd" "startBitDetect" 2 10, 5 1 0, S_0080f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "recv_en"
    .port_info 1 /INPUT 1 "data_in"
    .port_info 2 /INPUT 1 "char_received"
v01fb2820_0 .net "char_received", 0 0, L_01fc4cb8;  alias, 1 drivers
v01feec10_0 .net "data_in", 0 0, v01fb2198_0;  alias, 1 drivers
v01feec68_0 .var "recv_en", 0 0;
E_01fc5f90/0 .event negedge, v01fb2198_0;
E_01fc5f90/1 .event posedge, v01fb2560_0;
E_01fc5f90 .event/or E_01fc5f90/0, E_01fc5f90/1;
S_00805310 .scope module, "sipo" "SIPOSR10bit" 2 13, 6 1 0, S_0080f910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "dataout"
    .port_info 1 /INPUT 1 "datain"
    .port_info 2 /INPUT 1 "sr_clock"
    .port_info 3 /INPUT 1 "rst"
v01feecc0_0 .var "buffer", 9 0;
v01feed18_0 .net "datain", 0 0, v01fb2198_0;  alias, 1 drivers
v01feed70_0 .net "dataout", 7 0, L_01fef298;  alias, 1 drivers
v01feedc8_0 .net "rst", 0 0, o01fc82d4;  alias, 0 drivers
v01feee20_0 .net "sr_clock", 0 0, L_01fc4dd8;  1 drivers
E_01fc0480 .event posedge, v01feedc8_0, v01feee20_0;
L_01fef298 .part v01feecc0_0, 1, 8;
    .scope S_00805240;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01feec68_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00805240;
T_1 ;
    %wait E_01fc5f90;
    %load/vec4 v01fb2820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01feec68_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v01feec68_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0080fd88;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v01fb24b0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0080fd88;
T_3 ;
    %wait E_01fc5f18;
    %load/vec4 v01fb2508_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v01fb24b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v01fb24b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v01fb24b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0080fe58;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v01fb26c0_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0080fe58;
T_5 ;
    %wait E_01fc5f40;
    %load/vec4 v01fb2718_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v01fb26c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v01fb26c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v01fb26c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00805310;
T_6 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v01feecc0_0, 0, 10;
    %end;
    .thread T_6;
    .scope S_00805310;
T_7 ;
    %wait E_01fc0480;
    %load/vec4 v01feedc8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v01feecc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v01feed18_0;
    %load/vec4 v01feecc0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v01feecc0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0080f9e0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01fb2198_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0080f9e0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01fb2140_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0080f9e0;
T_10 ;
T_10.0 ;
    %delay 20, 0;
    %load/vec4 v01fb2140_0;
    %inv;
    %assign/vec4 v01fb2140_0, 0;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0080f9e0;
T_11 ;
    %delay 400, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 640, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 640, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 640, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 640, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 640, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 640, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 640, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 640, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 640, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v01fb2198_0, 0;
    %delay 2000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0080f910;
T_12 ;
    %vpi_call 2 19 "$dumpfile", "serial_in.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000100, S_0080fd88, S_0080fe58, S_00805310, S_00805240 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "serial_in_testbench.v";
    "./bic.v";
    "./bsc.v";
    "./startBitDetect.v";
    "./SIPOSR10bit.v";
