TimeQuest Timing Analyzer report for CPU_Project
Wed May  8 19:24:13 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'cnt'
 14. Slow 1200mV 85C Model Setup: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'cnt'
 17. Slow 1200mV 85C Model Hold: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'
 18. Slow 1200mV 85C Model Metastability Summary
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 26. Slow 1200mV 0C Model Setup: 'cnt'
 27. Slow 1200mV 0C Model Setup: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'
 28. Slow 1200mV 0C Model Hold: 'cnt'
 29. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 30. Slow 1200mV 0C Model Hold: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'
 31. Slow 1200mV 0C Model Metastability Summary
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 38. Fast 1200mV 0C Model Setup: 'cnt'
 39. Fast 1200mV 0C Model Setup: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'
 40. Fast 1200mV 0C Model Hold: 'cnt'
 41. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 42. Fast 1200mV 0C Model Hold: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'
 43. Fast 1200mV 0C Model Metastability Summary
 44. Multicorner Timing Analysis Summary
 45. Board Trace Model Assignments
 46. Input Transition Times
 47. Signal Integrity Metrics (Slow 1200mv 0c Model)
 48. Signal Integrity Metrics (Slow 1200mv 85c Model)
 49. Signal Integrity Metrics (Fast 1200mv 0c Model)
 50. Setup Transfers
 51. Hold Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths Summary
 55. Clock Status Summary
 56. Unconstrained Input Ports
 57. Unconstrained Output Ports
 58. Unconstrained Input Ports
 59. Unconstrained Output Ports
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; CPU_Project                                         ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; Clock Name                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                 ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+
; CLOCK_50                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                            ;
; cnt                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { cnt }                                                 ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { uart_control:UART0|async_receiver:rx|RxD_data_ready } ;
+-----------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 208.51 MHz ; 208.51 MHz      ; CLOCK_50   ;      ;
; 262.26 MHz ; 262.26 MHz      ; cnt        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -3.796 ; -200.274      ;
; cnt                                                 ; -2.813 ; -225.704      ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; -0.370 ; -2.409        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; CLOCK_50                                            ; 0.404 ; 0.000         ;
; cnt                                                 ; 0.404 ; 0.000         ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.499 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -3.000 ; -140.987      ;
; cnt                                                 ; -2.693 ; -221.211      ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; -1.285 ; -10.280       ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.796 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.714      ;
; -3.796 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.714      ;
; -3.795 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.713      ;
; -3.780 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.698      ;
; -3.771 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.689      ;
; -3.771 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.689      ;
; -3.770 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.688      ;
; -3.755 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.673      ;
; -3.754 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.672      ;
; -3.754 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.672      ;
; -3.753 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.671      ;
; -3.738 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.656      ;
; -3.726 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 4.620      ;
; -3.726 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 4.620      ;
; -3.725 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.643      ;
; -3.725 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.643      ;
; -3.724 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.642      ;
; -3.716 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.635      ;
; -3.716 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.635      ;
; -3.712 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.275      ; 5.025      ;
; -3.712 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.275      ; 5.025      ;
; -3.710 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 5.029      ;
; -3.709 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.627      ;
; -3.701 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 4.595      ;
; -3.701 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 4.595      ;
; -3.688 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.607      ;
; -3.688 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 4.607      ;
; -3.684 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 4.578      ;
; -3.684 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 4.578      ;
; -3.675 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.275      ; 4.988      ;
; -3.675 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.275      ; 4.988      ;
; -3.674 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 4.993      ;
; -3.665 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 5.001      ;
; -3.665 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 5.001      ;
; -3.664 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 5.006      ;
; -3.655 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 4.549      ;
; -3.655 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.104     ; 4.549      ;
; -3.640 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 4.976      ;
; -3.640 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 4.976      ;
; -3.639 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 4.981      ;
; -3.623 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 4.959      ;
; -3.623 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 4.959      ;
; -3.622 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 4.964      ;
; -3.594 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 4.930      ;
; -3.594 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.298      ; 4.930      ;
; -3.593 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.513      ;
; -3.593 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.513      ;
; -3.593 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 4.935      ;
; -3.592 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.512      ;
; -3.585 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.505      ;
; -3.585 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.505      ;
; -3.584 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.504      ;
; -3.572 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.492      ;
; -3.570 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.465      ;
; -3.570 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.465      ;
; -3.569 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.464      ;
; -3.564 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.484      ;
; -3.545 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.440      ;
; -3.545 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.440      ;
; -3.544 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.439      ;
; -3.540 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.435      ;
; -3.540 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.435      ;
; -3.530 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.450      ;
; -3.530 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.450      ;
; -3.528 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.423      ;
; -3.528 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.423      ;
; -3.527 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.422      ;
; -3.515 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.435      ;
; -3.515 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.435      ;
; -3.515 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.410      ;
; -3.515 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.410      ;
; -3.512 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.432      ;
; -3.512 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.432      ;
; -3.502 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.276      ; 4.816      ;
; -3.502 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.276      ; 4.816      ;
; -3.502 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.422      ;
; -3.502 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.422      ;
; -3.501 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.282      ; 4.821      ;
; -3.499 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.276      ; 4.813      ;
; -3.499 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.276      ; 4.813      ;
; -3.499 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.394      ;
; -3.499 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.394      ;
; -3.498 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.282      ; 4.818      ;
; -3.498 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.393      ;
; -3.498 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.393      ;
; -3.498 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.393      ;
; -3.495 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 4.391      ;
; -3.495 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 4.391      ;
; -3.486 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 4.382      ;
; -3.486 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.102     ; 4.382      ;
; -3.469 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.364      ;
; -3.469 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.103     ; 4.364      ;
; -3.464 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.382      ;
; -3.464 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.382      ;
; -3.463 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.381      ;
; -3.454 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.374      ;
; -3.454 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.374      ;
; -3.453 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 4.373      ;
; -3.448 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.366      ;
; -3.434 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.300      ; 4.772      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cnt'                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.813 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.277      ; 4.128      ;
; -2.813 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.277      ; 4.128      ;
; -2.812 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.283      ; 4.133      ;
; -2.785 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.705      ;
; -2.784 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.704      ;
; -2.782 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.702      ;
; -2.761 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.681      ;
; -2.749 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.667      ;
; -2.749 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.667      ;
; -2.747 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.665      ;
; -2.725 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.643      ;
; -2.680 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.995      ;
; -2.680 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.995      ;
; -2.679 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.283      ; 4.000      ;
; -2.649 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.964      ;
; -2.649 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.964      ;
; -2.648 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.283      ; 3.969      ;
; -2.645 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.960      ;
; -2.645 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.960      ;
; -2.644 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.283      ; 3.965      ;
; -2.639 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.558      ;
; -2.639 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.558      ;
; -2.633 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.948      ;
; -2.633 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.948      ;
; -2.632 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.283      ; 3.953      ;
; -2.614 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.534      ;
; -2.613 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.210      ; 3.861      ;
; -2.613 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.533      ;
; -2.613 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.533      ;
; -2.612 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.532      ;
; -2.611 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.531      ;
; -2.610 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.530      ;
; -2.610 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.530      ;
; -2.609 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.529      ;
; -2.607 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.527      ;
; -2.604 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.523      ;
; -2.604 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.523      ;
; -2.603 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.523      ;
; -2.602 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.521      ;
; -2.602 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.521      ;
; -2.602 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.521      ;
; -2.602 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.522      ;
; -2.600 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.519      ;
; -2.600 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.520      ;
; -2.599 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.081     ; 3.516      ;
; -2.599 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.081     ; 3.516      ;
; -2.599 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.518      ;
; -2.599 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.518      ;
; -2.597 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.081     ; 3.514      ;
; -2.597 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.516      ;
; -2.592 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.512      ;
; -2.590 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.510      ;
; -2.589 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.509      ;
; -2.580 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.499      ;
; -2.580 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.081     ; 3.497      ;
; -2.579 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.499      ;
; -2.578 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.497      ;
; -2.575 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.494      ;
; -2.543 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.461      ;
; -2.543 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.461      ;
; -2.517 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.437      ;
; -2.517 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.437      ;
; -2.517 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.209      ; 3.764      ;
; -2.511 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.278      ; 3.827      ;
; -2.511 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.278      ; 3.827      ;
; -2.510 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.284      ; 3.832      ;
; -2.509 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.824      ;
; -2.509 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.277      ; 3.824      ;
; -2.509 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.429      ;
; -2.509 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.429      ;
; -2.508 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.283      ; 3.829      ;
; -2.507 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.427      ;
; -2.507 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.427      ;
; -2.507 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.427      ;
; -2.507 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.427      ;
; -2.507 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.427      ;
; -2.507 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.427      ;
; -2.491 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.211      ; 3.740      ;
; -2.483 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.211      ; 3.732      ;
; -2.482 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.278      ; 3.798      ;
; -2.482 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.278      ; 3.798      ;
; -2.481 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.284      ; 3.803      ;
; -2.481 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.211      ; 3.730      ;
; -2.480 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.398      ;
; -2.480 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.398      ;
; -2.479 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.081     ; 3.396      ;
; -2.478 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.081     ; 3.395      ;
; -2.477 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.081     ; 3.394      ;
; -2.461 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.081     ; 3.378      ;
; -2.450 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.368      ;
; -2.450 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.368      ;
; -2.448 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.080     ; 3.366      ;
; -2.446 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.077     ; 3.367      ;
; -2.445 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.077     ; 3.366      ;
; -2.445 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.364      ;
; -2.445 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.364      ;
; -2.443 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.077     ; 3.364      ;
; -2.443 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.079     ; 3.362      ;
; -2.439 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.359      ;
; -2.438 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.078     ; 3.358      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'                                                                                                                                           ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.370 ; uart_control:UART0|async_receiver:rx|RxD_data_r[7] ; uart_control:UART0|async_receiver:rx|RxD_data[7] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.921      ; 2.289      ;
; -0.333 ; uart_control:UART0|async_receiver:rx|RxD_data_r[2] ; uart_control:UART0|async_receiver:rx|RxD_data[2] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.921      ; 2.252      ;
; -0.316 ; uart_control:UART0|async_receiver:rx|RxD_data_r[1] ; uart_control:UART0|async_receiver:rx|RxD_data[1] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.921      ; 2.235      ;
; -0.303 ; uart_control:UART0|async_receiver:rx|RxD_data_r[6] ; uart_control:UART0|async_receiver:rx|RxD_data[6] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.921      ; 2.222      ;
; -0.299 ; uart_control:UART0|async_receiver:rx|RxD_data_r[4] ; uart_control:UART0|async_receiver:rx|RxD_data[4] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.921      ; 2.218      ;
; -0.277 ; uart_control:UART0|async_receiver:rx|RxD_data_r[5] ; uart_control:UART0|async_receiver:rx|RxD_data[5] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.921      ; 2.196      ;
; -0.265 ; uart_control:UART0|async_receiver:rx|RxD_data_r[0] ; uart_control:UART0|async_receiver:rx|RxD_data[0] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.921      ; 2.184      ;
; -0.246 ; uart_control:UART0|async_receiver:rx|RxD_data_r[3] ; uart_control:UART0|async_receiver:rx|RxD_data[3] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.921      ; 2.165      ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.431 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.697      ;
; 0.451 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.716      ;
; 0.455 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.719      ;
; 0.459 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.724      ;
; 0.459 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.724      ;
; 0.462 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.727      ;
; 0.464 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.729      ;
; 0.477 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.742      ;
; 0.547 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.812      ;
; 0.575 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.840      ;
; 0.583 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.848      ;
; 0.590 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.855      ;
; 0.601 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.865      ;
; 0.601 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.866      ;
; 0.603 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.867      ;
; 0.604 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.869      ;
; 0.604 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.869      ;
; 0.604 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.868      ;
; 0.617 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.881      ;
; 0.626 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.890      ;
; 0.640 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.905      ;
; 0.644 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.910      ;
; 0.650 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.913      ;
; 0.650 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.914      ;
; 0.654 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.918      ;
; 0.654 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.919      ;
; 0.672 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.937      ;
; 0.675 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.939      ;
; 0.676 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.941      ;
; 0.677 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.942      ;
; 0.679 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.944      ;
; 0.681 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.945      ;
; 0.682 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.946      ;
; 0.684 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.949      ;
; 0.685 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.950      ;
; 0.689 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.954      ;
; 0.689 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.954      ;
; 0.691 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.956      ;
; 0.695 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.959      ;
; 0.695 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.960      ;
; 0.696 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.364      ;
; 0.696 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.961      ;
; 0.698 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.962      ;
; 0.703 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[1]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.371      ;
; 0.717 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.981      ;
; 0.720 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 1.313      ;
; 0.725 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.990      ;
; 0.733 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.401      ;
; 0.736 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.002      ;
; 0.739 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.407      ;
; 0.742 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.410      ;
; 0.755 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 1.348      ;
; 0.756 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 1.349      ;
; 0.799 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.065      ;
; 0.825 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.091      ;
; 0.828 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.093      ;
; 0.844 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.110      ;
; 0.846 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.111      ;
; 0.850 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.116      ;
; 0.860 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.124      ;
; 0.879 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.143      ;
; 0.883 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.149      ;
; 0.891 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 1.187      ;
; 0.903 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.167      ;
; 0.909 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 1.609      ;
; 0.921 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.186      ;
; 0.922 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.186      ;
; 0.937 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.201      ;
; 0.938 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.202      ;
; 0.938 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.202      ;
; 0.952 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.217      ;
; 0.965 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.230      ;
; 1.006 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.272      ;
; 1.013 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.279      ;
; 1.023 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.288      ;
; 1.034 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.313      ;
; 1.044 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 1.637      ;
; 1.045 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.310      ;
; 1.047 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.371      ; 1.640      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cnt'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.404 ; uart_control:UART0|async_transmitter:tx|state[1]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[1]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_transmitter:tx|state[2]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[2]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_transmitter:tx|state[0]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[0]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_transmitter:tx|state[3]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[3]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|bit_spacing[2]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[2]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|bit_spacing[3]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[3]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|state[1]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[1]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[4]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[4]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; uart_control:UART0|tx_start                                                                                                                              ; uart_control:UART0|tx_start                                                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.674      ;
; 0.409 ; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.674      ;
; 0.430 ; uart_control:UART0|async_receiver:rx|RxD_sync_inv[0]                                                                                                     ; uart_control:UART0|async_receiver:rx|RxD_sync_inv[1]                                                                                                     ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.697      ;
; 0.437 ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[2]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.702      ;
; 0.439 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.704      ;
; 0.440 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.705      ;
; 0.442 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.364      ; 1.028      ;
; 0.443 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.708      ;
; 0.443 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.364      ; 1.029      ;
; 0.446 ; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.711      ;
; 0.453 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.364      ; 1.039      ;
; 0.454 ; uart_control:UART0|async_receiver:rx|RxD_data_r[2]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[1]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; uart_control:UART0|async_receiver:rx|RxD_data_r[5]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[4]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; uart_control:UART0|async_receiver:rx|RxD_data_r[6]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[5]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.718      ;
; 0.455 ; uart_control:UART0|async_receiver:rx|RxD_data_r[1]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[0]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.719      ;
; 0.458 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.722      ;
; 0.464 ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.729      ;
; 0.467 ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[1]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.732      ;
; 0.472 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.736      ;
; 0.476 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.364      ; 1.062      ;
; 0.477 ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; uart_control:UART0|async_receiver:rx|RxD_data_ready                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.742      ;
; 0.491 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.364      ; 1.077      ;
; 0.544 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.808      ;
; 0.545 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.810      ;
; 0.554 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.819      ;
; 0.554 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.819      ;
; 0.566 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.831      ;
; 0.577 ; uart_control:UART0|async_receiver:rx|RxD_data_r[7]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[6]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.841      ;
; 0.578 ; uart_control:UART0|async_receiver:rx|RxD_data_r[3]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[2]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.842      ;
; 0.579 ; uart_control:UART0|async_receiver:rx|RxD_data_r[4]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[3]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.843      ;
; 0.582 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.846      ;
; 0.586 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.430      ; 1.238      ;
; 0.597 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.430      ; 1.249      ;
; 0.612 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.877      ;
; 0.613 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[0]                                          ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.877      ;
; 0.613 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.878      ;
; 0.616 ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[2]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.881      ;
; 0.619 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.883      ;
; 0.620 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.430      ; 1.272      ;
; 0.620 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; cnt          ; cnt         ; 0.000        ; 0.080      ; 0.886      ;
; 0.623 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.888      ;
; 0.625 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.889      ;
; 0.631 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.895      ;
; 0.632 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.897      ;
; 0.634 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.899      ;
; 0.634 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.898      ;
; 0.634 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; cnt          ; cnt         ; 0.000        ; 0.078      ; 0.898      ;
; 0.635 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[4]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[4]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.900      ;
; 0.635 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[15]                                                                                               ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[15]                                                                                               ; cnt          ; cnt         ; 0.000        ; 0.080      ; 0.901      ;
; 0.635 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[13]                                                                                               ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[13]                                                                                               ; cnt          ; cnt         ; 0.000        ; 0.080      ; 0.901      ;
; 0.635 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[8]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[8]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.080      ; 0.901      ;
; 0.635 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[7]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[7]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.080      ; 0.901      ;
; 0.636 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[14]                                                                                             ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[14]                                                                                             ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[12]                                                                                             ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[12]                                                                                             ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[6]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[6]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.901      ;
; 0.636 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[5]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[5]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[3]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[3]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.902      ;
; 0.637 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[9]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[9]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[6]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[6]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.080      ; 0.903      ;
; 0.638 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[10]                                                                                             ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[10]                                                                                             ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[7]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[7]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.903      ;
; 0.638 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[5]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[5]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.079      ; 0.903      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'                                                                                                                                           ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.499 ; uart_control:UART0|async_receiver:rx|RxD_data_r[3] ; uart_control:UART0|async_receiver:rx|RxD_data[3] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.239      ; 1.944      ;
; 0.517 ; uart_control:UART0|async_receiver:rx|RxD_data_r[0] ; uart_control:UART0|async_receiver:rx|RxD_data[0] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.239      ; 1.962      ;
; 0.522 ; uart_control:UART0|async_receiver:rx|RxD_data_r[5] ; uart_control:UART0|async_receiver:rx|RxD_data[5] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.239      ; 1.967      ;
; 0.540 ; uart_control:UART0|async_receiver:rx|RxD_data_r[4] ; uart_control:UART0|async_receiver:rx|RxD_data[4] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.239      ; 1.985      ;
; 0.551 ; uart_control:UART0|async_receiver:rx|RxD_data_r[6] ; uart_control:UART0|async_receiver:rx|RxD_data[6] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.239      ; 1.996      ;
; 0.554 ; uart_control:UART0|async_receiver:rx|RxD_data_r[1] ; uart_control:UART0|async_receiver:rx|RxD_data[1] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.239      ; 1.999      ;
; 0.594 ; uart_control:UART0|async_receiver:rx|RxD_data_r[2] ; uart_control:UART0|async_receiver:rx|RxD_data[2] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.239      ; 2.039      ;
; 0.626 ; uart_control:UART0|async_receiver:rx|RxD_data_r[7] ; uart_control:UART0|async_receiver:rx|RxD_data[7] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.239      ; 2.071      ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 225.73 MHz ; 225.73 MHz      ; CLOCK_50   ;                                                ;
; 286.78 MHz ; 274.05 MHz      ; cnt        ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -3.430 ; -177.379      ;
; cnt                                                 ; -2.487 ; -192.957      ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; -0.194 ; -0.956        ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; cnt                                                 ; 0.354 ; 0.000         ;
; CLOCK_50                                            ; 0.356 ; 0.000         ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.394 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -3.000 ; -140.811      ;
; cnt                                                 ; -2.649 ; -220.683      ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; -1.285 ; -10.280       ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.430 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.358      ;
; -3.430 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.358      ;
; -3.429 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.357      ;
; -3.415 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.343      ;
; -3.409 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.337      ;
; -3.409 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.337      ;
; -3.408 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.336      ;
; -3.394 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.322      ;
; -3.389 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.317      ;
; -3.389 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.317      ;
; -3.388 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.316      ;
; -3.374 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.302      ;
; -3.372 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.278      ;
; -3.372 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.278      ;
; -3.364 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.292      ;
; -3.364 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.292      ;
; -3.363 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.291      ;
; -3.358 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.287      ;
; -3.358 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.287      ;
; -3.351 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.257      ;
; -3.351 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.257      ;
; -3.349 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.277      ;
; -3.334 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.263      ;
; -3.334 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.263      ;
; -3.331 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.237      ;
; -3.331 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.237      ;
; -3.317 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 4.591      ;
; -3.317 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 4.596      ;
; -3.317 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 4.591      ;
; -3.306 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.212      ;
; -3.306 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.212      ;
; -3.293 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 4.567      ;
; -3.293 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 4.572      ;
; -3.293 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 4.567      ;
; -3.289 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 4.582      ;
; -3.289 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 4.582      ;
; -3.289 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 4.587      ;
; -3.268 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 4.561      ;
; -3.268 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 4.561      ;
; -3.268 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 4.566      ;
; -3.248 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 4.541      ;
; -3.248 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 4.541      ;
; -3.248 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 4.546      ;
; -3.228 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.134      ;
; -3.228 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.134      ;
; -3.228 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.134      ;
; -3.228 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.157      ;
; -3.228 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.157      ;
; -3.227 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.156      ;
; -3.223 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 4.516      ;
; -3.223 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.263      ; 4.516      ;
; -3.223 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 4.521      ;
; -3.219 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.148      ;
; -3.219 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.148      ;
; -3.218 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.147      ;
; -3.213 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.142      ;
; -3.207 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.113      ;
; -3.207 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.113      ;
; -3.207 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.113      ;
; -3.204 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.133      ;
; -3.189 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.095      ;
; -3.189 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.095      ;
; -3.187 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.093      ;
; -3.187 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.093      ;
; -3.187 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.093      ;
; -3.177 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.107      ;
; -3.177 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.107      ;
; -3.175 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.104      ;
; -3.175 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.104      ;
; -3.175 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.105      ;
; -3.175 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 4.105      ;
; -3.170 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 4.077      ;
; -3.170 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 4.077      ;
; -3.168 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.074      ;
; -3.168 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.074      ;
; -3.162 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.068      ;
; -3.162 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.068      ;
; -3.162 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.068      ;
; -3.161 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 4.068      ;
; -3.161 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.092     ; 4.068      ;
; -3.151 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.080      ;
; -3.151 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.080      ;
; -3.148 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.054      ;
; -3.148 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.054      ;
; -3.137 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.065      ;
; -3.137 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.065      ;
; -3.136 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.245      ; 4.411      ;
; -3.136 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.250      ; 4.416      ;
; -3.136 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.245      ; 4.411      ;
; -3.136 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.064      ;
; -3.134 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.245      ; 4.409      ;
; -3.134 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.250      ; 4.414      ;
; -3.134 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.245      ; 4.409      ;
; -3.126 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.055      ;
; -3.126 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.055      ;
; -3.126 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.055      ;
; -3.123 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.029      ;
; -3.123 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 4.029      ;
; -3.122 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 4.050      ;
; -3.102 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 4.031      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cnt'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.487 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.758      ;
; -2.487 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.758      ;
; -2.487 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.246      ; 3.763      ;
; -2.428 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.357      ;
; -2.427 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.356      ;
; -2.425 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.354      ;
; -2.412 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.341      ;
; -2.403 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.330      ;
; -2.403 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.330      ;
; -2.401 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.328      ;
; -2.387 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.314      ;
; -2.371 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.642      ;
; -2.371 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.642      ;
; -2.371 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.246      ; 3.647      ;
; -2.363 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.291      ;
; -2.363 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.291      ;
; -2.346 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.183      ; 3.559      ;
; -2.343 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.614      ;
; -2.343 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.614      ;
; -2.343 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.246      ; 3.619      ;
; -2.333 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.604      ;
; -2.333 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.604      ;
; -2.333 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.246      ; 3.609      ;
; -2.327 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.598      ;
; -2.327 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.598      ;
; -2.327 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.246      ; 3.603      ;
; -2.321 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.073     ; 3.247      ;
; -2.321 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.073     ; 3.247      ;
; -2.319 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.073     ; 3.245      ;
; -2.312 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.241      ;
; -2.311 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.240      ;
; -2.309 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.238      ;
; -2.305 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.073     ; 3.231      ;
; -2.296 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.225      ;
; -2.284 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.213      ;
; -2.283 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.212      ;
; -2.281 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.210      ;
; -2.281 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.208      ;
; -2.281 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.208      ;
; -2.275 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.203      ;
; -2.275 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.203      ;
; -2.274 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.203      ;
; -2.273 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.202      ;
; -2.273 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.201      ;
; -2.271 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.200      ;
; -2.269 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.197      ;
; -2.269 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.197      ;
; -2.268 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.197      ;
; -2.268 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.197      ;
; -2.267 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.195      ;
; -2.267 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.196      ;
; -2.266 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.194      ;
; -2.266 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.194      ;
; -2.265 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.194      ;
; -2.264 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.182      ; 3.476      ;
; -2.264 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.192      ;
; -2.259 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.187      ;
; -2.258 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.187      ;
; -2.253 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.181      ;
; -2.252 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.181      ;
; -2.250 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.071     ; 3.178      ;
; -2.235 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.164      ;
; -2.235 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.164      ;
; -2.229 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.158      ;
; -2.229 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.158      ;
; -2.226 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.155      ;
; -2.226 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.155      ;
; -2.218 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.184      ; 3.432      ;
; -2.215 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.486      ;
; -2.215 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.241      ; 3.486      ;
; -2.215 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.246      ; 3.491      ;
; -2.213 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.242      ; 3.485      ;
; -2.213 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.242      ; 3.485      ;
; -2.213 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.247      ; 3.490      ;
; -2.212 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.184      ; 3.426      ;
; -2.209 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.184      ; 3.423      ;
; -2.207 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.073     ; 3.133      ;
; -2.207 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.073     ; 3.133      ;
; -2.205 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.073     ; 3.131      ;
; -2.191 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.120      ;
; -2.191 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.120      ;
; -2.191 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.120      ;
; -2.191 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.120      ;
; -2.191 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.073     ; 3.117      ;
; -2.188 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.242      ; 3.460      ;
; -2.188 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.242      ; 3.460      ;
; -2.188 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.247      ; 3.465      ;
; -2.172 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.099      ;
; -2.172 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.099      ;
; -2.170 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.097      ;
; -2.170 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.097      ;
; -2.170 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.097      ;
; -2.167 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.094      ;
; -2.167 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.094      ;
; -2.156 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.072     ; 3.083      ;
; -2.156 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.085      ;
; -2.155 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.084      ;
; -2.154 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.069     ; 3.084      ;
; -2.153 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.069     ; 3.083      ;
; -2.153 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.070     ; 3.082      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'                                                                                                                                            ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; -0.194 ; uart_control:UART0|async_receiver:rx|RxD_data_r[7] ; uart_control:UART0|async_receiver:rx|RxD_data[7] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.885      ; 2.078      ;
; -0.163 ; uart_control:UART0|async_receiver:rx|RxD_data_r[2] ; uart_control:UART0|async_receiver:rx|RxD_data[2] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.885      ; 2.047      ;
; -0.125 ; uart_control:UART0|async_receiver:rx|RxD_data_r[1] ; uart_control:UART0|async_receiver:rx|RxD_data[1] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.885      ; 2.009      ;
; -0.116 ; uart_control:UART0|async_receiver:rx|RxD_data_r[6] ; uart_control:UART0|async_receiver:rx|RxD_data[6] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.885      ; 2.000      ;
; -0.112 ; uart_control:UART0|async_receiver:rx|RxD_data_r[4] ; uart_control:UART0|async_receiver:rx|RxD_data[4] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.885      ; 1.996      ;
; -0.092 ; uart_control:UART0|async_receiver:rx|RxD_data_r[5] ; uart_control:UART0|async_receiver:rx|RxD_data[5] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.885      ; 1.976      ;
; -0.085 ; uart_control:UART0|async_receiver:rx|RxD_data_r[0] ; uart_control:UART0|async_receiver:rx|RxD_data[0] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.885      ; 1.969      ;
; -0.069 ; uart_control:UART0|async_receiver:rx|RxD_data_r[3] ; uart_control:UART0|async_receiver:rx|RxD_data[3] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.885      ; 1.953      ;
+--------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cnt'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_control:UART0|async_receiver:rx|state[1]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[1]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_control:UART0|async_receiver:rx|bit_spacing[2]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[2]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; uart_control:UART0|async_receiver:rx|bit_spacing[3]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[3]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; uart_control:UART0|async_transmitter:tx|state[1]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[1]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|async_transmitter:tx|state[2]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[2]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|async_transmitter:tx|state[0]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[0]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|async_transmitter:tx|state[3]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[3]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[4]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[4]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; uart_control:UART0|tx_start                                                                                                                              ; uart_control:UART0|tx_start                                                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.608      ;
; 0.395 ; uart_control:UART0|async_receiver:rx|RxD_sync_inv[0]                                                                                                     ; uart_control:UART0|async_receiver:rx|RxD_sync_inv[1]                                                                                                     ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[2]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.639      ;
; 0.399 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.640      ;
; 0.401 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.643      ;
; 0.402 ; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.644      ;
; 0.404 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.648      ;
; 0.413 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.654      ;
; 0.418 ; uart_control:UART0|async_receiver:rx|RxD_data_r[2]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[1]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.659      ;
; 0.418 ; uart_control:UART0|async_receiver:rx|RxD_data_r[6]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[5]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.659      ;
; 0.419 ; uart_control:UART0|async_receiver:rx|RxD_data_r[1]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[0]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.660      ;
; 0.419 ; uart_control:UART0|async_receiver:rx|RxD_data_r[5]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[4]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.660      ;
; 0.421 ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[1]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.664      ;
; 0.427 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.668      ;
; 0.427 ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.670      ;
; 0.438 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.321      ; 0.960      ;
; 0.438 ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; uart_control:UART0|async_receiver:rx|RxD_data_ready                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.681      ;
; 0.439 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.321      ; 0.961      ;
; 0.448 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.321      ; 0.970      ;
; 0.469 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.321      ; 0.991      ;
; 0.481 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.321      ; 1.003      ;
; 0.493 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.734      ;
; 0.494 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.736      ;
; 0.508 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.749      ;
; 0.509 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.750      ;
; 0.514 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.755      ;
; 0.526 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.767      ;
; 0.529 ; uart_control:UART0|async_receiver:rx|RxD_data_r[7]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[6]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.770      ;
; 0.530 ; uart_control:UART0|async_receiver:rx|RxD_data_r[3]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[2]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.771      ;
; 0.530 ; uart_control:UART0|async_receiver:rx|RxD_data_r[4]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[3]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.771      ;
; 0.558 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.384      ; 1.143      ;
; 0.564 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.805      ;
; 0.565 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[0]                                          ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.806      ;
; 0.568 ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[2]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.810      ;
; 0.569 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.384      ; 1.154      ;
; 0.569 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.811      ;
; 0.572 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.814      ;
; 0.576 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.818      ;
; 0.577 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.818      ;
; 0.579 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.820      ;
; 0.580 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[4]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[4]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.822      ;
; 0.581 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[14]                                                                                             ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[14]                                                                                             ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[12]                                                                                             ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[12]                                                                                             ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[6]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[6]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.384      ; 1.166      ;
; 0.581 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[15]                                                                                               ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[15]                                                                                               ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[13]                                                                                               ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[13]                                                                                               ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[8]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[8]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[7]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[7]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[5]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[5]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.823      ;
; 0.582 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[7]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[7]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.823      ;
; 0.582 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; cnt          ; cnt         ; 0.000        ; 0.070      ; 0.823      ;
; 0.583 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[3]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[3]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[10]                                                                                             ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[10]                                                                                             ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[5]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[5]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[2]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[2]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[6]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[6]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[9]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[9]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[15]                                                                                             ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[15]                                                                                             ; cnt          ; cnt         ; 0.000        ; 0.071      ; 0.828      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.398 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.640      ;
; 0.408 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.649      ;
; 0.415 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.656      ;
; 0.416 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.657      ;
; 0.420 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.661      ;
; 0.422 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.663      ;
; 0.427 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.668      ;
; 0.439 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.680      ;
; 0.497 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.738      ;
; 0.522 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.763      ;
; 0.529 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.770      ;
; 0.544 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.785      ;
; 0.548 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.789      ;
; 0.550 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.791      ;
; 0.551 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.791      ;
; 0.551 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.793      ;
; 0.567 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.807      ;
; 0.572 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.813      ;
; 0.585 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.826      ;
; 0.591 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.596 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.836      ;
; 0.596 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.837      ;
; 0.600 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.841      ;
; 0.608 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.849      ;
; 0.615 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.856      ;
; 0.617 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.858      ;
; 0.618 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.859      ;
; 0.619 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.860      ;
; 0.622 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.863      ;
; 0.625 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.866      ;
; 0.626 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.867      ;
; 0.626 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.867      ;
; 0.628 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.869      ;
; 0.629 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.870      ;
; 0.630 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.871      ;
; 0.634 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.875      ;
; 0.634 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.875      ;
; 0.636 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.877      ;
; 0.638 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.879      ;
; 0.638 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.879      ;
; 0.657 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.898      ;
; 0.661 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.902      ;
; 0.664 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 1.266      ;
; 0.670 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[1]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 1.272      ;
; 0.680 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.922      ;
; 0.695 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 1.222      ;
; 0.696 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 1.298      ;
; 0.701 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 1.303      ;
; 0.711 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 1.313      ;
; 0.723 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 1.250      ;
; 0.727 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.326      ; 1.254      ;
; 0.741 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.983      ;
; 0.747 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.989      ;
; 0.755 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.997      ;
; 0.760 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.002      ;
; 0.770 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.011      ;
; 0.779 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.019      ;
; 0.785 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.027      ;
; 0.786 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.027      ;
; 0.793 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.063      ;
; 0.797 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.038      ;
; 0.827 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.068      ;
; 0.831 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.072      ;
; 0.840 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.470      ;
; 0.840 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.081      ;
; 0.845 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.086      ;
; 0.846 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.087      ;
; 0.846 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.087      ;
; 0.878 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.119      ;
; 0.887 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.128      ;
; 0.917 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.159      ;
; 0.925 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.167      ;
; 0.932 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.173      ;
; 0.957 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.198      ;
; 0.959 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.200      ;
; 0.962 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.219      ;
; 0.962 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.203      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'                                                                                                                                            ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.394 ; uart_control:UART0|async_receiver:rx|RxD_data_r[3] ; uart_control:UART0|async_receiver:rx|RxD_data[3] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.173      ; 1.758      ;
; 0.411 ; uart_control:UART0|async_receiver:rx|RxD_data_r[0] ; uart_control:UART0|async_receiver:rx|RxD_data[0] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.173      ; 1.775      ;
; 0.422 ; uart_control:UART0|async_receiver:rx|RxD_data_r[5] ; uart_control:UART0|async_receiver:rx|RxD_data[5] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.173      ; 1.786      ;
; 0.441 ; uart_control:UART0|async_receiver:rx|RxD_data_r[4] ; uart_control:UART0|async_receiver:rx|RxD_data[4] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.173      ; 1.805      ;
; 0.443 ; uart_control:UART0|async_receiver:rx|RxD_data_r[6] ; uart_control:UART0|async_receiver:rx|RxD_data[6] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.173      ; 1.807      ;
; 0.457 ; uart_control:UART0|async_receiver:rx|RxD_data_r[1] ; uart_control:UART0|async_receiver:rx|RxD_data[1] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.173      ; 1.821      ;
; 0.471 ; uart_control:UART0|async_receiver:rx|RxD_data_r[2] ; uart_control:UART0|async_receiver:rx|RxD_data[2] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.173      ; 1.835      ;
; 0.504 ; uart_control:UART0|async_receiver:rx|RxD_data_r[7] ; uart_control:UART0|async_receiver:rx|RxD_data[7] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 1.173      ; 1.868      ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -1.381 ; -63.181       ;
; cnt                                                 ; -0.889 ; -48.864       ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.242  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; cnt                                                 ; 0.182 ; 0.000         ;
; CLOCK_50                                            ; 0.183 ; 0.000         ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.197 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; CLOCK_50                                            ; -3.000 ; -112.522      ;
; cnt                                                 ; -1.000 ; -159.000      ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; -1.000 ; -8.000        ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.381 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.328      ;
; -1.381 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.328      ;
; -1.379 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.326      ;
; -1.377 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.324      ;
; -1.377 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.324      ;
; -1.375 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.322      ;
; -1.369 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.515      ;
; -1.369 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.515      ;
; -1.369 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.316      ;
; -1.367 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 2.516      ;
; -1.365 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.312      ;
; -1.360 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.307      ;
; -1.360 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.307      ;
; -1.358 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.305      ;
; -1.351 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.351 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.298      ;
; -1.350 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.297      ;
; -1.350 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.297      ;
; -1.349 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.296      ;
; -1.348 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.295      ;
; -1.339 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.286      ;
; -1.326 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.472      ;
; -1.326 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.472      ;
; -1.324 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.140      ; 2.473      ;
; -1.307 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.254      ;
; -1.307 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.254      ;
; -1.301 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.248      ;
; -1.301 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.248      ;
; -1.299 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.234      ;
; -1.299 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.234      ;
; -1.299 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.246      ;
; -1.298 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.245      ;
; -1.298 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.245      ;
; -1.296 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.243      ;
; -1.295 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.230      ;
; -1.295 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.230      ;
; -1.289 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.236      ;
; -1.288 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.452      ;
; -1.288 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.452      ;
; -1.286 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.453      ;
; -1.286 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.233      ;
; -1.284 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.448      ;
; -1.284 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.448      ;
; -1.282 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.449      ;
; -1.278 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.213      ;
; -1.278 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.213      ;
; -1.269 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.204      ;
; -1.269 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.204      ;
; -1.267 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.431      ;
; -1.267 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.431      ;
; -1.265 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.432      ;
; -1.263 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.263 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.210      ;
; -1.258 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.422      ;
; -1.258 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.422      ;
; -1.257 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 2.404      ;
; -1.257 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 2.404      ;
; -1.256 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.158      ; 2.423      ;
; -1.255 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 2.405      ;
; -1.239 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.174      ;
; -1.239 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.174      ;
; -1.239 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.174      ;
; -1.238 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.186      ;
; -1.238 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.186      ;
; -1.235 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.170      ;
; -1.235 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.170      ;
; -1.235 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.170      ;
; -1.229 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.176      ;
; -1.229 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.176      ;
; -1.227 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.174      ;
; -1.225 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 2.372      ;
; -1.225 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.138      ; 2.372      ;
; -1.224 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.171      ;
; -1.224 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.171      ;
; -1.223 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 2.373      ;
; -1.222 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.169      ;
; -1.222 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.169      ;
; -1.222 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.169      ;
; -1.220 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.167      ;
; -1.220 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.167      ;
; -1.220 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.167      ;
; -1.219 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.154      ;
; -1.219 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.154      ;
; -1.218 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.153      ;
; -1.218 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.153      ;
; -1.218 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.153      ;
; -1.217 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.164      ;
; -1.216 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.151      ;
; -1.216 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.151      ;
; -1.212 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.147      ;
; -1.212 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.147      ;
; -1.212 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.159      ;
; -1.210 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.157      ;
; -1.209 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.156      ;
; -1.209 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.156      ;
; -1.209 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 2.156      ;
; -1.209 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.144      ;
; -1.209 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.144      ;
; -1.209 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 2.144      ;
; -1.208 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.155      ; 2.372      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cnt'                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                ; To Node                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.889 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.134      ; 2.032      ;
; -0.889 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.134      ; 2.032      ;
; -0.887 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.137      ; 2.033      ;
; -0.858 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.806      ;
; -0.857 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.805      ;
; -0.855 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.803      ;
; -0.843 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.791      ;
; -0.841 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.788      ;
; -0.840 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.787      ;
; -0.838 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.785      ;
; -0.826 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.773      ;
; -0.815 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.102      ; 1.926      ;
; -0.803 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.946      ;
; -0.803 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.946      ;
; -0.801 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.137      ; 1.947      ;
; -0.799 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.942      ;
; -0.799 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.942      ;
; -0.797 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.137      ; 1.943      ;
; -0.792 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.935      ;
; -0.792 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.935      ;
; -0.790 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.137      ; 1.936      ;
; -0.782 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.925      ;
; -0.782 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.925      ;
; -0.782 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.728      ;
; -0.781 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.728      ;
; -0.781 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.728      ;
; -0.781 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.727      ;
; -0.780 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.137      ; 1.926      ;
; -0.779 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.725      ;
; -0.772 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.720      ;
; -0.771 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.719      ;
; -0.769 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.717      ;
; -0.768 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.716      ;
; -0.767 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.715      ;
; -0.767 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.713      ;
; -0.765 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.713      ;
; -0.765 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.712      ;
; -0.764 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.711      ;
; -0.764 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.711      ;
; -0.763 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.710      ;
; -0.762 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.709      ;
; -0.761 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.708      ;
; -0.761 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.709      ;
; -0.761 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.708      ;
; -0.760 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.707      ;
; -0.760 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.708      ;
; -0.758 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.705      ;
; -0.758 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.706      ;
; -0.757 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.705      ;
; -0.756 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.101      ; 1.866      ;
; -0.753 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.701      ;
; -0.751 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.699      ;
; -0.750 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.698      ;
; -0.750 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.697      ;
; -0.749 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.696      ;
; -0.748 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.696      ;
; -0.746 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.693      ;
; -0.746 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.694      ;
; -0.739 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.102      ; 1.850      ;
; -0.738 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.102      ; 1.849      ;
; -0.736 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.684      ;
; -0.735 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.102      ; 1.846      ;
; -0.726 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.869      ;
; -0.726 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.869      ;
; -0.724 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.137      ; 1.870      ;
; -0.722 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.668      ;
; -0.722 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.668      ;
; -0.721 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.667      ;
; -0.720 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.666      ;
; -0.718 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                       ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.666      ;
; -0.718 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.666      ;
; -0.718 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]              ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.666      ;
; -0.718 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]              ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.666      ;
; -0.718 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.664      ;
; -0.708 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.851      ;
; -0.708 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.851      ;
; -0.706 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; cnt          ; cnt         ; 1.000        ; -0.041     ; 1.652      ;
; -0.706 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.137      ; 1.852      ;
; -0.705 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.652      ;
; -0.705 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.652      ;
; -0.704 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.651      ;
; -0.704 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.651      ;
; -0.704 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.651      ;
; -0.704 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.651      ;
; -0.701 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]                                                ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.648      ;
; -0.701 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.648      ;
; -0.699 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.646      ;
; -0.698 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.645      ;
; -0.696 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.643      ;
; -0.696 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.839      ;
; -0.696 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_we_reg       ; cnt          ; cnt         ; 1.000        ; 0.134      ; 1.839      ;
; -0.695 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.643      ;
; -0.695 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0 ; cnt          ; cnt         ; 1.000        ; 0.101      ; 1.805      ;
; -0.694 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.642      ;
; -0.694 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_datain_reg0  ; cnt          ; cnt         ; 1.000        ; 0.137      ; 1.840      ;
; -0.693 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.640      ;
; -0.692 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                    ; cnt          ; cnt         ; 1.000        ; -0.039     ; 1.640      ;
; -0.692 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.639      ;
; -0.690 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.637      ;
; -0.686 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; cnt          ; cnt         ; 1.000        ; -0.040     ; 1.633      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'                                                                                                                                           ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.242 ; uart_control:UART0|async_receiver:rx|RxD_data_r[7] ; uart_control:UART0|async_receiver:rx|RxD_data[7] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.436      ; 1.181      ;
; 0.260 ; uart_control:UART0|async_receiver:rx|RxD_data_r[2] ; uart_control:UART0|async_receiver:rx|RxD_data[2] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.436      ; 1.163      ;
; 0.271 ; uart_control:UART0|async_receiver:rx|RxD_data_r[1] ; uart_control:UART0|async_receiver:rx|RxD_data[1] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.436      ; 1.152      ;
; 0.283 ; uart_control:UART0|async_receiver:rx|RxD_data_r[4] ; uart_control:UART0|async_receiver:rx|RxD_data[4] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.436      ; 1.140      ;
; 0.295 ; uart_control:UART0|async_receiver:rx|RxD_data_r[5] ; uart_control:UART0|async_receiver:rx|RxD_data[5] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.436      ; 1.128      ;
; 0.296 ; uart_control:UART0|async_receiver:rx|RxD_data_r[6] ; uart_control:UART0|async_receiver:rx|RxD_data[6] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.436      ; 1.127      ;
; 0.302 ; uart_control:UART0|async_receiver:rx|RxD_data_r[0] ; uart_control:UART0|async_receiver:rx|RxD_data[0] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.436      ; 1.121      ;
; 0.318 ; uart_control:UART0|async_receiver:rx|RxD_data_r[3] ; uart_control:UART0|async_receiver:rx|RxD_data[3] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 1.000        ; 0.436      ; 1.105      ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cnt'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.182 ; uart_control:UART0|async_transmitter:tx|state[1]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[1]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_transmitter:tx|state[2]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[2]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_transmitter:tx|state[0]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[0]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_transmitter:tx|state[3]                                                                                                         ; uart_control:UART0|async_transmitter:tx|state[3]                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_receiver:rx|bit_spacing[2]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[2]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_receiver:rx|bit_spacing[3]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[3]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_receiver:rx|state[1]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[1]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; uart_control:UART0|async_receiver:rx|RxD_sync_inv[0]                                                                                                     ; uart_control:UART0|async_receiver:rx|RxD_sync_inv[1]                                                                                                     ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; uart_control:UART0|tx_start                                                                                                                              ; uart_control:UART0|tx_start                                                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[4]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[4]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.317      ;
; 0.194 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.320      ;
; 0.198 ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[2]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.181      ; 0.484      ;
; 0.199 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.181      ; 0.484      ;
; 0.201 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; uart_control:UART0|async_receiver:rx|RxD_data_r[2]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[1]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; uart_control:UART0|async_receiver:rx|RxD_data_r[6]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[5]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; uart_control:UART0|async_receiver:rx|RxD_data_r[1]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[0]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; uart_control:UART0|async_receiver:rx|RxD_data_r[5]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[4]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.326      ;
; 0.203 ; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                      ; uart_control:UART0|async_receiver:rx|bit_spacing[1]                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.328      ;
; 0.206 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.181      ; 0.491      ;
; 0.208 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.332      ;
; 0.208 ; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                         ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.333      ;
; 0.211 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.181      ; 0.496      ;
; 0.213 ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; uart_control:UART0|async_receiver:rx|RxD_data_ready                                                                                                      ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.338      ;
; 0.213 ; uart_control:UART0|async_receiver:rx|state[0]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[1]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.338      ;
; 0.219 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.343      ;
; 0.223 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.181      ; 0.508      ;
; 0.247 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.371      ;
; 0.248 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.372      ;
; 0.249 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.374      ;
; 0.255 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.222      ; 0.581      ;
; 0.257 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.222      ; 0.583      ;
; 0.259 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.383      ;
; 0.261 ; uart_control:UART0|async_receiver:rx|RxD_data_r[3]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[2]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.385      ;
; 0.261 ; uart_control:UART0|async_receiver:rx|RxD_data_r[7]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[6]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.385      ;
; 0.262 ; uart_control:UART0|async_receiver:rx|RxD_data_r[4]                                                                                                       ; uart_control:UART0|async_receiver:rx|RxD_data_r[3]                                                                                                       ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.386      ;
; 0.265 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.222      ; 0.591      ;
; 0.267 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.391      ;
; 0.267 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[0]                                          ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.392      ;
; 0.269 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.393      ;
; 0.270 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; cnt          ; cnt         ; 0.000        ; 0.039      ; 0.393      ;
; 0.271 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.222      ; 0.597      ;
; 0.274 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; cnt          ; cnt         ; 0.000        ; 0.039      ; 0.397      ;
; 0.276 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; cnt          ; cnt         ; 0.000        ; 0.039      ; 0.399      ;
; 0.276 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; cnt          ; cnt         ; 0.000        ; 0.039      ; 0.399      ;
; 0.277 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.401      ;
; 0.277 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.401      ;
; 0.279 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.403      ;
; 0.279 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; cnt          ; cnt         ; 0.000        ; 0.039      ; 0.402      ;
; 0.281 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[4]                                          ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.405      ;
; 0.281 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.405      ;
; 0.282 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.222      ; 0.608      ;
; 0.284 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[6]                                          ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.408      ;
; 0.285 ; uart_control:UART0|async_receiver:rx|state[3]                                                                                                            ; uart_control:UART0|async_receiver:rx|state[2]                                                                                                            ; cnt          ; cnt         ; 0.000        ; 0.041      ; 0.410      ;
; 0.287 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; cnt          ; cnt         ; 0.000        ; 0.222      ; 0.613      ;
; 0.289 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[4]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[4]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.413      ;
; 0.290 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[14]                                                                                             ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[14]                                                                                             ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[12]                                                                                             ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[12]                                                                                             ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[6]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[6]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[3]                                                                                              ; uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[3]                                                                                              ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[15]                                                                                               ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[15]                                                                                               ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[13]                                                                                               ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[13]                                                                                               ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[8]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[8]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.414      ;
; 0.290 ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[7]                                                                                                ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[7]                                                                                                ; cnt          ; cnt         ; 0.000        ; 0.040      ; 0.414      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.191 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.315      ;
; 0.205 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.329      ;
; 0.205 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.329      ;
; 0.207 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.331      ;
; 0.208 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.332      ;
; 0.213 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.336      ;
; 0.213 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.337      ;
; 0.216 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.340      ;
; 0.251 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.375      ;
; 0.261 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.385      ;
; 0.263 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.387      ;
; 0.265 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.390      ;
; 0.271 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.394      ;
; 0.276 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.400      ;
; 0.280 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.403      ;
; 0.280 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.404      ;
; 0.282 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.405      ;
; 0.288 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.412      ;
; 0.292 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.416      ;
; 0.303 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.426      ;
; 0.308 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.647      ;
; 0.308 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.432      ;
; 0.311 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.434      ;
; 0.311 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.435      ;
; 0.311 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[1]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.651      ;
; 0.312 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.435      ;
; 0.313 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.437      ;
; 0.314 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.438      ;
; 0.317 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.441      ;
; 0.318 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.441      ;
; 0.318 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.441      ;
; 0.320 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.443      ;
; 0.322 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.446      ;
; 0.323 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.447      ;
; 0.323 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.446      ;
; 0.325 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.664      ;
; 0.326 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.665      ;
; 0.326 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.449      ;
; 0.327 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.450      ;
; 0.330 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.189      ; 0.623      ;
; 0.331 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.670      ;
; 0.331 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.454      ;
; 0.331 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.455      ;
; 0.335 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.459      ;
; 0.343 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.189      ; 0.636      ;
; 0.344 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.467      ;
; 0.348 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.189      ; 0.641      ;
; 0.367 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.491      ;
; 0.373 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.496      ;
; 0.374 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.497      ;
; 0.375 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.499      ;
; 0.383 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.507      ;
; 0.385 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.509      ;
; 0.388 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.532      ;
; 0.389 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.513      ;
; 0.404 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.528      ;
; 0.405 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.528      ;
; 0.407 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~porta_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.255      ; 0.766      ;
; 0.417 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.541      ;
; 0.423 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.547      ;
; 0.429 ; cnt                                                                                                                                                      ; cnt                                                                                                                                                      ; cnt          ; CLOCK_50    ; 0.000        ; 1.658      ; 2.306      ;
; 0.434 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.558      ;
; 0.439 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.563      ;
; 0.441 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.565      ;
; 0.442 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.565      ;
; 0.442 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.566      ;
; 0.447 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.570      ;
; 0.449 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.573      ;
; 0.470 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.594      ;
; 0.471 ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2]                                                  ; uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.608      ;
; 0.479 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.603      ;
; 0.481 ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.189      ; 0.774      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'uart_control:UART0|async_receiver:rx|RxD_data_ready'                                                                                                                                            ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                          ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 0.197 ; uart_control:UART0|async_receiver:rx|RxD_data_r[3] ; uart_control:UART0|async_receiver:rx|RxD_data[3] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 0.599      ; 0.900      ;
; 0.207 ; uart_control:UART0|async_receiver:rx|RxD_data_r[0] ; uart_control:UART0|async_receiver:rx|RxD_data[0] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 0.599      ; 0.910      ;
; 0.212 ; uart_control:UART0|async_receiver:rx|RxD_data_r[6] ; uart_control:UART0|async_receiver:rx|RxD_data[6] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 0.599      ; 0.915      ;
; 0.215 ; uart_control:UART0|async_receiver:rx|RxD_data_r[5] ; uart_control:UART0|async_receiver:rx|RxD_data[5] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 0.599      ; 0.918      ;
; 0.222 ; uart_control:UART0|async_receiver:rx|RxD_data_r[4] ; uart_control:UART0|async_receiver:rx|RxD_data[4] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 0.599      ; 0.925      ;
; 0.233 ; uart_control:UART0|async_receiver:rx|RxD_data_r[1] ; uart_control:UART0|async_receiver:rx|RxD_data[1] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 0.599      ; 0.936      ;
; 0.247 ; uart_control:UART0|async_receiver:rx|RxD_data_r[2] ; uart_control:UART0|async_receiver:rx|RxD_data[2] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 0.599      ; 0.950      ;
; 0.259 ; uart_control:UART0|async_receiver:rx|RxD_data_r[7] ; uart_control:UART0|async_receiver:rx|RxD_data[7] ; cnt          ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 0.000        ; 0.599      ; 0.962      ;
+-------+----------------------------------------------------+--------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; -3.796   ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                            ; -3.796   ; 0.183 ; N/A      ; N/A     ; -3.000              ;
;  cnt                                                 ; -2.813   ; 0.182 ; N/A      ; N/A     ; -2.693              ;
;  uart_control:UART0|async_receiver:rx|RxD_data_ready ; -0.370   ; 0.197 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                      ; -428.387 ; 0.0   ; 0.0      ; 0.0     ; -372.478            ;
;  CLOCK_50                                            ; -200.274 ; 0.000 ; N/A      ; N/A     ; -140.987            ;
;  cnt                                                 ; -225.704 ; 0.000 ; N/A      ; N/A     ; -221.211            ;
;  uart_control:UART0|async_receiver:rx|RxD_data_ready ; -2.409   ; 0.000 ; N/A      ; N/A     ; -10.280             ;
+------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; BT_UART_TX    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; receive_flag            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; send_flag               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; in[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BT_UART_RX              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BT_UART_TX    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BT_UART_TX    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; BT_UART_TX    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 1770     ; 0        ; 0        ; 0        ;
; cnt                                                 ; CLOCK_50                                            ; 19       ; 1        ; 0        ; 0        ;
; CLOCK_50                                            ; cnt                                                 ; 18       ; 0        ; 0        ; 0        ;
; cnt                                                 ; cnt                                                 ; 1704     ; 0        ; 0        ; 0        ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; cnt                                                 ; 9        ; 1        ; 0        ; 0        ;
; cnt                                                 ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 8        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                            ; CLOCK_50                                            ; 1770     ; 0        ; 0        ; 0        ;
; cnt                                                 ; CLOCK_50                                            ; 19       ; 1        ; 0        ; 0        ;
; CLOCK_50                                            ; cnt                                                 ; 18       ; 0        ; 0        ; 0        ;
; cnt                                                 ; cnt                                                 ; 1704     ; 0        ; 0        ; 0        ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; cnt                                                 ; 9        ; 1        ; 0        ; 0        ;
; cnt                                                 ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; 8        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 224   ; 224  ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+
; Target                                              ; Clock                                               ; Type ; Status      ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+
; CLOCK_50                                            ; CLOCK_50                                            ; Base ; Constrained ;
; cnt                                                 ; cnt                                                 ; Base ; Constrained ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready ; uart_control:UART0|async_receiver:rx|RxD_data_ready ; Base ; Constrained ;
+-----------------------------------------------------+-----------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; BT_UART_RX   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[7]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; receive_flag ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; send_flag    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BT_UART_TX  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; BT_UART_RX   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[0]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[1]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[2]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[3]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[4]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[5]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[6]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; in[7]        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; receive_flag ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; send_flag    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; BT_UART_TX  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed May  8 19:24:09 2019
Info: Command: quartus_sta CPU_Project -c CPU_Project
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_npi1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name cnt cnt
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name uart_control:UART0|async_receiver:rx|RxD_data_ready uart_control:UART0|async_receiver:rx|RxD_data_ready
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.796            -200.274 CLOCK_50 
    Info (332119):    -2.813            -225.704 cnt 
    Info (332119):    -0.370              -2.409 uart_control:UART0|async_receiver:rx|RxD_data_ready 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.404               0.000 CLOCK_50 
    Info (332119):     0.404               0.000 cnt 
    Info (332119):     0.499               0.000 uart_control:UART0|async_receiver:rx|RxD_data_ready 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -140.987 CLOCK_50 
    Info (332119):    -2.693            -221.211 cnt 
    Info (332119):    -1.285             -10.280 uart_control:UART0|async_receiver:rx|RxD_data_ready 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.430            -177.379 CLOCK_50 
    Info (332119):    -2.487            -192.957 cnt 
    Info (332119):    -0.194              -0.956 uart_control:UART0|async_receiver:rx|RxD_data_ready 
Info (332146): Worst-case hold slack is 0.354
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.354               0.000 cnt 
    Info (332119):     0.356               0.000 CLOCK_50 
    Info (332119):     0.394               0.000 uart_control:UART0|async_receiver:rx|RxD_data_ready 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -140.811 CLOCK_50 
    Info (332119):    -2.649            -220.683 cnt 
    Info (332119):    -1.285             -10.280 uart_control:UART0|async_receiver:rx|RxD_data_ready 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.381             -63.181 CLOCK_50 
    Info (332119):    -0.889             -48.864 cnt 
    Info (332119):     0.242               0.000 uart_control:UART0|async_receiver:rx|RxD_data_ready 
Info (332146): Worst-case hold slack is 0.182
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.182               0.000 cnt 
    Info (332119):     0.183               0.000 CLOCK_50 
    Info (332119):     0.197               0.000 uart_control:UART0|async_receiver:rx|RxD_data_ready 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -112.522 CLOCK_50 
    Info (332119):    -1.000            -159.000 cnt 
    Info (332119):    -1.000              -8.000 uart_control:UART0|async_receiver:rx|RxD_data_ready 
Info (332114): Report Metastability: Found 37 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 883 megabytes
    Info: Processing ended: Wed May  8 19:24:13 2019
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


