EESchema-LIBRARY Version 2.0 24/1/1997-18:9:6
DEF IMX255 U 0 40 Y Y 12 L N
F0 "U" 0 30 50 H V L BNN
F1 "IMX255" 0 -30 50 H V L BNN
DRAW
S -5550 -1250 5550 1250 1 1 10 N
X BATT_VDD P10 -5450 1550 300 D 40 40 1 1 W
X FUSE_VDD T17 -5350 1550 300 D 40 40 1 1 W
X NVCC_CRM N14 -5250 1550 300 D 40 40 1 1 W
X NVCC_CSI J13 -5050 1550 300 D 40 40 1 1 W
X NVCC_CSI J14 -4950 1550 300 D 40 40 1 1 W
X NVCC_DRYICE1 W11 -4750 1550 300 D 40 40 1 1 W
X NVCC_EMI1 G6 -4550 1550 300 D 40 40 1 1 W
X NVCC_EMI1 G7 -4450 1550 300 D 40 40 1 1 W
X NVCC_EMI1 G8 -4350 1550 300 D 40 40 1 1 W
X NVCC_EMI1 G9 -4250 1550 300 D 40 40 1 1 W
X NVCC_EMI1 H6 -4150 1550 300 D 40 40 1 1 W
X NVCC_EMI1 H7 -4050 1550 300 D 40 40 1 1 W
X NVCC_EMI1 H8 -3950 1550 300 D 40 40 1 1 W
X NVCC_EMI1 J6 -3850 1550 300 D 40 40 1 1 W
X NVCC_EMI1 J7 -3750 1550 300 D 40 40 1 1 W
X NVCC_EMI2 G12 -3650 1550 300 D 40 40 1 1 W
X NVCC_EMI2 G13 -3550 1550 300 D 40 40 1 1 W
X NVCC_EMI2 G14 -3450 1550 300 D 40 40 1 1 W
X NVCC_EMI2 G15 -3350 1550 300 D 40 40 1 1 W
X NVCC_EMI2 H12 -3250 1550 300 D 40 40 1 1 W
X NVCC_EMI2 H13 -3150 1550 300 D 40 40 1 1 W
X NVCC_EMI2 H14 -3050 1550 300 D 40 40 1 1 W
X NVCC_JTAG U10 -2850 1550 300 D 40 40 1 1 W
X NVCC_LCDC P6 -2750 1550 300 D 40 40 1 1 W
X NVCC_LCDC P7 -2650 1550 300 D 40 40 1 1 W
X NVCC_LCDC R6 -2550 1550 300 D 40 40 1 1 W
X NVCC_LCDC R7 -2450 1550 300 D 40 40 1 1 W
X NVCC_MISC N5 -2350 1550 300 D 40 40 1 1 W
X NVCC_MISC N6 -2250 1550 300 D 40 40 1 1 W
X NVCC_MISC N7 -2150 1550 300 D 40 40 1 1 W
X NVCC_NFC L6 -2050 1550 300 D 40 40 1 1 W
X NVCC_NFC L7 -1950 1550 300 D 40 40 1 1 W
X NVCC_NFC L8 -1850 1550 300 D 40 40 1 1 W
X NVCC_SDIO R17 -1750 1550 300 D 40 40 1 1 W
X QGND A1 -5450 -1550 300 U 40 40 1 1 W
X QGND A11 -5350 -1550 300 U 40 40 1 1 W
X QGND A20 -5250 -1550 300 U 40 40 1 1 W
X QGND B11 -5150 -1550 300 U 40 40 1 1 W
X QGND C11 -5050 -1550 300 U 40 40 1 1 W
X QGND D11 -4950 -1550 300 U 40 40 1 1 W
X QGND E5 -4850 -1550 300 U 40 40 1 1 W
X QGND E6 -4750 -1550 300 U 40 40 1 1 W
X QGND E7 -4650 -1550 300 U 40 40 1 1 W
X QGND E8 -4550 -1550 300 U 40 40 1 1 W
X QGND E9 -4450 -1550 300 U 40 40 1 1 W
X QGND E10 -4350 -1550 300 U 40 40 1 1 W
X QGND E11 -4250 -1550 300 U 40 40 1 1 W
X QGND E12 -4150 -1550 300 U 40 40 1 1 W
X QGND E13 -4050 -1550 300 U 40 40 1 1 W
X QGND E14 -3950 -1550 300 U 40 40 1 1 W
X QGND E15 -3850 -1550 300 U 40 40 1 1 W
X QGND E16 -3750 -1550 300 U 40 40 1 1 W
X QGND F5 -3650 -1550 300 U 40 40 1 1 W
X QGND F6 -3550 -1550 300 U 40 40 1 1 W
X QGND F7 -3450 -1550 300 U 40 40 1 1 W
X QGND F8 -3350 -1550 300 U 40 40 1 1 W
X QGND F9 -3250 -1550 300 U 40 40 1 1 W
X QGND F10 -3150 -1550 300 U 40 40 1 1 W
X QGND F11 -3050 -1550 300 U 40 40 1 1 W
X QGND F12 -2950 -1550 300 U 40 40 1 1 W
X QGND F13 -2850 -1550 300 U 40 40 1 1 W
X QGND F14 -2750 -1550 300 U 40 40 1 1 W
X QGND F15 -2650 -1550 300 U 40 40 1 1 W
X QGND F16 -2550 -1550 300 U 40 40 1 1 W
X QGND G5 -2450 -1550 300 U 40 40 1 1 W
X QGND G10 -2350 -1550 300 U 40 40 1 1 W
X QGND G16 -2250 -1550 300 U 40 40 1 1 W
X QGND H5 -2150 -1550 300 U 40 40 1 1 W
X QGND H9 -2050 -1550 300 U 40 40 1 1 W
X QGND H10 -1950 -1550 300 U 40 40 1 1 W
X QGND H11 -1850 -1550 300 U 40 40 1 1 W
X QGND H15 -1750 -1550 300 U 40 40 1 1 W
X QGND H16 -1650 -1550 300 U 40 40 1 1 W
X QGND J5 -1550 -1550 300 U 40 40 1 1 W
X QGND J9 -1450 -1550 300 U 40 40 1 1 W
X QGND J10 -1350 -1550 300 U 40 40 1 1 W
X QGND J11 -1250 -1550 300 U 40 40 1 1 W
X QGND J15 -1150 -1550 300 U 40 40 1 1 W
X QGND J16 -1050 -1550 300 U 40 40 1 1 W
X QGND K1 -950 -1550 300 U 40 40 1 1 W
X QGND K2 -850 -1550 300 U 40 40 1 1 W
X QGND K3 -750 -1550 300 U 40 40 1 1 W
X QGND K4 -650 -1550 300 U 40 40 1 1 W
X QGND K5 -550 -1550 300 U 40 40 1 1 W
X QGND K8 -450 -1550 300 U 40 40 1 1 W
X QGND K9 -350 -1550 300 U 40 40 1 1 W
X QGND K10 -250 -1550 300 U 40 40 1 1 W
X QGND K11 -150 -1550 300 U 40 40 1 1 W
X QGND K13 -50 -1550 300 U 40 40 1 1 W
X QGND K14 50 -1550 300 U 40 40 1 1 W
X QGND K15 150 -1550 300 U 40 40 1 1 W
X QGND L5 250 -1550 300 U 40 40 1 1 W
X QGND L9 350 -1550 300 U 40 40 1 1 W
X QGND L10 450 -1550 300 U 40 40 1 1 W
X QGND L11 550 -1550 300 U 40 40 1 1 W
X QGND L12 650 -1550 300 U 40 40 1 1 W
X QGND L13 750 -1550 300 U 40 40 1 1 W
X QGND L14 850 -1550 300 U 40 40 1 1 W
X QGND L15 950 -1550 300 U 40 40 1 1 W
X QGND M8 1050 -1550 300 U 40 40 1 1 W
X QGND M9 1150 -1550 300 U 40 40 1 1 W
X QGND M10 1250 -1550 300 U 40 40 1 1 W
X QGND M11 1350 -1550 300 U 40 40 1 1 W
X QGND M12 1450 -1550 300 U 40 40 1 1 W
X QGND M13 1550 -1550 300 U 40 40 1 1 W
X QGND M14 1650 -1550 300 U 40 40 1 1 W
X QGND M15 1750 -1550 300 U 40 40 1 1 W
X QGND N9 1850 -1550 300 U 40 40 1 1 W
X QGND N12 1950 -1550 300 U 40 40 1 1 W
X QGND N13 2050 -1550 300 U 40 40 1 1 W
X QGND N15 2150 -1550 300 U 40 40 1 1 W
X QGND N16 2250 -1550 300 U 40 40 1 1 W
X QGND P5 2350 -1550 300 U 40 40 1 1 W
X QGND P13 2450 -1550 300 U 40 40 1 1 W
X QGND P14 2550 -1550 300 U 40 40 1 1 W
X QGND P15 2650 -1550 300 U 40 40 1 1 W
X QGND P16 2750 -1550 300 U 40 40 1 1 W
X QGND R5 2850 -1550 300 U 40 40 1 1 W
X QGND R8 2950 -1550 300 U 40 40 1 1 W
X QGND R9 3050 -1550 300 U 40 40 1 1 W
X QGND R10 3150 -1550 300 U 40 40 1 1 W
X QGND R11 3250 -1550 300 U 40 40 1 1 W
X QGND R12 3350 -1550 300 U 40 40 1 1 W
X QGND R13 3450 -1550 300 U 40 40 1 1 W
X QGND R14 3550 -1550 300 U 40 40 1 1 W
X QGND R15 3650 -1550 300 U 40 40 1 1 W
X QGND R16 3750 -1550 300 U 40 40 1 1 W
X QGND T5 3850 -1550 300 U 40 40 1 1 W
X QGND T6 3950 -1550 300 U 40 40 1 1 W
X QGND T7 4050 -1550 300 U 40 40 1 1 W
X QGND T8 4150 -1550 300 U 40 40 1 1 W
X QGND T9 4250 -1550 300 U 40 40 1 1 W
X QGND T10 4350 -1550 300 U 40 40 1 1 W
X QGND T11 4450 -1550 300 U 40 40 1 1 W
X QGND T12 4550 -1550 300 U 40 40 1 1 W
X QGND T13 4650 -1550 300 U 40 40 1 1 W
X QGND T14 4750 -1550 300 U 40 40 1 1 W
X QGND T15 4850 -1550 300 U 40 40 1 1 W
X QGND T16 4950 -1550 300 U 40 40 1 1 W
X QGND Y1 5050 -1550 300 U 40 40 1 1 W
X QGND Y20 5150 -1550 300 U 40 40 1 1 W
X QVDD G11 -1650 1550 300 D 40 40 1 1 W
X QVDD J8 -1550 1550 300 D 40 40 1 1 W
X QVDD J12 -1450 1550 300 D 40 40 1 1 W
X QVDD K6 -1350 1550 300 D 40 40 1 1 W
X QVDD K7 -1250 1550 300 D 40 40 1 1 W
X QVDD K12 -1150 1550 300 D 40 40 1 1 W
X QVDD M5 -1050 1550 300 D 40 40 1 1 W
X QVDD M6 -950 1550 300 D 40 40 1 1 W
X QVDD M7 -850 1550 300 D 40 40 1 1 W
X QVDD N8 -750 1550 300 D 40 40 1 1 W
X QVDD P8 -650 1550 300 D 40 40 1 1 W
X QVDD P9 -550 1550 300 D 40 40 1 1 W
X ADC_REF V11 5850 850 300 L 40 40 1 1 W
X NVCC_ADC W13 5850 750 300 L 40 40 1 1 W
X USBPHY1_UPLLVDD M17 5850 650 300 L 40 40 1 1 W
X USBPHY1_VDDA K16 5850 550 300 L 40 40 1 1 W
X USBPHY1_VDDA_BIAS K19 5850 450 300 L 40 40 1 1 W
X USBPHY2_VDD W18 5850 350 300 L 40 40 1 1 W
X OSC24M_VDD W16 5850 250 300 L 40 40 1 1 W
X UPLL_VDD L16 5850 150 300 L 40 40 1 1 W
X MPLL_VDD U18 5850 50 300 L 40 40 1 1 W
X NGND_ADC Y13 5850 -150 300 L 40 40 1 1 W
X USBPHY1_UPLLVSS N17 5850 -250 300 L 40 40 1 1 W
X USBPHY1_VSSA L19 5850 -350 300 L 40 40 1 1 W
X USBPHY1_VSSA_BIAS J17 5850 -450 300 L 40 40 1 1 W
X USBPHY2_VSS W17 5850 -550 300 L 40 40 1 1 W
X OSC24M_GND W15 5850 -650 300 L 40 40 1 1 W
X UPLL_GND M16 5850 -750 300 L 40 40 1 1 W
X MPLL_GND U17 5850 -850 300 L 40 40 1 1 W
S -1500 -1500 1500 1500 2 1 10 N
X EIM_DA_L[0] A18 -1800 1400 300 R 40 40 2 1 O
X EIM_DA_L[1] B17 -1800 1300 300 R 40 40 2 1 O
X EIM_DA_L[2] C17 -1800 1200 300 R 40 40 2 1 O
X EIM_DA_L[3] B18 -1800 1100 300 R 40 40 2 1 O
X EIM_DA_L[4] C20 -1800 1000 300 R 40 40 2 1 O
X EIM_DA_L[5] A19 -1800 900 300 R 40 40 2 1 O
X EIM_DA_L[6] C19 -1800 800 300 R 40 40 2 1 O
X EIM_DA_L[7] B19 -1800 700 300 R 40 40 2 1 O
X EIM_DA_H[8] D18 -1800 600 300 R 40 40 2 1 O
X EIM_DA_H[9] C18 -1800 500 300 R 40 40 2 1 O
X MA10 D16 -1800 400 300 R 40 40 2 1 O
X EIM_DA_H[11] D20 -1800 300 300 R 40 40 2 1 O
X EIM_DA_H[12] D17 -1800 200 300 R 40 40 2 1 O
X EIM_DA_H[13]/GPIO4[1]/LCDC_CLS D19 -1800 100 300 R 40 40 2 1 O
X DRAM_D[0] A12 1800 1400 300 L 40 40 2 1 B
X DRAM_D[1] C13 1800 1300 300 L 40 40 2 1 B
X DRAM_D[2] B13 1800 1200 300 L 40 40 2 1 B
X DRAM_D[3] D14 1800 1100 300 L 40 40 2 1 B
X DRAM_D[4] D13 1800 1000 300 L 40 40 2 1 B
X DRAM_D[5] A13 1800 900 300 L 40 40 2 1 B
X DRAM_D[6] D12 1800 800 300 L 40 40 2 1 B
X DRAM_D[7] A10 1800 700 300 L 40 40 2 1 B
X DRAM_D[8] B9 1800 600 300 L 40 40 2 1 B
X DRAM_D[9] D10 1800 500 300 L 40 40 2 1 B
X DRAM_D[10] B10 1800 400 300 L 40 40 2 1 B
X DRAM_D[11] C10 1800 300 300 L 40 40 2 1 B
X DRAM_D[12] C9 1800 200 300 L 40 40 2 1 B
X DRAM_D[13] A9 1800 100 300 L 40 40 2 1 B
X DRAM_D[14] D9 1800 0 300 L 40 40 2 1 B
X DRAM_D[15] A8 1800 -100 300 L 40 40 2 1 B
X EIM_SDBA1 A16 -1800 0 300 R 40 40 2 1 O
X EIM_SDBA0 B15 -1800 -100 300 R 40 40 2 1 O
X DRAM_DQM[0] C12 -1800 -200 300 R 40 40 2 1 O
X DRAM_DQM[1] C8 -1800 -300 300 R 40 40 2 1 O
X DRAM_RAS C14 -1800 -400 300 R 40 40 2 1 O
X DRAM_CAS C16 -1800 -500 300 R 40 40 2 1 O
X DRAM_SDWE A15 -1800 -600 300 R 40 40 2 1 O
X DRAM_SDCKE[0] D15 -1800 -700 300 R 40 40 2 1 O
X DRAM_SDCKE[1] C15 -1800 -800 300 R 40 40 2 1 O
X DRAM_SDCLK B14 -1800 -900 300 R 40 40 2 1 O
X DRAM_SDCLK_B A14 -1800 -1000 300 R 40 40 2 1 O
X DRAM_SDQS[0] B12 -1800 -1100 300 R 40 40 2 1 O
X DRAM_SDQS[1] B8 -1800 -1200 300 R 40 40 2 1 O
X EIM_CS2 B16 -1800 -1300 300 R 40 40 2 1 O
X EIM_CS3 A17 -1800 -1400 300 R 40 40 2 1 O
S -1900 -450 1900 450 3 1 10 N
X EIM_D[7]/GPIO4[13] J3 2200 350 300 L 40 40 3 1 B
X EIM_D[6]/GPIO4[14] H1 2200 250 300 L 40 40 3 1 B
X EIM_D[5]/GPIO4[15] G1 2200 150 300 L 40 40 3 1 B
X EIM_D[4]/GPIO4[16] G2 2200 50 300 L 40 40 3 1 B
X EIM_D[3]/GPIO4[17] G3 2200 -50 300 L 40 40 3 1 B
X EIM_D[2]/GPIO4[18] E1 2200 -150 300 L 40 40 3 1 B
X EIM_D[1]/GPIO4[19] F3 2200 -250 300 L 40 40 3 1 B
X EIM_D[0]/GPIO4[20] E3 2200 -350 300 L 40 40 3 1 B
X NANDF_CE0/CSPI1_SS3/GPIO3[22]/TRACE[3] D2 -2200 350 300 R 40 40 3 1 O
X NANDF_WE_B/GPIO3[26]/PIPESTAT[2] G4 -2200 250 300 R 40 40 3 1 O
X NANDF_RE_B/GPIO3[27]/PIPESTAT[1] C1 -2200 150 300 R 40 40 3 1 O
X NANDF_ALE/GPIO3[28]/PIPESTAT[0] F4 -2200 50 300 R 40 40 3 1 O
X NANDF_CLE/GPIO3[29]/TRACE[0] E4 -2200 -50 300 R 40 40 3 1 O
X NANDF_WP_B/GPIO3[30]/TRACE[1] H4 -2200 -150 300 R 40 40 3 1 O
X NANDF_RB/GPIO3[31]/TRACE[2] C2 -2200 -250 300 R 40 40 3 1 O
S -4900 -950 4900 950 4 1 10 N
X LCDC_LD[0]/SLCDC_DATA[0]/CSI_D[0]/ATA_DATA[0]/SIM1_CLK1/GPIO2[15]/USBH2_CLK/BT_MEM_CTRL[0] Y7 5200 850 300 L 40 40 4 1 O
X LCDC_LD[1]/SLCDC_DATA[1]/CSI_D[1]/ATA_DATA[1]/SIM1_RST1/GPIO2[16]/USBH2_DIR/BT_MEM_CTRL[1] V8 5200 750 300 L 40 40 4 1 O
X LCDC_LD[2]/SLCDC_DATA[2]/CSI_D[15]/ATA_DATA[2]/SIM1_VEN1/GPIO2_GPIO[17]/USBH2_STP/BT_MEM_TYPE[0] W7 5200 650 300 L 40 40 4 1 O
X LCDC_LD[3]/SLCDC_DATA[3]/CSI_D[14]/ATA_DATA[3]/SIM1_TX1/GPIO2[18]/USBH2_NXT/BT_MEM_TYPE[1] U8 5200 550 300 L 40 40 4 1 O
X LCDC_LD[4]/SLCDC_DATA[4]/CSI_D[13]/ATA_DATA[4]/SIM1_PD1/GPIO2[19]/USBH2_DATA[0]/BT_PAGE_SIZE[0] Y6 5200 450 300 L 40 40 4 1 O
X LCDC_LD[5]/SLCDC_DATA[5]/CSI_D[12]/ATA_DATA[5]/SIM1_RX1/GPIO1[19]/USBH2_DATA[1]/BT_PAGE_SIZE[1] V7 5200 350 300 L 40 40 4 1 O
X LCDC_LD[6]/SLCDC_DATA[6]/CSI_D[11]/ATA_DATA[6]/SIM2_CLK1/GPIO1[20]/USBH2_DATA[2]/BT_BUS_WIDTH[0] W6 5200 250 300 L 40 40 4 1 O
X LCDC_LD[7]/SLCDC_DATA[7]/CSI_D[10]/ATA_DATA[7]/SIM2_RST1/GPIO1[21]/USBH2_DATA[3]/BT_BUS_WIDTH[1] Y5 5200 150 300 L 40 40 4 1 O
X LCDC_LD[8]/SLCDC_DATA[8]/UART4_RXD_MUX/ATA_DATA[8]/AUD3_TXD/FEC_TX_ERR/ESDHC2_CMD/BT_USB_SRC[0] V6 5200 50 300 L 40 40 4 1 O
X LCDC_LD[9]/SLCDC_DATA[9]/UART4_TXD_MUX/ATA_DATA[9]/AUD3_RXD/FEC_COL/ESDHC2_CLK/BT_USB_SRC[1] W5 5200 -50 300 L 40 40 4 1 O
X LCDC_LD[10]/SLCDC_DATA[10]/UART4_RTS/ATA_DATA[10]/AUD3_TXC/FEC_RX_ERR/ESDHC2_DAT0/BT_MLC_SEL Y4 5200 -150 300 L 40 40 4 1 O
X LCDC_LD[11]/SLCDC_DATA[11]/UART4_CTS/ATA_DATA[11]/AUD3_TXFS/FEC_RDATA[2]/ESDHC2_DAT1/BT_SPARE_SIZE Y3 5200 -250 300 L 40 40 4 1 O
X LCDC_LD[12]/SLCDC_DATA[12]/CSPI2_MOSI/ATA_DATA[12]/KPP_ROW[6]/FEC_RDATA[3]/ESDHC2_DAT2/BT_SRC[0] V5 5200 -350 300 L 40 40 4 1 O
X LCDC_LD[13]/SLCDC_DATA[13]/CSPI2_MISO/ATA_DATA[13]/KPP_ROW[7]/FEC_TDATA[2]/ESDHC2_DAT3/BT_SRC[1] W4 5200 -450 300 L 40 40 4 1 O
X LCDC_LD[14]/SLCDC_DATA[14]/CSPI2_SCLK/ATA_DATA[14]/KPP_COL[6]/FEC_TDATA[3]/AUD3_RXC/BT_EEPROM_CFG V4 5200 -550 300 L 40 40 4 1 O
X LCDC_LD[15]/SLCDC_DATA[15]/CSPI2_RDY/ATA_DATA[15]/KPP_COL[7]/FEC_RX_CLK/AUD3_RXFS/BT_UART_SRC[0] W3 5200 -650 300 L 40 40 4 1 O
X EIM_D[15]/LCDC_LD[16]/GPIO4[5]/ESDHC1_DAT7 J2 5200 -750 300 L 40 40 4 1 O
X EIM_D[14]/LCDC_LD[17]/GPIO4[6]/ESDHC1_DAT6 J1 5200 -850 300 L 40 40 4 1 O
X LCDC_HSYN/I2C3_SCL/ATA_BUFFER_EN/SIM2_VEN1/GPIO1[22]/USBH2_DATA[4]/BT_UART_SRC[1] U7 -5200 850 300 R 40 40 4 1 O
X LCDC_VSYN/I2C3_SDA/ATA_DMARQ/SIM2_TX1/GPIO1[23]/USBH2_DATA[5]/BT_UART_SRC[2] U6 -5200 750 300 R 40 40 4 1 O
X LCDC_LSCLK/SLCDC_CS/ATA_DA_0/SIM2_PD1/GPIO1[24]/USBH2_DATA[6]/BT_LPB_FREQ[0] U5 -5200 650 300 R 40 40 4 1 O
X LCDC_OE_ACD/SLCDC_RS/CSPI2_SS0/ATA_DA_1/SIM2_RX1/GPIO1[25]/USBH2_DATA[7]/BT_LPB_FREQ[1] V3 -5200 550 300 R 40 40 4 1 O
X XP V14 -5200 450 300 R 40 40 4 1 I
X XN U13 -5200 350 300 R 40 40 4 1 I
X YP V13 -5200 250 300 R 40 40 4 1 I
X YN W12 -5200 150 300 R 40 40 4 1 I
X WIPER U14 -5200 50 300 R 40 40 4 1 I
X INAUX0 U11 -5200 -50 300 R 40 40 4 1 I
X INAUX1 V12 -5200 -150 300 R 40 40 4 1 I
X INAUX2 U12 -5200 -250 300 R 40 40 4 1 I
X LCDC_CONTRAST/GPT4_CAPIN1/CSPI2_SS1/ATA_DA_2/PWM4_PWMO/FEC_CRS/USBH2_PWR/WDOG_B U4 -5200 -350 300 R 40 40 4 1 O
S -4750 -450 4750 450 5 1 10 N
X ESDHC1_CMD/CSPI2_MOSI/FEC_RDATA[2]/SDMA_DBG_EVT_SEL/GPIO2[23]/SLCDC_DATA[0]/TRACE[10] K20 -5050 350 300 R 40 40 5 1 O
X ESDHC1_CLK/CSPI2_MISO/FEC_RDATA[3]/SDMA_DBG_STAT_0/GPIO2[24]/SLCDC_DATA[1]/TRACE[11] M20 -5050 250 300 R 40 40 5 1 O
X EIM_CS0/GPIO4[2] C3 -5050 150 300 R 40 40 5 1 B
X EIM_BCLK/GPIO4[4] D8 -5050 50 300 R 40 40 5 1 B
X ESDHC1_DAT0/CSPI2_SCLK/FEC_TDATA[2]/AUD7_TXFS/SDMA_DBG_STAT_1/GPIO2[25]/SLCDC_DATA[2]/TRACE[12] L20 -5050 -50 300 R 40 40 5 1 B
X ESDHC1_DAT1/CSPI2_RDY/FEC_TDATA[3]/AUD7_RXD/SDMA_DBG_STAT_2/GPIO2[26]/SLCDC_DATA[3]/TRACE[13] N20 -5050 -150 300 R 40 40 5 1 B
X ESDHC1_DAT2/CSPI2_SS0/FEC_RX_CLK/AUD7_RXC/SDMA_DBG_STAT_3/GPIO2[27]/SLCDC_DATA[4]/TRACE[14] M19 -5050 -250 300 R 40 40 5 1 B
X ESDHC1_DAT3/CSPI2_SS1/FEC_CRS/AUD7_RXFS/GPIO2[28]/SLCDC_DATA[5]/TRACE[15] J20 -5050 -350 300 R 40 40 5 1 B
S -3950 -650 3950 650 6 1 10 N
X UART1_RXD_MUX/UART2_DTR/LCDC_CLS/GPIO4[22]/SLCDC_DATA[8] U2 -4250 550 300 R 40 40 6 1 I
X UART1_TXD_MUX/UART2_DSR/LCDC_SPL/GPIO4[23]/SLCDC_DATA[9] U1 -4250 450 300 R 40 40 6 1 O
X UART1_RTS/CSI_D[0]/GPT3_CAPIN1/UART2_DCD/LCDC_PS/GPIO4[24]/SLCDC_DATA[10] T3 -4250 350 300 R 40 40 6 1 I
X UART1_CTS/CSI_D[1]/GPT3_CMPOUT1/UART2_RI/LCDC_REV/GPIO4[25]/SLCDC_DATA[11] T2 -4250 250 300 R 40 40 6 1 O
X KPP_ROW[0]/UART3_RXD_MUX/UART1_DTR/GPIO2[29]/SDMA_DBG_PC_0 N4 -4250 150 300 R 40 40 6 1 B
X KPP_ROW[1]/UART3_TXD_MUX/UART1_DSR/GPIO2[30]/SDMA_DBG_PC_1 R1 -4250 50 300 R 40 40 6 1 B
X KPP_ROW[2]/UART3_RTS/AUD5_RXC/CSI_D[0]/UART1_DCD/GPIO2[31]/SDMA_DBG_PC_2 P3 -4250 -50 300 R 40 40 6 1 B
X KPP_ROW[3]/UART3_CTS/AUD5_RXFS/CSI_D[1]/UART1_RI/GPIO3[0]/SDMA_DBG_PC_3 P2 -4250 -150 300 R 40 40 6 1 B
X UART2_RXD_MUX/ESDHC1_DAT7/GPIO4[26] P4 -4250 -250 300 R 40 40 6 1 I
X UART2_TXD_MUX/ESDHC1_DAT6/FEC_TX_ERR/GPIO4[27]/EXTDMA_0 T1 -4250 -350 300 R 40 40 6 1 O
X UART2_RTS/ESDHC1_DAT5/FEC_COL/GPT1_CAPIN1/DO_EPITO/GPIO4[28]/CSPI2_SS3/EXTDMA_1 R3 -4250 -450 300 R 40 40 6 1 I
X UART2_CTS/ESDHC1_DAT4/FEC_RX_ERR/GPT1_CMPOUT1/GPIO4[29]/CSPI3_SS3/EXTDMA_2 R2 -4250 -550 300 R 40 40 6 1 O
S -3700 -800 3700 800 7 1 10 N
X USBPHY1_VBUS K17 -4000 700 300 R 40 40 7 1 O
X USBPHY1_DP L18 -4000 600 300 R 40 40 7 1 O
X USBPHY1_DM K18 -4000 500 300 R 40 40 7 1 I
X USBPHY1_UID J18 -4000 400 300 R 40 40 7 1 I
X USBPHY1_RREF L17 -4000 300 300 R 40 40 7 1 I
X EIM_D[11]/LCDC_LD[20]/GPIO4[9]/USBOTG_PWR F1 -4000 200 300 R 40 40 7 1 O
X EIM_D[10]/LCDC_LD[21]/GPIO4[10]/USBOTG_OC F2 -4000 100 300 R 40 40 7 1 O
X USBPHY2_DP Y18 -4000 0 300 R 40 40 7 1 O
X USBPHY2_DM Y19 -4000 -100 300 R 40 40 7 1 I
X EIM_D[9]/LCDC_LD[22]/GPIO[11]/USBH2_PWR D1 -4000 -200 300 R 40 40 7 1 O
X EIM_D[8]/LCDC_LD[23]/GPIO4[12]/USBH2_OC E2 -4000 -300 300 R 40 40 7 1 O
X KPP_COL[0]/UART4_RXD_MUX/AUD5_TXD/GPIO3[1]/SDMA_DBG_PC_4 P1 -4000 -400 300 R 40 40 7 1 I
X KPP_COL[1]/UART4_TXD_MUX/AUD5_RXD/GPIO3[2]/SDMA_DBG_PC_5 N3 -4000 -500 300 R 40 40 7 1 O
X KPP_COL[2]/UART4_RTS/AUD5_TXC/GPIO3[3]/SDMA_DBG_PC_6/M3IF_CHOSEN_MASTER_1 N2 -4000 -600 300 R 40 40 7 1 I
X KPP_COL[3]/UART4_CTS/AUD5_TXFS/GPIO3[4]/SDMA_DBG_PC_7/M3IF_CHOSEN_MASTER_2 N1 -4000 -700 300 R 40 40 7 1 O
S -2050 -700 2050 700 8 1 10 N
X EIM_DA_H[10]/GPIO4[0] A2 -2350 600 300 R 40 40 8 1 B
X EIM_DA_H2[14]/GPIO2[0]/SIM1_CLK1/LCDC_SPL A3 -2350 500 300 R 40 40 8 1 B
X EIM_DA_H2[15]/GPIO2[1]/SIM1_RST1/LCDC_PS B4 -2350 400 300 R 40 40 8 1 B
X EIM_A[16]/GPIO2[2]/SIM1_VEN1/LCDC_REV C6 -2350 300 300 R 40 40 8 1 B
X EIM_A[17]/GPIO2[3]/SIM1_TX1/FEC_TX_ERR B5 -2350 200 300 R 40 40 8 1 B
X EIM_A[18]/GPIO2[4]/SIM1_PD1/FEC_COL D7 -2350 100 300 R 40 40 8 1 B
X EIM_A[19]/GPIO2[5]/SIM1_RX1/FEC_RX_ERR A4 -2350 0 300 R 40 40 8 1 B
X EIM_A[20]/GPIO2[6]/SIM2_CLK1/FEC_RDATA[2] B6 -2350 -100 300 R 40 40 8 1 B
X EIM_A[21]/GPIO2[7]/SIM2_RST1/FEC_RDATA[3] C7 -2350 -200 300 R 40 40 8 1 B
X EIM_A[22]/GPIO2[8]/SIM2_VEN1/FEC_TDATA[2] A5 -2350 -300 300 R 40 40 8 1 B
X EIM_A[23]/GPIO2[9]/SIM2_TX1/FEC_TDATA[3] A6 -2350 -400 300 R 40 40 8 1 B
X EIM_A[24]/GPIO2[10]/SIM2_PD1/FEC_RX_CLK B7 -2350 -500 300 R 40 40 8 1 B
X EIM_A[25]/GPIO2[11]/SIM2_RX1/FEC_CRS A7 -2350 -600 300 R 40 40 8 1 B
S -2600 -450 2600 450 9 1 10 N
X TCK V10 -2900 350 300 R 40 40 9 1 I
X RTCK/OWIRE_LINE/ESDHC2_DAT7/GPIO3[14]/SDMA_DBG_PC_13 W10 -2900 250 300 R 40 40 9 1 O
X TMS Y9 -2900 150 300 R 40 40 9 1 B
X TDI W9 -2900 50 300 R 40 40 9 1 I
X TDO Y8 -2900 -50 300 R 40 40 9 1 O
X TRSTB V9 -2900 -150 300 R 40 40 9 1 I
X DE_B/GPIO2[20] W8 -2900 -250 300 R 40 40 9 1 I
X MOD U9 -2900 -350 300 R 40 40 9 1 I
S -4500 -1450 4500 1450 10 1 10 N
X EIM_EB0_B/AUD4_TXD/GPIO2[12]/CSPI3_SS0 B3 -4800 1350 300 R 40 40 10 1 B
X EIM_EB1_B/AUD4_RXD/GPIO2[13]/CSPI3_SS1 C5 -4800 1250 300 R 40 40 10 1 B
X EIM_OE/AUD4_TXC/GPIO2[14] D6 -4800 1150 300 R 40 40 10 1 B
X EIM_CS1/NANDF_CE3/GPIO4[3] D3 -4800 1050 300 R 40 40 10 1 B
X PWM1_PWMO/GPT4_CMPOUT1/GPIO1[26]/USBH2_OC/LPB_FREQ[2] W2 -4800 950 300 R 40 40 10 1 B
X EIM_RW/AUD4_TXFS/GPIO3[25 C4 -4800 850 300 R 40 40 10 1 B
X EIM_D[12]/LCDC_LD[19]/GPIO4[8]/ESDHC1_DAT4 H3 -4800 750 300 R 40 40 10 1 B
X EIM_D[13]/LCDC_LD[18]/GPIO4[7]/ESDHC1_DAT5 H2 -4800 650 300 R 40 40 10 1 O
X CSI_D[2]/UART5_RXD_MUX/ESDHC2_DAT4/ESAI_SCKR/SIM1_CLK0/GPIO1[27]/USBOTG_DATA[0]/CSPI3_MOSI F18 -4800 550 300 R 40 40 10 1 B
X CSI_D[3]/UART5_TXD_MUX/ESDHC2_DAT5/ESAI_FSR/SIM1_RST0/GPIO1[28]/USBOTG_DATA[1]/CSPI3_MISO E19 -4800 450 300 R 40 40 10 1 B
X CSI_D[4]/UART5_RTS/ESDHC2_DAT6/ESAI_HCKR/SIM1_VEN0/GPIO1[29]/USBOTG_DATA[2]/CSPI3_SCLK F19 -4800 350 300 R 40 40 10 1 B
X CSI_D[5]/UART5_CTS/ESDHC2_DAT7/ESAI_SCKT/SIM1_TX0/GPIO1[30]/USBOTG_DATA[3]/CSPI3_RDY G18 -4800 250 300 R 40 40 10 1 B
X CSI_D[6]/KPP_ROW[6]/ESDHC2_CMD/ESAI_FST/SIM1_PD0/GPIO1[31]/USBOTG_DATA[4]/CSPI3_SS0 E20 -4800 150 300 R 40 40 10 1 B
X CSI_D[7]/KPP_ROW[7]/ESDHC2_CLK/ESAI_HCKT/SIM1_RX0/GPIO1[6]/USBOTG_DATA[5]/CSPI3_SS1 E18 -4800 50 300 R 40 40 10 1 B
X CSI_D[8]/KPP_COL[6]/AUD6_RXC/ESAI_TX5_RX0/SIM2_CLK0/GPIO1[7]/USBOTG_DATA[6]/CSPI3_SS2 G19 -4800 -50 300 R 40 40 10 1 B
X CSI_D[9]/KPP_COL[7]/AUD6_RXFS/TX4_RX1/SIM2_RST0/GPIO4[21]/USBOTG_DATA[7]/CSPI3_SS3 F20 -4800 -150 300 R 40 40 10 1 B
X CSI_MCLK/AUD6_TXD/ESDHC2_DAT0/ESAI_TX3_RX2/SIM2_VEN0/GPIO1[8]/USBOTG_DIR/BT_RES[0] H18 -4800 -250 300 R 40 40 10 1 B
X CSI_VSYNC/AUD6_RXD/ESDHC2_DAT1/ESAI_TX2_RX3/SIM2_TX0/GPIO1[9]/USBOTG_STP/BT_RES[1] G20 -4800 -350 300 R 40 40 10 1 B
X CSI_HSYNC/AUD6_TXC/ESDHC2_DAT2/ESAI_TX1/SIM2_PD0/GPIO1[10]/USBOTG_NXT/BT_RES[2] H19 -4800 -450 300 R 40 40 10 1 B
X CSI_PIXCLK/AUD6_TXFS/ESDHC2_DAT3/ESAI_TX0/SIM2_RX0/GPIO1[11]/USBOTG_CLK/BT_RES[3] H20 -4800 -550 300 R 40 40 10 1 B
X I2C1_SCL/GPIO1[12]/SLCDC_DATA[6] F17 -4800 -650 300 R 40 40 10 1 B
X I2C1_SDA/GPIO1[13]/SLCDC_DATA[7] G17 -4800 -750 300 R 40 40 10 1 B
X CSPI1_MOSI/UART3_RXD_MUX/SDMA_DBG_EVT_0/GPIO1[14]/SLCDC_DATA[12]/TRACE[4] T4 -4800 -850 300 R 40 40 10 1 B
X CSPI1_MISO/UART3_TXD_MUX/SDMA_DBG_EVT_1/GPIO1[15]/SLCDC_DATA[13]/TRACE[5] W1 -4800 -950 300 R 40 40 10 1 B
X CSPI1_SS0/LCDC_LD[16]/PWM2_PWMO/SDMA_DBG_EVT_2/GPIO1[16]/SLCDC_CS/TRACE[6] R4 -4800 -1050 300 R 40 40 10 1 B
X CSPI1_SS1/I2C3_SDA/UART3_RTS/SDMA_DBG_EVT_3/GPIO1[17]/SLCDC_RS/TRACE[7] V2 -4800 -1150 300 R 40 40 10 1 B
X CSPI1_SCLK/UART3_CTS/SDMA_DBG_EVT_4/GPIO1[18]/SLCDC_DATA[14]/TRACE[8] U3 -4800 -1250 300 R 40 40 10 1 B
X CSPI1_RDY/SDMA_DBG_EVT_5/GPIO2[22]/SLCDC_DATA[15]/TRACE[9] V1 -4800 -1350 300 R 40 40 10 1 B
X EIM_ECB/UART5_TXD_MUX/GPIO3[23]/CSPI3_SCLK B2 4800 1350 300 L 40 40 10 1 B
X EIM_LBA/UART5_RXD_MUX/GPIO3[24]/CSPI3_RDY B1 4800 1250 300 L 40 40 10 1 B
X EIM_CS4/NANDF_CE1/UART5_CTS/AUD4_RXC/GPIO3[20]/CSPI3_MOSI/TRYSYNC D5 4800 1150 300 L 40 40 10 1 B
X EIM_CS5/NANDF_CE2/DTACK_B/UART5_RTS/AUD4_RXFS/GPIO3[21]/CSPI3_MISO/TRCLK D4 4800 1050 300 L 40 40 10 1 B
X FEC_MDC/ESDHC2_CMD/AUD4_TXD/ATA_DIOR/GPIO3[5]/SDMA_DBG_PC_8/LCDC_LD[16] L1 4800 950 300 L 40 40 10 1 B
X FEC_MDIO/ESDHC2_CLK/AUD4_RXD/ATA_DIOW/GPIO3[6]/SDMA_DBG_PC_9/LCDC_LD[17] L2 4800 850 300 L 40 40 10 1 B
X FEC_TDATA[0]/ESDHC2_DAT0/AUD4_TXC/ATA_DMACK/GPIO3[7]/SDMA_DBG_PC_10/LCDC_LD[18] L3 4800 750 300 L 40 40 10 1 B
X FEC_TDATA[1]/ESDHC2_DAT1/AUD4_TXFS/ATA_RESET_B/GPIO3[8]/SDMA_DBG_PC_11/LCDC_LD[19] J4 4800 650 300 L 40 40 10 1 B
X FEC_TX_EN/ESDHC2_DAT2/AUD4_RXC/ATA_IORDY/CAN1_TXCAN/GPIO3_GPIO[9]/KPP_ROW[4]/LCDC_LD[20] M2 4800 550 300 L 40 40 10 1 B
X FEC_RDATA[0]/ESDHC2_DAT3/AUD4_RXFS/ATA_INTRQ/CAN1_RXCAN/GPIO3[10]/KPP_ROW[5]/LCDC_LD[21] M1 4800 450 300 L 40 40 10 1 B
X FEC_RDATA[1]/I2C2_SCL/ESDHC2_DAT4/ATA_CS0/CAN2_TXCAN/GPIO3[11]/KPP_COL[4]/LCDC_LD[22] M4 4800 350 300 L 40 40 10 1 B
X FEC_RX_DV/I2C2_SDA/ESDHC2_DAT5/ATA_CS1/CAN2_RXCAN/GPIO3[12]/KPP_COL[5]/LCDC_LD[23] M3 4800 250 300 L 40 40 10 1 B
X FEC_TX_CLK/PWM3_PWMO/ESDHC2_DAT6/LCDC_LD[16]/GPIO3[13]/SDMA_DBG_PC_12/M3IF_CHOSEN_MASTER_0 L4 4800 150 300 L 40 40 10 1 B
X GPIO1[0]/PWM2_PWMO/USBOTG_PWR/KPP_ROW[4]/I2C3_SCL/CAN1_TXCAN/INT_MUX_OUT N19 4800 50 300 L 40 40 10 1 B
X GPIO1[1]/PWM3_PWMO/USBOTG_OC/KPP_ROW[5]/I2C3_SDA/CAN1_RXCAN N18 4800 -50 300 L 40 40 10 1 B
X GPIO1[2]/PWM4_PWMO/I2C2_SCL/KPP_COL[4]/GPT2_CAPIN1/CSPI1_SS2/CAN2_TXCAN/CSPI2_SS2 P17 4800 -150 300 L 40 40 10 1 B
X GPIO1[3]/WDOG_B/I2C2_SDA/KPP_COL[5]/GPT2_CMPOUT1/CAN2_RXCAN/CSPI3_SS2 P19 4800 -250 300 L 40 40 10 1 B
X GPIO1[4]/I2C3_SCL/LCDC_LD[16]/AUD7_TXD/UART4_RXD_MUX/CTI_TRIG_IN0_6 P18 4800 -350 300 L 40 40 10 1 B
X GPIO1[5]/LCDC_LD[17]/DO_EPITO/AUD7_TXC/UART4_TXD_MUX/CTI_TRIG_OUT0_6 R19 4800 -450 300 L 40 40 10 1 B
S -2350 -1100 2350 1100 11 1 10 N
X EXT_ARMCLK/GPIO3[15] R20 2650 1000 300 L 40 40 11 1 U
X UPLL_BYPCLK/GPIO3[16] U20 2650 900 300 L 40 40 11 1 U
X VSTBY_REQ/AUD7_TXFS/GPIO3[17]/UART4_RTS R18 2650 800 300 L 40 40 11 1 U
X HRESET_B/VSTBY_ACK/CSPI1_SS3/DO_EPITO/GPIO3[18] T20 2650 700 300 L 40 40 11 1 U
X POWER_FAIL_INT/AUD7_RXD/GPIO3[19]/UART4_CTS T19 2650 600 300 L 40 40 11 1 U
X RESET_B T18 2650 500 300 L 40 40 11 1 I
X POR_B U19 2650 400 300 L 40 40 11 1 U
X CLKO/GPIO2[21] V20 2650 300 300 L 40 40 11 1 O
X BOOT_MODE[0]/GPIO4[30] V19 2650 200 300 L 40 40 11 1 U
X BOOT_MODE[1]/GPIO4[31] W20 2650 100 300 L 40 40 11 1 U
X CLK_SEL W19 2650 0 300 L 40 40 11 1 I
X TEST_MODE V18 2650 -100 300 L 40 40 11 1 U
X EXTAL24M Y15 2650 -200 300 L 40 40 11 1 I
X XTAL24M Y16 2650 -300 300 L 40 40 11 1 I
X EXT32K Y11 2650 -400 300 L 40 40 11 1 I
X XTAL32K Y10 2650 -500 300 L 40 40 11 1 I
X TAMPER_A N10 2650 -600 300 L 40 40 11 1 U
X TAMPER_B N11 2650 -700 300 L 40 40 11 1 U
X MESH_C P11 2650 -800 300 L 40 40 11 1 U
X MESH_D P12 2650 -900 300 L 40 40 11 1 U
X OSC_BYP Y12 2650 -1000 300 L 40 40 11 1 U
S -500 -800 500 800 12 1 10 N
X NC_BGA_B20 B20 800 700 300 L 40 40 12 1 NX
X NC_BGA_E17 E17 800 600 300 L 40 40 12 1 NX
X NC_BGA_H17 H17 800 500 300 L 40 40 12 1 NX
X NC_BGA_J19 J19 800 400 300 L 40 40 12 1 NX
X NC_BGA_M18 M18 800 300 300 L 40 40 12 1 NX
X NC_BGA_P20 P20 800 200 300 L 40 40 12 1 NX
X NC_BGA_U15 U15 800 100 300 L 40 40 12 1 NX
X NC_BGA_U16 U16 800 0 300 L 40 40 12 1 NX
X NC_BGA_V15 V15 800 -100 300 L 40 40 12 1 NX
X NC_BGA_V16 V16 800 -200 300 L 40 40 12 1 NX
X NC_BGA_V17 V17 800 -300 300 L 40 40 12 1 NX
X NC_BGA_W14 W14 800 -400 300 L 40 40 12 1 NX
X NC_BGA_Y2 Y2 800 -500 300 L 40 40 12 1 NX
X NC_BGA_Y14 Y14 800 -600 300 L 40 40 12 1 NX
X NC_BGA_Y17 Y17 800 -700 300 L 40 40 12 1 NX
ENDDRAW
ENDDEF
