#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14dea6ee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14dea7a40 .scope module, "tb_e2e_conv2d" "tb_e2e_conv2d" 3 15;
 .timescale -9 -12;
P_0x14de99b50 .param/l "ARRAY_SIZE" 0 3 17, +C4<00000000000000000000000000000100>;
P_0x14de99b90 .param/l "CLK" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x14de99bd0 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x14de99c10 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x14de99c50 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
v0x6000024b29a0_0 .net "axi_araddr", 39 0, L_0x600003dec690;  1 drivers
v0x6000024b2a30_0 .net "axi_arlen", 7 0, L_0x600003dec700;  1 drivers
v0x6000024b2ac0_0 .var "axi_arready", 0 0;
v0x6000024b2b50_0 .net "axi_arvalid", 0 0, L_0x600003dec7e0;  1 drivers
v0x6000024b2be0_0 .net "axi_awaddr", 39 0, L_0x600003dec3f0;  1 drivers
v0x6000024b2c70_0 .net "axi_awlen", 7 0, L_0x600003dec460;  1 drivers
v0x6000024b2d00_0 .var "axi_awready", 0 0;
v0x6000024b2d90_0 .net "axi_awvalid", 0 0, L_0x600003dec4d0;  1 drivers
L_0x15009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000024b2e20_0 .net "axi_bready", 0 0, L_0x15009a968;  1 drivers
v0x6000024b2eb0_0 .var "axi_bresp", 1 0;
v0x6000024b2f40_0 .var "axi_bvalid", 0 0;
v0x6000024b2fd0_0 .var "axi_rdata", 255 0;
v0x6000024b3060_0 .var "axi_rlast", 0 0;
v0x6000024b30f0_0 .net "axi_rready", 0 0, L_0x600003dec850;  1 drivers
v0x6000024b3180_0 .var "axi_rvalid", 0 0;
v0x6000024b3210_0 .net "axi_wdata", 255 0, L_0x600003dec540;  1 drivers
v0x6000024b32a0_0 .net "axi_wlast", 0 0, L_0x600003dec5b0;  1 drivers
v0x6000024b3330_0 .var "axi_wready", 0 0;
v0x6000024b33c0_0 .net "axi_wvalid", 0 0, L_0x600003dec620;  1 drivers
v0x6000024b3450_0 .var "clk", 0 0;
v0x6000024b34e0_0 .var/i "errors", 31 0;
v0x6000024b3570_0 .var "global_sync_in", 0 0;
v0x6000024b3600_0 .var/i "i", 31 0;
v0x6000024b3690_0 .var "noc_rx_addr", 19 0;
v0x6000024b3720_0 .var "noc_rx_data", 255 0;
v0x6000024b37b0_0 .var "noc_rx_is_instr", 0 0;
v0x6000024b3840_0 .net "noc_rx_ready", 0 0, L_0x6000027faf80;  1 drivers
v0x6000024b38d0_0 .var "noc_rx_valid", 0 0;
L_0x15009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024b3960_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  1 drivers
L_0x15009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024b39f0_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  1 drivers
v0x6000024b3a80_0 .var "noc_tx_ready", 0 0;
L_0x15009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024b3b10_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  1 drivers
v0x6000024b3ba0_0 .var "row0", 255 0;
v0x6000024b3c30_0 .var "row1", 255 0;
v0x6000024b3cc0_0 .var "row2", 255 0;
v0x6000024b3d50_0 .var "row3", 255 0;
v0x6000024b3de0_0 .var "rst_n", 0 0;
v0x6000024b3e70_0 .var "sync_grant", 0 0;
v0x6000024b3f00_0 .net "sync_request", 0 0, L_0x600003de0540;  1 drivers
v0x6000024bc000_0 .net "tpc_busy", 0 0, L_0x600003de0700;  1 drivers
v0x6000024bc090_0 .net "tpc_done", 0 0, L_0x600003de05b0;  1 drivers
v0x6000024bc120_0 .net "tpc_error", 0 0, L_0x600003de04d0;  1 drivers
v0x6000024bc1b0_0 .var "tpc_start", 0 0;
v0x6000024bc240_0 .var "tpc_start_pc", 19 0;
E_0x6000003ae400 .event negedge, v0x6000024d43f0_0;
S_0x14dea7640 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x14dea7a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14e010c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x14e010c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x14e010c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x14e010cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x14e010d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x14e010d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x14e010d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x14e010dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x14e010e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x14e010e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x14e010e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x14e010ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x14e010f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x14e010f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x14e010f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x14e010fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x14e011000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600003de1500 .functor BUFZ 1, v0x6000024b0120_0, C4<0>, C4<0>, C4<0>;
L_0x600003dfaed0 .functor OR 1, L_0x6000027ffca0, L_0x6000027ffe80, C4<0>, C4<0>;
L_0x600003dfaa70 .functor AND 1, L_0x600003dfb330, L_0x600003dfaed0, C4<1>, C4<1>;
L_0x600003dfaa00 .functor BUFZ 1, v0x6000024b1170_0, C4<0>, C4<0>, C4<0>;
L_0x600003dfa990 .functor BUFZ 1, v0x6000024b0c60_0, C4<0>, C4<0>, C4<0>;
L_0x600003deca10 .functor AND 1, v0x6000024b38d0_0, L_0x6000027faf80, C4<1>, C4<1>;
L_0x600003deca80 .functor AND 1, L_0x600003deca10, L_0x6000027fb020, C4<1>, C4<1>;
v0x6000024b60a0_0 .net *"_ivl_24", 19 0, L_0x6000027ff5c0;  1 drivers
L_0x15009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b6130_0 .net *"_ivl_27", 3 0, L_0x15009a530;  1 drivers
v0x6000024b61c0_0 .net *"_ivl_28", 19 0, L_0x6000027ff660;  1 drivers
L_0x15009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024b6250_0 .net *"_ivl_31", 14 0, L_0x15009a578;  1 drivers
L_0x15009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000024b62e0_0 .net/2u *"_ivl_34", 2 0, L_0x15009a5c0;  1 drivers
v0x6000024b6370_0 .net *"_ivl_38", 19 0, L_0x6000027ff840;  1 drivers
L_0x15009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b6400_0 .net *"_ivl_41", 3 0, L_0x15009a608;  1 drivers
v0x6000024b6490_0 .net *"_ivl_42", 19 0, L_0x6000027ff8e0;  1 drivers
L_0x15009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b6520_0 .net *"_ivl_45", 3 0, L_0x15009a650;  1 drivers
L_0x15009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024b65b0_0 .net/2u *"_ivl_48", 2 0, L_0x15009a698;  1 drivers
v0x6000024b6640_0 .net *"_ivl_52", 19 0, L_0x6000027ffac0;  1 drivers
L_0x15009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b66d0_0 .net *"_ivl_55", 3 0, L_0x15009a6e0;  1 drivers
v0x6000024b6760_0 .net *"_ivl_56", 19 0, L_0x6000027ffb60;  1 drivers
L_0x15009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024b67f0_0 .net *"_ivl_59", 3 0, L_0x15009a728;  1 drivers
L_0x15009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000024b6880_0 .net *"_ivl_63", 127 0, L_0x15009a770;  1 drivers
v0x6000024b6910_0 .net *"_ivl_65", 127 0, L_0x6000027ffd40;  1 drivers
L_0x15009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024b69a0_0 .net/2u *"_ivl_68", 2 0, L_0x15009a7b8;  1 drivers
v0x6000024b6a30_0 .net *"_ivl_70", 0 0, L_0x6000027ffca0;  1 drivers
L_0x15009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000024b6ac0_0 .net/2u *"_ivl_72", 2 0, L_0x15009a800;  1 drivers
v0x6000024b6b50_0 .net *"_ivl_74", 0 0, L_0x6000027ffe80;  1 drivers
v0x6000024b6be0_0 .net *"_ivl_77", 0 0, L_0x600003dfaed0;  1 drivers
v0x6000024b6c70_0 .net *"_ivl_87", 0 0, L_0x600003deca10;  1 drivers
v0x6000024b6d00_0 .net *"_ivl_89", 0 0, L_0x6000027fb020;  1 drivers
v0x6000024b6d90_0 .var "act_data_d", 31 0;
v0x6000024b6e20_0 .var "act_valid_d", 0 0;
v0x6000024b6eb0_0 .var "act_valid_d2", 0 0;
v0x6000024b6f40_0 .net "axi_araddr", 39 0, L_0x600003dec690;  alias, 1 drivers
v0x6000024b6fd0_0 .net "axi_arlen", 7 0, L_0x600003dec700;  alias, 1 drivers
v0x6000024b7060_0 .net "axi_arready", 0 0, v0x6000024b2ac0_0;  1 drivers
v0x6000024b70f0_0 .net "axi_arvalid", 0 0, L_0x600003dec7e0;  alias, 1 drivers
v0x6000024b7180_0 .net "axi_awaddr", 39 0, L_0x600003dec3f0;  alias, 1 drivers
v0x6000024b7210_0 .net "axi_awlen", 7 0, L_0x600003dec460;  alias, 1 drivers
v0x6000024b72a0_0 .net "axi_awready", 0 0, v0x6000024b2d00_0;  1 drivers
v0x6000024b7330_0 .net "axi_awvalid", 0 0, L_0x600003dec4d0;  alias, 1 drivers
v0x6000024b73c0_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x6000024b7450_0 .net "axi_bresp", 1 0, v0x6000024b2eb0_0;  1 drivers
v0x6000024b74e0_0 .net "axi_bvalid", 0 0, v0x6000024b2f40_0;  1 drivers
v0x6000024b7570_0 .net "axi_rdata", 255 0, v0x6000024b2fd0_0;  1 drivers
v0x6000024b7600_0 .net "axi_rlast", 0 0, v0x6000024b3060_0;  1 drivers
v0x6000024b7690_0 .net "axi_rready", 0 0, L_0x600003dec850;  alias, 1 drivers
v0x6000024b7720_0 .net "axi_rvalid", 0 0, v0x6000024b3180_0;  1 drivers
v0x6000024b77b0_0 .net "axi_wdata", 255 0, L_0x600003dec540;  alias, 1 drivers
v0x6000024b7840_0 .net "axi_wlast", 0 0, L_0x600003dec5b0;  alias, 1 drivers
v0x6000024b78d0_0 .net "axi_wready", 0 0, v0x6000024b3330_0;  1 drivers
v0x6000024b7960_0 .net "axi_wvalid", 0 0, L_0x600003dec620;  alias, 1 drivers
v0x6000024b79f0_0 .net "clk", 0 0, v0x6000024b3450_0;  1 drivers
v0x6000024b7a80_0 .net "dma_lcp_done", 0 0, L_0x600003dec1c0;  1 drivers
v0x6000024b7b10_0 .net "dma_lcp_ready", 0 0, L_0x6000027fa080;  1 drivers
v0x6000024b7ba0_0 .net "dma_sram_addr", 19 0, v0x6000024d4ea0_0;  1 drivers
v0x6000024b7c30_0 .net "dma_sram_rdata", 255 0, L_0x600003dec9a0;  1 drivers
v0x6000024b7cc0_0 .net "dma_sram_re", 0 0, L_0x600003dec380;  1 drivers
v0x6000024b7d50_0 .net "dma_sram_ready", 0 0, L_0x6000027faee0;  1 drivers
v0x6000024b7de0_0 .net "dma_sram_wdata", 255 0, L_0x600003dec2a0;  1 drivers
v0x6000024b7e70_0 .net "dma_sram_we", 0 0, L_0x600003dec310;  1 drivers
v0x6000024b7f00_0 .net "global_sync_in", 0 0, v0x6000024b3570_0;  1 drivers
v0x6000024b0000 .array "instr_mem", 4095 0, 127 0;
v0x6000024b0090_0 .var "instr_rdata_reg", 127 0;
v0x6000024b0120_0 .var "instr_valid_reg", 0 0;
v0x6000024b01b0_0 .net "lcp_dma_cmd", 127 0, v0x6000024d6a30_0;  1 drivers
v0x6000024b0240_0 .net "lcp_dma_valid", 0 0, L_0x600003de07e0;  1 drivers
v0x6000024b02d0_0 .net "lcp_imem_addr", 19 0, L_0x600003de12d0;  1 drivers
v0x6000024b0360_0 .net "lcp_imem_data", 127 0, v0x6000024b0090_0;  1 drivers
v0x6000024b03f0_0 .net "lcp_imem_re", 0 0, L_0x600003de1340;  1 drivers
v0x6000024b0480_0 .net "lcp_imem_valid", 0 0, L_0x600003de1500;  1 drivers
v0x6000024b0510_0 .net "lcp_mxu_cmd", 127 0, v0x6000024d7720_0;  1 drivers
v0x6000024b05a0_0 .net "lcp_mxu_valid", 0 0, L_0x600003de0af0;  1 drivers
v0x6000024b0630_0 .net "lcp_vpu_cmd", 127 0, v0x6000024d0360_0;  1 drivers
v0x6000024b06c0_0 .net "lcp_vpu_valid", 0 0, L_0x600003de08c0;  1 drivers
v0x6000024b0750_0 .net "mxu_a_addr", 19 0, L_0x6000027ff980;  1 drivers
v0x6000024b07e0_0 .net "mxu_a_rdata", 255 0, L_0x600003dec8c0;  1 drivers
v0x6000024b0870_0 .net "mxu_a_re", 0 0, L_0x6000027ffa20;  1 drivers
v0x6000024b0900_0 .net "mxu_a_ready", 0 0, L_0x6000027fada0;  1 drivers
v0x6000024b0990_0 .net "mxu_cfg_k", 15 0, L_0x6000027f1900;  1 drivers
v0x6000024b0a20_0 .net "mxu_cfg_m", 15 0, L_0x6000027f17c0;  1 drivers
v0x6000024b0ab0_0 .net "mxu_cfg_n", 15 0, L_0x6000027f1860;  1 drivers
v0x6000024b0b40_0 .var "mxu_col_cnt", 4 0;
v0x6000024b0bd0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000024b0c60_0 .var "mxu_done_reg", 0 0;
v0x6000024b0cf0_0 .net "mxu_dst_addr", 15 0, L_0x6000027f15e0;  1 drivers
v0x6000024b0d80_0 .net "mxu_lcp_done", 0 0, L_0x600003dfa990;  1 drivers
v0x6000024b0e10_0 .net "mxu_lcp_ready", 0 0, L_0x600003dfaa00;  1 drivers
v0x6000024b0ea0_0 .net "mxu_o_addr", 19 0, L_0x6000027ffc00;  1 drivers
v0x6000024b0f30_0 .net "mxu_o_ready", 0 0, L_0x6000027fae40;  1 drivers
v0x6000024b0fc0_0 .net "mxu_o_wdata", 255 0, L_0x6000027ffde0;  1 drivers
v0x6000024b1050_0 .net "mxu_o_we", 0 0, L_0x600003dfaa70;  1 drivers
v0x6000024b10e0_0 .var "mxu_out_cnt", 15 0;
v0x6000024b1170_0 .var "mxu_ready_reg", 0 0;
v0x6000024b1200_0 .net "mxu_src0_addr", 15 0, L_0x6000027f1680;  1 drivers
v0x6000024b1290_0 .net "mxu_src1_addr", 15 0, L_0x6000027f1720;  1 drivers
v0x6000024b1320_0 .var "mxu_start_array", 0 0;
v0x6000024b13b0_0 .var "mxu_start_array_d", 0 0;
v0x6000024b1440_0 .var "mxu_state", 2 0;
v0x6000024b14d0_0 .net "mxu_subop", 7 0, L_0x6000027f1540;  1 drivers
v0x6000024b1560_0 .net "mxu_w_addr", 19 0, L_0x6000027ff700;  1 drivers
v0x6000024b15f0_0 .net "mxu_w_rdata", 255 0, v0x6000024cb9f0_0;  1 drivers
v0x6000024b1680_0 .net "mxu_w_re", 0 0, L_0x6000027ff7a0;  1 drivers
v0x6000024b1710_0 .net "mxu_w_ready", 0 0, L_0x6000027fac60;  1 drivers
v0x6000024b17a0_0 .net "noc_data_write", 0 0, L_0x600003deca80;  1 drivers
v0x6000024b1830_0 .net "noc_rx_addr", 19 0, v0x6000024b3690_0;  1 drivers
v0x6000024b18c0_0 .net "noc_rx_data", 255 0, v0x6000024b3720_0;  1 drivers
v0x6000024b1950_0 .net "noc_rx_is_instr", 0 0, v0x6000024b37b0_0;  1 drivers
v0x6000024b19e0_0 .net "noc_rx_ready", 0 0, L_0x6000027faf80;  alias, 1 drivers
v0x6000024b1a70_0 .net "noc_rx_valid", 0 0, v0x6000024b38d0_0;  1 drivers
v0x6000024b1b00_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  alias, 1 drivers
v0x6000024b1b90_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  alias, 1 drivers
v0x6000024b1c20_0 .net "noc_tx_ready", 0 0, v0x6000024b3a80_0;  1 drivers
v0x6000024b1cb0_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  alias, 1 drivers
v0x6000024b1d40_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  1 drivers
v0x6000024b1dd0_0 .net "sync_grant", 0 0, v0x6000024b3e70_0;  1 drivers
v0x6000024b1e60_0 .net "sync_request", 0 0, L_0x600003de0540;  alias, 1 drivers
v0x6000024b1ef0_0 .net "systolic_busy", 0 0, L_0x600003dfbbf0;  1 drivers
v0x6000024b1f80_0 .net "systolic_done", 0 0, L_0x6000027ff0c0;  1 drivers
v0x6000024b2010_0 .net "systolic_result", 127 0, L_0x6000027fec60;  1 drivers
v0x6000024b20a0_0 .net "systolic_result_valid", 0 0, L_0x600003dfb330;  1 drivers
v0x6000024b2130_0 .net "tpc_busy", 0 0, L_0x600003de0700;  alias, 1 drivers
v0x6000024b21c0_0 .net "tpc_done", 0 0, L_0x600003de05b0;  alias, 1 drivers
v0x6000024b2250_0 .net "tpc_error", 0 0, L_0x600003de04d0;  alias, 1 drivers
v0x6000024b22e0_0 .net "tpc_start", 0 0, v0x6000024bc1b0_0;  1 drivers
v0x6000024b2370_0 .net "tpc_start_pc", 19 0, v0x6000024bc240_0;  1 drivers
v0x6000024b2400_0 .net "vpu_lcp_done", 0 0, L_0x600003dfa8b0;  1 drivers
v0x6000024b2490_0 .net "vpu_lcp_ready", 0 0, L_0x6000027f9a40;  1 drivers
v0x6000024b2520_0 .net "vpu_sram_addr", 19 0, v0x6000024b5680_0;  1 drivers
v0x6000024b25b0_0 .net "vpu_sram_rdata", 255 0, L_0x600003dec930;  1 drivers
v0x6000024b2640_0 .net "vpu_sram_re", 0 0, L_0x600003dec150;  1 drivers
v0x6000024b26d0_0 .net "vpu_sram_ready", 0 0, L_0x6000027fad00;  1 drivers
v0x6000024b2760_0 .net "vpu_sram_wdata", 255 0, L_0x600003dec070;  1 drivers
v0x6000024b27f0_0 .net "vpu_sram_we", 0 0, L_0x600003dec0e0;  1 drivers
v0x6000024b2880_0 .var "weight_load_col_d", 1 0;
v0x6000024b2910_0 .var "weight_load_en_d", 0 0;
L_0x6000027f1540 .part v0x6000024d7720_0, 112, 8;
L_0x6000027f15e0 .part v0x6000024d7720_0, 96, 16;
L_0x6000027f1680 .part v0x6000024d7720_0, 80, 16;
L_0x6000027f1720 .part v0x6000024d7720_0, 64, 16;
L_0x6000027f17c0 .part v0x6000024d7720_0, 48, 16;
L_0x6000027f1860 .part v0x6000024d7720_0, 32, 16;
L_0x6000027f1900 .part v0x6000024d7720_0, 16, 16;
L_0x6000027ff520 .part v0x6000024cb9f0_0, 0, 32;
L_0x6000027ff5c0 .concat [ 16 4 0 0], L_0x6000027f1720, L_0x15009a530;
L_0x6000027ff660 .concat [ 5 15 0 0], v0x6000024b0b40_0, L_0x15009a578;
L_0x6000027ff700 .arith/sum 20, L_0x6000027ff5c0, L_0x6000027ff660;
L_0x6000027ff7a0 .cmp/eq 3, v0x6000024b1440_0, L_0x15009a5c0;
L_0x6000027ff840 .concat [ 16 4 0 0], L_0x6000027f1680, L_0x15009a608;
L_0x6000027ff8e0 .concat [ 16 4 0 0], v0x6000024b0bd0_0, L_0x15009a650;
L_0x6000027ff980 .arith/sum 20, L_0x6000027ff840, L_0x6000027ff8e0;
L_0x6000027ffa20 .cmp/eq 3, v0x6000024b1440_0, L_0x15009a698;
L_0x6000027ffac0 .concat [ 16 4 0 0], L_0x6000027f15e0, L_0x15009a6e0;
L_0x6000027ffb60 .concat [ 16 4 0 0], v0x6000024b10e0_0, L_0x15009a728;
L_0x6000027ffc00 .arith/sum 20, L_0x6000027ffac0, L_0x6000027ffb60;
L_0x6000027ffd40 .part L_0x6000027fec60, 0, 128;
L_0x6000027ffde0 .concat [ 128 128 0 0], L_0x6000027ffd40, L_0x15009a770;
L_0x6000027ffca0 .cmp/eq 3, v0x6000024b1440_0, L_0x15009a7b8;
L_0x6000027ffe80 .cmp/eq 3, v0x6000024b1440_0, L_0x15009a800;
L_0x6000027faf80 .reduce/nor L_0x600003de0700;
L_0x6000027fb020 .reduce/nor v0x6000024b37b0_0;
S_0x14de6ab00 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x14dea7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14e01ce00 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x14e01ce40 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x14e01ce80 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x14e01cec0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x14e01cf00 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x14e01cf40 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x14e01cf80 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x14e01cfc0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x14e01d000 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x14e01d040 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x14e01d080 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x14e01d0c0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x14e01d100 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x14e01d140 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x14e01d180 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x14e01d1c0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x14e01d200 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x14e01d240 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x600003dec1c0 .functor BUFZ 1, v0x6000024d4990_0, C4<0>, C4<0>, C4<0>;
L_0x600003dec2a0 .functor BUFZ 256, v0x6000024d5200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dec310 .functor BUFZ 1, v0x6000024d5320_0, C4<0>, C4<0>, C4<0>;
L_0x600003dec380 .functor BUFZ 1, v0x6000024d5050_0, C4<0>, C4<0>, C4<0>;
L_0x600003dec3f0 .functor BUFZ 40, v0x6000024eb690_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003dec460 .functor BUFZ 8, v0x6000024eb7b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003dec4d0 .functor BUFZ 1, v0x6000024eb960_0, C4<0>, C4<0>, C4<0>;
L_0x600003dec540 .functor BUFZ 256, v0x6000024ebf00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dec5b0 .functor BUFZ 1, v0x6000024ec750_0, C4<0>, C4<0>, C4<0>;
L_0x600003dec620 .functor BUFZ 1, v0x6000024d4120_0, C4<0>, C4<0>, C4<0>;
L_0x600003dec690 .functor BUFZ 40, v0x6000024eb2a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600003dec700 .functor BUFZ 8, v0x6000024eb3c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600003dec7e0 .functor BUFZ 1, v0x6000024eb570_0, C4<0>, C4<0>, C4<0>;
L_0x600003dec850 .functor BUFZ 1, v0x6000024ebd50_0, C4<0>, C4<0>, C4<0>;
L_0x15009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024eb180_0 .net/2u *"_ivl_18", 3 0, L_0x15009a920;  1 drivers
v0x6000024eb210_0 .net "axi_araddr", 39 0, L_0x600003dec690;  alias, 1 drivers
v0x6000024eb2a0_0 .var "axi_araddr_reg", 39 0;
v0x6000024eb330_0 .net "axi_arlen", 7 0, L_0x600003dec700;  alias, 1 drivers
v0x6000024eb3c0_0 .var "axi_arlen_reg", 7 0;
v0x6000024eb450_0 .net "axi_arready", 0 0, v0x6000024b2ac0_0;  alias, 1 drivers
v0x6000024eb4e0_0 .net "axi_arvalid", 0 0, L_0x600003dec7e0;  alias, 1 drivers
v0x6000024eb570_0 .var "axi_arvalid_reg", 0 0;
v0x6000024eb600_0 .net "axi_awaddr", 39 0, L_0x600003dec3f0;  alias, 1 drivers
v0x6000024eb690_0 .var "axi_awaddr_reg", 39 0;
v0x6000024eb720_0 .net "axi_awlen", 7 0, L_0x600003dec460;  alias, 1 drivers
v0x6000024eb7b0_0 .var "axi_awlen_reg", 7 0;
v0x6000024eb840_0 .net "axi_awready", 0 0, v0x6000024b2d00_0;  alias, 1 drivers
v0x6000024eb8d0_0 .net "axi_awvalid", 0 0, L_0x600003dec4d0;  alias, 1 drivers
v0x6000024eb960_0 .var "axi_awvalid_reg", 0 0;
v0x6000024eb9f0_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x6000024eba80_0 .net "axi_bresp", 1 0, v0x6000024b2eb0_0;  alias, 1 drivers
v0x6000024ebb10_0 .net "axi_bvalid", 0 0, v0x6000024b2f40_0;  alias, 1 drivers
v0x6000024ebba0_0 .net "axi_rdata", 255 0, v0x6000024b2fd0_0;  alias, 1 drivers
v0x6000024ebc30_0 .net "axi_rlast", 0 0, v0x6000024b3060_0;  alias, 1 drivers
v0x6000024ebcc0_0 .net "axi_rready", 0 0, L_0x600003dec850;  alias, 1 drivers
v0x6000024ebd50_0 .var "axi_rready_reg", 0 0;
v0x6000024ebde0_0 .net "axi_rvalid", 0 0, v0x6000024b3180_0;  alias, 1 drivers
v0x6000024ebe70_0 .net "axi_wdata", 255 0, L_0x600003dec540;  alias, 1 drivers
v0x6000024ebf00_0 .var "axi_wdata_reg", 255 0;
v0x6000024ec7e0_0 .net "axi_wlast", 0 0, L_0x600003dec5b0;  alias, 1 drivers
v0x6000024ec750_0 .var "axi_wlast_reg", 0 0;
v0x6000024d4000_0 .net "axi_wready", 0 0, v0x6000024b3330_0;  alias, 1 drivers
v0x6000024d4090_0 .net "axi_wvalid", 0 0, L_0x600003dec620;  alias, 1 drivers
v0x6000024d4120_0 .var "axi_wvalid_reg", 0 0;
v0x6000024d41b0_0 .var "burst_count", 7 0;
v0x6000024d4240_0 .var "burst_len", 7 0;
v0x6000024d42d0_0 .net "cfg_cols", 11 0, L_0x6000027f9d60;  1 drivers
v0x6000024d4360_0 .net "cfg_rows", 11 0, L_0x6000027f9cc0;  1 drivers
v0x6000024d43f0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024d4480_0 .net "cmd", 127 0, v0x6000024d6a30_0;  alias, 1 drivers
v0x6000024d4510_0 .net "cmd_done", 0 0, L_0x600003dec1c0;  alias, 1 drivers
v0x6000024d45a0_0 .net "cmd_ready", 0 0, L_0x6000027fa080;  alias, 1 drivers
v0x6000024d4630_0 .var "cmd_reg", 127 0;
v0x6000024d46c0_0 .net "cmd_valid", 0 0, L_0x600003de07e0;  alias, 1 drivers
v0x6000024d4750_0 .var "col_count", 11 0;
v0x6000024d47e0_0 .var "data_buf", 255 0;
v0x6000024d4870_0 .net "do_transpose", 0 0, L_0x6000027f9f40;  1 drivers
v0x6000024d4900_0 .net "do_zero_pad", 0 0, L_0x6000027f9fe0;  1 drivers
v0x6000024d4990_0 .var "done_reg", 0 0;
v0x6000024d4a20_0 .net "dst_stride", 11 0, L_0x6000027f9ea0;  1 drivers
v0x6000024d4ab0_0 .net "ext_addr", 39 0, L_0x6000027f9b80;  1 drivers
v0x6000024d4b40_0 .var "ext_ptr", 39 0;
v0x6000024d4bd0_0 .net "int_addr", 19 0, L_0x6000027f9c20;  1 drivers
v0x6000024d4c60_0 .var "int_ptr", 19 0;
v0x6000024d4cf0_0 .var "row_count", 11 0;
v0x6000024d4d80_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024d4e10_0 .net "sram_addr", 19 0, v0x6000024d4ea0_0;  alias, 1 drivers
v0x6000024d4ea0_0 .var "sram_addr_reg", 19 0;
v0x6000024d4f30_0 .net "sram_rdata", 255 0, L_0x600003dec9a0;  alias, 1 drivers
v0x6000024d4fc0_0 .net "sram_re", 0 0, L_0x600003dec380;  alias, 1 drivers
v0x6000024d5050_0 .var "sram_re_reg", 0 0;
v0x6000024d50e0_0 .net "sram_ready", 0 0, L_0x6000027faee0;  alias, 1 drivers
v0x6000024d5170_0 .net "sram_wdata", 255 0, L_0x600003dec2a0;  alias, 1 drivers
v0x6000024d5200_0 .var "sram_wdata_reg", 255 0;
v0x6000024d5290_0 .net "sram_we", 0 0, L_0x600003dec310;  alias, 1 drivers
v0x6000024d5320_0 .var "sram_we_reg", 0 0;
v0x6000024d53b0_0 .net "src_stride", 11 0, L_0x6000027f9e00;  1 drivers
v0x6000024d5440_0 .var "state", 3 0;
v0x6000024d54d0_0 .net "subop", 7 0, L_0x6000027f9ae0;  1 drivers
E_0x6000003aed00/0 .event negedge, v0x6000024d4d80_0;
E_0x6000003aed00/1 .event posedge, v0x6000024d43f0_0;
E_0x6000003aed00 .event/or E_0x6000003aed00/0, E_0x6000003aed00/1;
L_0x6000027f9ae0 .part v0x6000024d6a30_0, 112, 8;
L_0x6000027f9b80 .part v0x6000024d6a30_0, 72, 40;
L_0x6000027f9c20 .part v0x6000024d6a30_0, 52, 20;
L_0x6000027f9cc0 .part v0x6000024d6a30_0, 40, 12;
L_0x6000027f9d60 .part v0x6000024d6a30_0, 28, 12;
L_0x6000027f9e00 .part v0x6000024d6a30_0, 16, 12;
L_0x6000027f9ea0 .part v0x6000024d6a30_0, 4, 12;
L_0x6000027f9f40 .part v0x6000024d6a30_0, 0, 1;
L_0x6000027f9fe0 .part v0x6000024d6a30_0, 1, 1;
L_0x6000027fa080 .cmp/eq 4, v0x6000024d5440_0, L_0x15009a920;
S_0x14de94960 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x14dea7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14e00f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14e00f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14e00f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14e00f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14e00f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14e00f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14e00f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14e00f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14e00f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14e00f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14e00f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14e00f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14e00f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14e00f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14e00f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14e00f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14e00f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14e00f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14e00f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14e00f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14e00f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14e00f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14e00f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14e00f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14e00fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14e00fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14e00fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600003de15e0 .functor AND 1, L_0x6000027f0b40, L_0x6000027f0c80, C4<1>, C4<1>;
L_0x600003de1260 .functor AND 1, L_0x600003de15e0, L_0x6000027f0820, C4<1>, C4<1>;
L_0x600003de12d0 .functor BUFZ 20, v0x6000024d7060_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600003de1340 .functor BUFZ 1, v0x6000024d7210_0, C4<0>, C4<0>, C4<0>;
L_0x600003de0af0 .functor BUFZ 1, v0x6000024d7960_0, C4<0>, C4<0>, C4<0>;
L_0x600003de08c0 .functor BUFZ 1, v0x6000024d05a0_0, C4<0>, C4<0>, C4<0>;
L_0x600003de07e0 .functor BUFZ 1, v0x6000024d6c70_0, C4<0>, C4<0>, C4<0>;
L_0x600003de0690 .functor AND 1, L_0x6000027f12c0, L_0x6000027f1360, C4<1>, C4<1>;
L_0x600003de0700 .functor AND 1, L_0x600003de0690, L_0x6000027f1400, C4<1>, C4<1>;
L_0x600003de05b0 .functor BUFZ 1, v0x6000024d6d90_0, C4<0>, C4<0>, C4<0>;
L_0x600003de04d0 .functor BUFZ 1, v0x6000024d6eb0_0, C4<0>, C4<0>, C4<0>;
L_0x600003de0540 .functor BUFZ 1, v0x6000024d01b0_0, C4<0>, C4<0>, C4<0>;
L_0x150098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d55f0_0 .net *"_ivl_11", 23 0, L_0x150098010;  1 drivers
L_0x150098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d5680_0 .net/2u *"_ivl_12", 31 0, L_0x150098058;  1 drivers
v0x6000024d5710_0 .net *"_ivl_14", 0 0, L_0x6000027f0b40;  1 drivers
v0x6000024d57a0_0 .net *"_ivl_16", 31 0, L_0x6000027f0be0;  1 drivers
L_0x1500980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d5830_0 .net *"_ivl_19", 23 0, L_0x1500980a0;  1 drivers
L_0x1500980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d58c0_0 .net/2u *"_ivl_20", 31 0, L_0x1500980e8;  1 drivers
v0x6000024d5950_0 .net *"_ivl_22", 0 0, L_0x6000027f0c80;  1 drivers
v0x6000024d59e0_0 .net *"_ivl_25", 0 0, L_0x600003de15e0;  1 drivers
v0x6000024d5a70_0 .net *"_ivl_26", 31 0, L_0x6000027f0d20;  1 drivers
L_0x150098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d5b00_0 .net *"_ivl_29", 23 0, L_0x150098130;  1 drivers
L_0x150098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d5b90_0 .net/2u *"_ivl_30", 31 0, L_0x150098178;  1 drivers
v0x6000024d5c20_0 .net *"_ivl_32", 0 0, L_0x6000027f0820;  1 drivers
v0x6000024d5cb0_0 .net *"_ivl_36", 31 0, L_0x6000027f0640;  1 drivers
L_0x1500981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d5d40_0 .net *"_ivl_39", 23 0, L_0x1500981c0;  1 drivers
L_0x150098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d5dd0_0 .net/2u *"_ivl_40", 31 0, L_0x150098208;  1 drivers
v0x6000024d5e60_0 .net *"_ivl_44", 31 0, L_0x6000027f05a0;  1 drivers
L_0x150098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d5ef0_0 .net *"_ivl_47", 23 0, L_0x150098250;  1 drivers
L_0x150098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d5f80_0 .net/2u *"_ivl_48", 31 0, L_0x150098298;  1 drivers
v0x6000024d6010_0 .net *"_ivl_52", 31 0, L_0x6000027f1180;  1 drivers
L_0x1500982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d60a0_0 .net *"_ivl_55", 23 0, L_0x1500982e0;  1 drivers
L_0x150098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d6130_0 .net/2u *"_ivl_56", 31 0, L_0x150098328;  1 drivers
L_0x150098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000024d61c0_0 .net/2u *"_ivl_76", 3 0, L_0x150098370;  1 drivers
v0x6000024d6250_0 .net *"_ivl_78", 0 0, L_0x6000027f12c0;  1 drivers
v0x6000024d62e0_0 .net *"_ivl_8", 31 0, L_0x6000027f0aa0;  1 drivers
L_0x1500983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000024d6370_0 .net/2u *"_ivl_80", 3 0, L_0x1500983b8;  1 drivers
v0x6000024d6400_0 .net *"_ivl_82", 0 0, L_0x6000027f1360;  1 drivers
v0x6000024d6490_0 .net *"_ivl_85", 0 0, L_0x600003de0690;  1 drivers
L_0x150098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000024d6520_0 .net/2u *"_ivl_86", 3 0, L_0x150098400;  1 drivers
v0x6000024d65b0_0 .net *"_ivl_88", 0 0, L_0x6000027f1400;  1 drivers
v0x6000024d6640_0 .net "all_done", 0 0, L_0x600003de1260;  1 drivers
v0x6000024d66d0_0 .net "busy", 0 0, L_0x600003de0700;  alias, 1 drivers
v0x6000024d6760_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024d67f0_0 .var "decoded_opcode", 7 0;
v0x6000024d6880_0 .var "decoded_subop", 7 0;
v0x6000024d6910_0 .net "dma_clear", 0 0, L_0x6000027f1220;  1 drivers
v0x6000024d69a0_0 .net "dma_cmd", 127 0, v0x6000024d6a30_0;  alias, 1 drivers
v0x6000024d6a30_0 .var "dma_cmd_reg", 127 0;
v0x6000024d6ac0_0 .net "dma_done", 0 0, L_0x600003dec1c0;  alias, 1 drivers
v0x6000024d6b50_0 .net "dma_ready", 0 0, L_0x6000027fa080;  alias, 1 drivers
v0x6000024d6be0_0 .net "dma_valid", 0 0, L_0x600003de07e0;  alias, 1 drivers
v0x6000024d6c70_0 .var "dma_valid_reg", 0 0;
v0x6000024d6d00_0 .net "done", 0 0, L_0x600003de05b0;  alias, 1 drivers
v0x6000024d6d90_0 .var "done_reg", 0 0;
v0x6000024d6e20_0 .net "error", 0 0, L_0x600003de04d0;  alias, 1 drivers
v0x6000024d6eb0_0 .var "error_reg", 0 0;
v0x6000024d6f40_0 .net "global_sync_in", 0 0, v0x6000024b3570_0;  alias, 1 drivers
v0x6000024d6fd0_0 .net "imem_addr", 19 0, L_0x600003de12d0;  alias, 1 drivers
v0x6000024d7060_0 .var "imem_addr_reg", 19 0;
v0x6000024d70f0_0 .net "imem_data", 127 0, v0x6000024b0090_0;  alias, 1 drivers
v0x6000024d7180_0 .net "imem_re", 0 0, L_0x600003de1340;  alias, 1 drivers
v0x6000024d7210_0 .var "imem_re_reg", 0 0;
v0x6000024d72a0_0 .net "imem_valid", 0 0, L_0x600003de1500;  alias, 1 drivers
v0x6000024d7330_0 .var "instr_reg", 127 0;
v0x6000024d73c0_0 .net "loop_count", 15 0, L_0x6000027f0960;  1 drivers
v0x6000024d7450 .array "loop_counter", 3 0, 15 0;
v0x6000024d74e0_0 .var "loop_sp", 1 0;
v0x6000024d7570 .array "loop_start_addr", 3 0, 19 0;
v0x6000024d7600_0 .net "mxu_clear", 0 0, L_0x6000027f0500;  1 drivers
v0x6000024d7690_0 .net "mxu_cmd", 127 0, v0x6000024d7720_0;  alias, 1 drivers
v0x6000024d7720_0 .var "mxu_cmd_reg", 127 0;
v0x6000024d77b0_0 .net "mxu_done", 0 0, L_0x600003dfa990;  alias, 1 drivers
v0x6000024d7840_0 .net "mxu_ready", 0 0, L_0x600003dfaa00;  alias, 1 drivers
v0x6000024d78d0_0 .net "mxu_valid", 0 0, L_0x600003de0af0;  alias, 1 drivers
v0x6000024d7960_0 .var "mxu_valid_reg", 0 0;
v0x6000024d79f0_0 .net "opcode", 7 0, L_0x6000027f0f00;  1 drivers
v0x6000024d7a80_0 .var "pc", 19 0;
v0x6000024d7b10_0 .var "pending_dma", 7 0;
v0x6000024d7ba0_0 .var "pending_mxu", 7 0;
v0x6000024d7c30_0 .var "pending_vpu", 7 0;
v0x6000024d7cc0_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024d7d50_0 .net "start", 0 0, v0x6000024bc1b0_0;  alias, 1 drivers
v0x6000024d7de0_0 .net "start_pc", 19 0, v0x6000024bc240_0;  alias, 1 drivers
v0x6000024d7e70_0 .var "state", 3 0;
v0x6000024d7f00_0 .net "subop", 7 0, L_0x6000027f1040;  1 drivers
v0x6000024d0000_0 .net "sync_grant", 0 0, v0x6000024b3e70_0;  alias, 1 drivers
v0x6000024d0090_0 .net "sync_mask", 7 0, L_0x6000027f0a00;  1 drivers
v0x6000024d0120_0 .net "sync_request", 0 0, L_0x600003de0540;  alias, 1 drivers
v0x6000024d01b0_0 .var "sync_request_reg", 0 0;
v0x6000024d0240_0 .net "vpu_clear", 0 0, L_0x6000027f10e0;  1 drivers
v0x6000024d02d0_0 .net "vpu_cmd", 127 0, v0x6000024d0360_0;  alias, 1 drivers
v0x6000024d0360_0 .var "vpu_cmd_reg", 127 0;
v0x6000024d03f0_0 .net "vpu_done", 0 0, L_0x600003dfa8b0;  alias, 1 drivers
v0x6000024d0480_0 .net "vpu_ready", 0 0, L_0x6000027f9a40;  alias, 1 drivers
v0x6000024d0510_0 .net "vpu_valid", 0 0, L_0x600003de08c0;  alias, 1 drivers
v0x6000024d05a0_0 .var "vpu_valid_reg", 0 0;
L_0x6000027f0f00 .part v0x6000024b0090_0, 120, 8;
L_0x6000027f1040 .part v0x6000024b0090_0, 112, 8;
L_0x6000027f0960 .part v0x6000024b0090_0, 32, 16;
L_0x6000027f0a00 .part v0x6000024b0090_0, 104, 8;
L_0x6000027f0aa0 .concat [ 8 24 0 0], v0x6000024d7ba0_0, L_0x150098010;
L_0x6000027f0b40 .cmp/eq 32, L_0x6000027f0aa0, L_0x150098058;
L_0x6000027f0be0 .concat [ 8 24 0 0], v0x6000024d7c30_0, L_0x1500980a0;
L_0x6000027f0c80 .cmp/eq 32, L_0x6000027f0be0, L_0x1500980e8;
L_0x6000027f0d20 .concat [ 8 24 0 0], v0x6000024d7b10_0, L_0x150098130;
L_0x6000027f0820 .cmp/eq 32, L_0x6000027f0d20, L_0x150098178;
L_0x6000027f0640 .concat [ 8 24 0 0], v0x6000024d7ba0_0, L_0x1500981c0;
L_0x6000027f0500 .cmp/eq 32, L_0x6000027f0640, L_0x150098208;
L_0x6000027f05a0 .concat [ 8 24 0 0], v0x6000024d7c30_0, L_0x150098250;
L_0x6000027f10e0 .cmp/eq 32, L_0x6000027f05a0, L_0x150098298;
L_0x6000027f1180 .concat [ 8 24 0 0], v0x6000024d7b10_0, L_0x1500982e0;
L_0x6000027f1220 .cmp/eq 32, L_0x6000027f1180, L_0x150098328;
L_0x6000027f12c0 .cmp/ne 4, v0x6000024d7e70_0, L_0x150098370;
L_0x6000027f1360 .cmp/ne 4, v0x6000024d7e70_0, L_0x1500983b8;
L_0x6000027f1400 .cmp/ne 4, v0x6000024d7e70_0, L_0x150098400;
S_0x14de6a6c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14de94960;
 .timescale 0 0;
v0x6000024d5560_0 .var/i "i", 31 0;
S_0x14de6a280 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x14dea7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14de90110 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14de90150 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14de90190 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14de901d0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14de90210 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14de90250 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14de90290 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14de902d0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600003de4070 .functor OR 1, L_0x6000027fed00, L_0x6000027feda0, C4<0>, C4<0>;
L_0x600003de71e0 .functor AND 1, L_0x6000027fee40, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de7170 .functor AND 1, L_0x600003de71e0, L_0x6000027feee0, C4<1>, C4<1>;
L_0x600003de7100 .functor OR 1, L_0x600003de4070, L_0x600003de7170, C4<0>, C4<0>;
L_0x600003de7560 .functor BUFZ 1, L_0x600003de7100, C4<0>, C4<0>, C4<0>;
L_0x600003dfbbf0 .functor AND 1, L_0x6000027fef80, L_0x6000027ff020, C4<1>, C4<1>;
L_0x600003dfb790 .functor AND 1, L_0x6000027ff200, L_0x6000027ff2a0, C4<1>, C4<1>;
L_0x600003dfb330 .functor AND 1, L_0x600003dfb790, L_0x6000027ff480, C4<1>, C4<1>;
v0x6000024cee20_0 .net *"_ivl_101", 0 0, L_0x6000027ff480;  1 drivers
L_0x15009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024ceeb0_0 .net/2u *"_ivl_37", 2 0, L_0x15009a188;  1 drivers
v0x6000024cef40_0 .net *"_ivl_39", 0 0, L_0x6000027fed00;  1 drivers
L_0x15009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000024cefd0_0 .net/2u *"_ivl_41", 2 0, L_0x15009a1d0;  1 drivers
v0x6000024cf060_0 .net *"_ivl_43", 0 0, L_0x6000027feda0;  1 drivers
v0x6000024cf0f0_0 .net *"_ivl_46", 0 0, L_0x600003de4070;  1 drivers
L_0x15009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024cf180_0 .net/2u *"_ivl_47", 2 0, L_0x15009a218;  1 drivers
v0x6000024cf210_0 .net *"_ivl_49", 0 0, L_0x6000027fee40;  1 drivers
v0x6000024cf2a0_0 .net *"_ivl_52", 0 0, L_0x600003de71e0;  1 drivers
v0x6000024cf330_0 .net *"_ivl_54", 0 0, L_0x6000027feee0;  1 drivers
v0x6000024cf3c0_0 .net *"_ivl_56", 0 0, L_0x600003de7170;  1 drivers
L_0x15009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024cf450_0 .net/2u *"_ivl_61", 2 0, L_0x15009a260;  1 drivers
v0x6000024cf4e0_0 .net *"_ivl_63", 0 0, L_0x6000027fef80;  1 drivers
L_0x15009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000024cf570_0 .net/2u *"_ivl_65", 2 0, L_0x15009a2a8;  1 drivers
v0x6000024cf600_0 .net *"_ivl_67", 0 0, L_0x6000027ff020;  1 drivers
L_0x15009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000024cf690_0 .net/2u *"_ivl_71", 2 0, L_0x15009a2f0;  1 drivers
L_0x15009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024cf720_0 .net/2u *"_ivl_75", 2 0, L_0x15009a338;  1 drivers
L_0x15009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000024cf7b0_0 .net/2u *"_ivl_81", 2 0, L_0x15009a3c8;  1 drivers
v0x6000024cf840_0 .net *"_ivl_83", 0 0, L_0x6000027ff200;  1 drivers
v0x6000024cf8d0_0 .net *"_ivl_85", 0 0, L_0x6000027ff2a0;  1 drivers
v0x6000024cf960_0 .net *"_ivl_88", 0 0, L_0x600003dfb790;  1 drivers
v0x6000024cf9f0_0 .net *"_ivl_89", 31 0, L_0x6000027ff340;  1 drivers
L_0x15009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024cfa80_0 .net *"_ivl_92", 15 0, L_0x15009a410;  1 drivers
L_0x15009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000024cfb10_0 .net *"_ivl_93", 31 0, L_0x15009aa88;  1 drivers
L_0x15009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000024cfba0_0 .net/2u *"_ivl_97", 31 0, L_0x15009a458;  1 drivers
v0x6000024cfc30_0 .net *"_ivl_99", 31 0, L_0x6000027ff3e0;  1 drivers
v0x6000024cfcc0_0 .net "act_data", 31 0, v0x6000024b6d90_0;  1 drivers
v0x6000024cfd50 .array "act_h", 19 0;
v0x6000024cfd50_0 .net v0x6000024cfd50 0, 7 0, L_0x600003de0380; 1 drivers
v0x6000024cfd50_1 .net v0x6000024cfd50 1, 7 0, v0x6000024d1710_0; 1 drivers
v0x6000024cfd50_2 .net v0x6000024cfd50 2, 7 0, v0x6000024d2c70_0; 1 drivers
v0x6000024cfd50_3 .net v0x6000024cfd50 3, 7 0, v0x6000024dc240_0; 1 drivers
v0x6000024cfd50_4 .net v0x6000024cfd50 4, 7 0, v0x6000024dd7a0_0; 1 drivers
v0x6000024cfd50_5 .net v0x6000024cfd50 5, 7 0, L_0x600003de0230; 1 drivers
v0x6000024cfd50_6 .net v0x6000024cfd50 6, 7 0, v0x6000024ded00_0; 1 drivers
v0x6000024cfd50_7 .net v0x6000024cfd50 7, 7 0, v0x6000024d82d0_0; 1 drivers
v0x6000024cfd50_8 .net v0x6000024cfd50 8, 7 0, v0x6000024d9830_0; 1 drivers
v0x6000024cfd50_9 .net v0x6000024cfd50 9, 7 0, v0x6000024dad90_0; 1 drivers
v0x6000024cfd50_10 .net v0x6000024cfd50 10, 7 0, L_0x600003de02a0; 1 drivers
v0x6000024cfd50_11 .net v0x6000024cfd50 11, 7 0, v0x6000024c4360_0; 1 drivers
v0x6000024cfd50_12 .net v0x6000024cfd50 12, 7 0, v0x6000024c58c0_0; 1 drivers
v0x6000024cfd50_13 .net v0x6000024cfd50 13, 7 0, v0x6000024c6e20_0; 1 drivers
v0x6000024cfd50_14 .net v0x6000024cfd50 14, 7 0, v0x6000024c03f0_0; 1 drivers
v0x6000024cfd50_15 .net v0x6000024cfd50 15, 7 0, L_0x600003de0150; 1 drivers
v0x6000024cfd50_16 .net v0x6000024cfd50 16, 7 0, v0x6000024c1950_0; 1 drivers
v0x6000024cfd50_17 .net v0x6000024cfd50 17, 7 0, v0x6000024c2eb0_0; 1 drivers
v0x6000024cfd50_18 .net v0x6000024cfd50 18, 7 0, v0x6000024cc480_0; 1 drivers
v0x6000024cfd50_19 .net v0x6000024cfd50 19, 7 0, v0x6000024cd9e0_0; 1 drivers
v0x6000024cfde0_0 .net "act_ready", 0 0, L_0x6000027ff160;  1 drivers
v0x6000024cfe70_0 .net "act_valid", 0 0, v0x6000024b6eb0_0;  1 drivers
v0x6000024cff00_0 .net "busy", 0 0, L_0x600003dfbbf0;  alias, 1 drivers
v0x6000024c8000_0 .net "cfg_k_tiles", 15 0, L_0x6000027f1900;  alias, 1 drivers
L_0x15009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000024c8090_0 .net "clear_acc", 0 0, L_0x15009a4a0;  1 drivers
v0x6000024c8120_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c81b0_0 .var "cycle_count", 15 0;
v0x6000024c8240_0 .var "cycle_count_next", 15 0;
v0x6000024d0630_5 .array/port v0x6000024d0630, 5;
v0x6000024c82d0 .array "deskew_output", 3 0;
v0x6000024c82d0_0 .net v0x6000024c82d0 0, 31 0, v0x6000024d0630_5; 1 drivers
v0x6000024d0750_3 .array/port v0x6000024d0750, 3;
v0x6000024c82d0_1 .net v0x6000024c82d0 1, 31 0, v0x6000024d0750_3; 1 drivers
v0x6000024d0870_1 .array/port v0x6000024d0870, 1;
v0x6000024c82d0_2 .net v0x6000024c82d0 2, 31 0, v0x6000024d0870_1; 1 drivers
v0x6000024c82d0_3 .net v0x6000024c82d0 3, 31 0, L_0x600003de5650; 1 drivers
v0x6000024c8360_0 .net "done", 0 0, L_0x6000027ff0c0;  alias, 1 drivers
L_0x15009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000024c83f0_0 .net "drain_delay", 15 0, L_0x15009a380;  1 drivers
v0x6000024c8480_0 .net "pe_enable", 0 0, L_0x600003de7100;  1 drivers
v0x6000024c8510 .array "psum_bottom", 3 0;
v0x6000024c8510_0 .net v0x6000024c8510 0, 31 0, L_0x600003de7640; 1 drivers
v0x6000024c8510_1 .net v0x6000024c8510 1, 31 0, L_0x600003de6c30; 1 drivers
v0x6000024c8510_2 .net v0x6000024c8510 2, 31 0, L_0x600003de6370; 1 drivers
v0x6000024c8510_3 .net v0x6000024c8510 3, 31 0, L_0x600003de5ab0; 1 drivers
L_0x150098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c85a0 .array "psum_v", 19 0;
v0x6000024c85a0_0 .net v0x6000024c85a0 0, 31 0, L_0x150098568; 1 drivers
L_0x1500985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c85a0_1 .net v0x6000024c85a0 1, 31 0, L_0x1500985b0; 1 drivers
L_0x1500985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c85a0_2 .net v0x6000024c85a0 2, 31 0, L_0x1500985f8; 1 drivers
L_0x150098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c85a0_3 .net v0x6000024c85a0 3, 31 0, L_0x150098640; 1 drivers
v0x6000024c85a0_4 .net v0x6000024c85a0 4, 31 0, v0x6000024d1c20_0; 1 drivers
v0x6000024c85a0_5 .net v0x6000024c85a0 5, 31 0, v0x6000024d3180_0; 1 drivers
v0x6000024c85a0_6 .net v0x6000024c85a0 6, 31 0, v0x6000024dc750_0; 1 drivers
v0x6000024c85a0_7 .net v0x6000024c85a0 7, 31 0, v0x6000024ddcb0_0; 1 drivers
v0x6000024c85a0_8 .net v0x6000024c85a0 8, 31 0, v0x6000024df210_0; 1 drivers
v0x6000024c85a0_9 .net v0x6000024c85a0 9, 31 0, v0x6000024d87e0_0; 1 drivers
v0x6000024c85a0_10 .net v0x6000024c85a0 10, 31 0, v0x6000024d9d40_0; 1 drivers
v0x6000024c85a0_11 .net v0x6000024c85a0 11, 31 0, v0x6000024db2a0_0; 1 drivers
v0x6000024c85a0_12 .net v0x6000024c85a0 12, 31 0, v0x6000024c4870_0; 1 drivers
v0x6000024c85a0_13 .net v0x6000024c85a0 13, 31 0, v0x6000024c5dd0_0; 1 drivers
v0x6000024c85a0_14 .net v0x6000024c85a0 14, 31 0, v0x6000024c7330_0; 1 drivers
v0x6000024c85a0_15 .net v0x6000024c85a0 15, 31 0, v0x6000024c0900_0; 1 drivers
v0x6000024c85a0_16 .net v0x6000024c85a0 16, 31 0, v0x6000024c1e60_0; 1 drivers
v0x6000024c85a0_17 .net v0x6000024c85a0 17, 31 0, v0x6000024c33c0_0; 1 drivers
v0x6000024c85a0_18 .net v0x6000024c85a0 18, 31 0, v0x6000024cc990_0; 1 drivers
v0x6000024c85a0_19 .net v0x6000024c85a0 19, 31 0, v0x6000024cdef0_0; 1 drivers
v0x6000024c8630_0 .net "result_data", 127 0, L_0x6000027fec60;  alias, 1 drivers
L_0x15009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000024c86c0_0 .net "result_ready", 0 0, L_0x15009a4e8;  1 drivers
v0x6000024c8750_0 .net "result_valid", 0 0, L_0x600003dfb330;  alias, 1 drivers
v0x6000024c87e0_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024c8870_0 .net "skew_enable", 0 0, L_0x600003de7560;  1 drivers
v0x6000024c8900 .array "skew_input", 3 0;
v0x6000024c8900_0 .net v0x6000024c8900 0, 7 0, L_0x6000027f1a40; 1 drivers
v0x6000024c8900_1 .net v0x6000024c8900 1, 7 0, L_0x6000027f1b80; 1 drivers
v0x6000024c8900_2 .net v0x6000024c8900 2, 7 0, L_0x6000027f1cc0; 1 drivers
v0x6000024c8900_3 .net v0x6000024c8900 3, 7 0, L_0x6000027f1e00; 1 drivers
v0x6000024c8990 .array "skew_output", 3 0;
v0x6000024c8990_0 .net v0x6000024c8990 0, 7 0, v0x6000024d0990_0; 1 drivers
v0x6000024c8990_1 .net v0x6000024c8990 1, 7 0, v0x6000024d0c60_0; 1 drivers
v0x6000024c8990_2 .net v0x6000024c8990 2, 7 0, v0x6000024d0f30_0; 1 drivers
v0x6000024c8990_3 .net v0x6000024c8990 3, 7 0, v0x6000024d1200_0; 1 drivers
v0x6000024c8a20_0 .net "start", 0 0, v0x6000024b13b0_0;  1 drivers
v0x6000024c8ab0_0 .var "state", 2 0;
v0x6000024c8b40_0 .var "state_next", 2 0;
v0x6000024c8bd0_0 .net "weight_load_col", 1 0, v0x6000024b2880_0;  1 drivers
v0x6000024c8c60_0 .net "weight_load_data", 31 0, L_0x6000027ff520;  1 drivers
v0x6000024c8cf0_0 .net "weight_load_en", 0 0, v0x6000024b2910_0;  1 drivers
E_0x6000003af600/0 .event anyedge, v0x6000024c8ab0_0, v0x6000024c81b0_0, v0x6000024c8a20_0, v0x6000024c8cf0_0;
E_0x6000003af600/1 .event anyedge, v0x6000024c8000_0, v0x6000024c83f0_0;
E_0x6000003af600 .event/or E_0x6000003af600/0, E_0x6000003af600/1;
L_0x6000027f19a0 .part v0x6000024b6d90_0, 0, 8;
L_0x150098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027f1a40 .functor MUXZ 8, L_0x150098448, L_0x6000027f19a0, v0x6000024b6eb0_0, C4<>;
L_0x6000027f1ae0 .part v0x6000024b6d90_0, 8, 8;
L_0x150098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027f1b80 .functor MUXZ 8, L_0x150098490, L_0x6000027f1ae0, v0x6000024b6eb0_0, C4<>;
L_0x6000027f1c20 .part v0x6000024b6d90_0, 16, 8;
L_0x1500984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027f1cc0 .functor MUXZ 8, L_0x1500984d8, L_0x6000027f1c20, v0x6000024b6eb0_0, C4<>;
L_0x6000027f1d60 .part v0x6000024b6d90_0, 24, 8;
L_0x150098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000027f1e00 .functor MUXZ 8, L_0x150098520, L_0x6000027f1d60, v0x6000024b6eb0_0, C4<>;
L_0x6000027f1fe0 .part L_0x6000027ff520, 0, 8;
L_0x6000027f2800 .part L_0x6000027ff520, 0, 8;
L_0x6000027f3020 .part L_0x6000027ff520, 0, 8;
L_0x6000027f3840 .part L_0x6000027ff520, 0, 8;
L_0x6000027f7a20 .part L_0x6000027ff520, 8, 8;
L_0x6000027f73e0 .part L_0x6000027ff520, 8, 8;
L_0x6000027f6c60 .part L_0x6000027ff520, 8, 8;
L_0x6000027f5d60 .part L_0x6000027ff520, 8, 8;
L_0x6000027f5680 .part L_0x6000027ff520, 16, 8;
L_0x6000027f4d20 .part L_0x6000027ff520, 16, 8;
L_0x6000027f6300 .part L_0x6000027ff520, 16, 8;
L_0x6000027fc500 .part L_0x6000027ff520, 16, 8;
L_0x6000027fcd20 .part L_0x6000027ff520, 24, 8;
L_0x6000027fd540 .part L_0x6000027ff520, 24, 8;
L_0x6000027fdd60 .part L_0x6000027ff520, 24, 8;
L_0x6000027fe580 .part L_0x6000027ff520, 24, 8;
L_0x6000027fec60 .concat8 [ 32 32 32 32], L_0x600003de51f0, L_0x600003de4d90, L_0x600003de4930, L_0x600003de44d0;
L_0x6000027fed00 .cmp/eq 3, v0x6000024c8ab0_0, L_0x15009a188;
L_0x6000027feda0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x15009a1d0;
L_0x6000027fee40 .cmp/eq 3, v0x6000024c8ab0_0, L_0x15009a218;
L_0x6000027feee0 .reduce/nor v0x6000024b2910_0;
L_0x6000027fef80 .cmp/ne 3, v0x6000024c8ab0_0, L_0x15009a260;
L_0x6000027ff020 .cmp/ne 3, v0x6000024c8ab0_0, L_0x15009a2a8;
L_0x6000027ff0c0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x15009a2f0;
L_0x6000027ff160 .cmp/eq 3, v0x6000024c8ab0_0, L_0x15009a338;
L_0x6000027ff200 .cmp/eq 3, v0x6000024c8ab0_0, L_0x15009a3c8;
L_0x6000027ff2a0 .cmp/ge 16, v0x6000024c81b0_0, L_0x15009a380;
L_0x6000027ff340 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x15009a410;
L_0x6000027ff3e0 .arith/sum 32, L_0x15009aa88, L_0x15009a458;
L_0x6000027ff480 .cmp/gt 32, L_0x6000027ff3e0, L_0x6000027ff340;
S_0x14de8b470 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000038ee600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000038ee640 .param/l "col" 1 7 248, +C4<00>;
L_0x600003de7640 .functor BUFZ 32, v0x6000024c1e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14de88e20 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14de8b470;
 .timescale 0 0;
v0x6000024d0630 .array "delay_stages", 5 0, 31 0;
v0x6000024d06c0_0 .var/i "i", 31 0;
S_0x14de867d0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000038ee680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000038ee6c0 .param/l "col" 1 7 248, +C4<01>;
L_0x600003de6c30 .functor BUFZ 32, v0x6000024c33c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14de84180 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14de867d0;
 .timescale 0 0;
v0x6000024d0750 .array "delay_stages", 3 0, 31 0;
v0x6000024d07e0_0 .var/i "i", 31 0;
S_0x14de81b30 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000038ee700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000038ee740 .param/l "col" 1 7 248, +C4<010>;
L_0x600003de6370 .functor BUFZ 32, v0x6000024cc990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14de7f4e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14de81b30;
 .timescale 0 0;
v0x6000024d0870 .array "delay_stages", 1 0, 31 0;
v0x6000024d0900_0 .var/i "i", 31 0;
S_0x14de7ce90 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000038ee780 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000038ee7c0 .param/l "col" 1 7 248, +C4<011>;
L_0x600003de5ab0 .functor BUFZ 32, v0x6000024cdef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14de7a840 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14de7ce90;
 .timescale 0 0;
L_0x600003de5650 .functor BUFZ 32, L_0x600003de5ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14de781f0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003af880 .param/l "row" 1 7 142, +C4<00>;
v0x6000024d0a20_0 .net *"_ivl_1", 7 0, L_0x6000027f19a0;  1 drivers
v0x6000024d0ab0_0 .net/2u *"_ivl_2", 7 0, L_0x150098448;  1 drivers
S_0x14de75ba0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14de781f0;
 .timescale 0 0;
v0x6000024d0990_0 .var "out_reg", 7 0;
S_0x14de73550 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003af900 .param/l "row" 1 7 142, +C4<01>;
v0x6000024d0cf0_0 .net *"_ivl_1", 7 0, L_0x6000027f1ae0;  1 drivers
v0x6000024d0d80_0 .net/2u *"_ivl_2", 7 0, L_0x150098490;  1 drivers
S_0x14de70f00 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14de73550;
 .timescale 0 0;
v0x6000024d0b40 .array "delay_stages", 0 0, 7 0;
v0x6000024d0bd0_0 .var/i "i", 31 0;
v0x6000024d0c60_0 .var "out_reg", 7 0;
S_0x14de6e8b0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003af980 .param/l "row" 1 7 142, +C4<010>;
v0x6000024d0fc0_0 .net *"_ivl_1", 7 0, L_0x6000027f1c20;  1 drivers
v0x6000024d1050_0 .net/2u *"_ivl_2", 7 0, L_0x1500984d8;  1 drivers
S_0x14de6c260 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14de6e8b0;
 .timescale 0 0;
v0x6000024d0e10 .array "delay_stages", 1 0, 7 0;
v0x6000024d0ea0_0 .var/i "i", 31 0;
v0x6000024d0f30_0 .var "out_reg", 7 0;
S_0x14de20960 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003afa00 .param/l "row" 1 7 142, +C4<011>;
v0x6000024d1290_0 .net *"_ivl_1", 7 0, L_0x6000027f1d60;  1 drivers
v0x6000024d1320_0 .net/2u *"_ivl_2", 7 0, L_0x150098520;  1 drivers
S_0x14de20ad0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14de20960;
 .timescale 0 0;
v0x6000024d10e0 .array "delay_stages", 2 0, 7 0;
v0x6000024d1170_0 .var/i "i", 31 0;
v0x6000024d1200_0 .var "out_reg", 7 0;
S_0x14de0baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003af840 .param/l "row" 1 7 213, +C4<00>;
S_0x14de0bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14de0baa0;
 .timescale 0 0;
P_0x6000003afac0 .param/l "col" 1 7 214, +C4<00>;
L_0x600003de01c0 .functor AND 1, v0x6000024b2910_0, L_0x6000027f1f40, C4<1>, C4<1>;
L_0x600003de0070 .functor AND 1, L_0x6000027f2120, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de00e0 .functor OR 1, L_0x6000027f2080, L_0x600003de0070, C4<0>, C4<0>;
L_0x600003de0000 .functor AND 1, L_0x15009a4a0, L_0x600003de00e0, C4<1>, C4<1>;
L_0x600003de10a0 .functor AND 1, L_0x600003de0000, L_0x6000027f2260, C4<1>, C4<1>;
v0x6000024d1ef0_0 .net *"_ivl_0", 2 0, L_0x6000027f1ea0;  1 drivers
L_0x150098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024d1f80_0 .net/2u *"_ivl_11", 2 0, L_0x150098718;  1 drivers
v0x6000024d2010_0 .net *"_ivl_13", 0 0, L_0x6000027f2080;  1 drivers
L_0x150098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024d20a0_0 .net/2u *"_ivl_15", 2 0, L_0x150098760;  1 drivers
v0x6000024d2130_0 .net *"_ivl_17", 0 0, L_0x6000027f2120;  1 drivers
v0x6000024d21c0_0 .net *"_ivl_20", 0 0, L_0x600003de0070;  1 drivers
v0x6000024d2250_0 .net *"_ivl_22", 0 0, L_0x600003de00e0;  1 drivers
v0x6000024d22e0_0 .net *"_ivl_24", 0 0, L_0x600003de0000;  1 drivers
v0x6000024d2370_0 .net *"_ivl_25", 31 0, L_0x6000027f21c0;  1 drivers
L_0x1500987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d2400_0 .net *"_ivl_28", 15 0, L_0x1500987a8;  1 drivers
L_0x1500987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d2490_0 .net/2u *"_ivl_29", 31 0, L_0x1500987f0;  1 drivers
L_0x150098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024d2520_0 .net *"_ivl_3", 0 0, L_0x150098688;  1 drivers
v0x6000024d25b0_0 .net *"_ivl_31", 0 0, L_0x6000027f2260;  1 drivers
L_0x1500986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024d2640_0 .net/2u *"_ivl_4", 2 0, L_0x1500986d0;  1 drivers
v0x6000024d26d0_0 .net *"_ivl_6", 0 0, L_0x6000027f1f40;  1 drivers
v0x6000024d2760_0 .net "do_clear", 0 0, L_0x600003de10a0;  1 drivers
v0x6000024d27f0_0 .net "load_weight", 0 0, L_0x600003de01c0;  1 drivers
v0x6000024d2880_0 .net "weight_in", 7 0, L_0x6000027f1fe0;  1 drivers
L_0x6000027f1ea0 .concat [ 2 1 0 0], v0x6000024b2880_0, L_0x150098688;
L_0x6000027f1f40 .cmp/eq 3, L_0x6000027f1ea0, L_0x1500986d0;
L_0x6000027f2080 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098718;
L_0x6000027f2120 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098760;
L_0x6000027f21c0 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x1500987a8;
L_0x6000027f2260 .cmp/eq 32, L_0x6000027f21c0, L_0x1500987f0;
S_0x14de19e40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de0bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038ee880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038ee8c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024d13b0_0 .net *"_ivl_11", 0 0, L_0x6000027f24e0;  1 drivers
v0x6000024d1440_0 .net *"_ivl_12", 15 0, L_0x6000027f2580;  1 drivers
v0x6000024d14d0_0 .net/s *"_ivl_4", 15 0, L_0x6000027f2300;  1 drivers
v0x6000024d1560_0 .net/s *"_ivl_6", 15 0, L_0x6000027f23a0;  1 drivers
v0x6000024d15f0_0 .net/s "a_signed", 7 0, v0x6000024d17a0_0;  1 drivers
v0x6000024d1680_0 .net "act_in", 7 0, L_0x600003de0380;  alias, 1 drivers
v0x6000024d1710_0 .var "act_out", 7 0;
v0x6000024d17a0_0 .var "act_reg", 7 0;
v0x6000024d1830_0 .net "clear_acc", 0 0, L_0x600003de10a0;  alias, 1 drivers
v0x6000024d18c0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024d1950_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024d19e0_0 .net "load_weight", 0 0, L_0x600003de01c0;  alias, 1 drivers
v0x6000024d1a70_0 .net/s "product", 15 0, L_0x6000027f2440;  1 drivers
v0x6000024d1b00_0 .net/s "product_ext", 31 0, L_0x6000027f2620;  1 drivers
v0x6000024d1b90_0 .net "psum_in", 31 0, L_0x150098568;  alias, 1 drivers
v0x6000024d1c20_0 .var "psum_out", 31 0;
v0x6000024d1cb0_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024d1d40_0 .net/s "w_signed", 7 0, v0x6000024d1e60_0;  1 drivers
v0x6000024d1dd0_0 .net "weight_in", 7 0, L_0x6000027f1fe0;  alias, 1 drivers
v0x6000024d1e60_0 .var "weight_reg", 7 0;
L_0x6000027f2300 .extend/s 16, v0x6000024d17a0_0;
L_0x6000027f23a0 .extend/s 16, v0x6000024d1e60_0;
L_0x6000027f2440 .arith/mult 16, L_0x6000027f2300, L_0x6000027f23a0;
L_0x6000027f24e0 .part L_0x6000027f2440, 15, 1;
LS_0x6000027f2580_0_0 .concat [ 1 1 1 1], L_0x6000027f24e0, L_0x6000027f24e0, L_0x6000027f24e0, L_0x6000027f24e0;
LS_0x6000027f2580_0_4 .concat [ 1 1 1 1], L_0x6000027f24e0, L_0x6000027f24e0, L_0x6000027f24e0, L_0x6000027f24e0;
LS_0x6000027f2580_0_8 .concat [ 1 1 1 1], L_0x6000027f24e0, L_0x6000027f24e0, L_0x6000027f24e0, L_0x6000027f24e0;
LS_0x6000027f2580_0_12 .concat [ 1 1 1 1], L_0x6000027f24e0, L_0x6000027f24e0, L_0x6000027f24e0, L_0x6000027f24e0;
L_0x6000027f2580 .concat [ 4 4 4 4], LS_0x6000027f2580_0_0, LS_0x6000027f2580_0_4, LS_0x6000027f2580_0_8, LS_0x6000027f2580_0_12;
L_0x6000027f2620 .concat [ 16 16 0 0], L_0x6000027f2440, L_0x6000027f2580;
S_0x14de19fb0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14de0baa0;
 .timescale 0 0;
P_0x6000003afc40 .param/l "col" 1 7 214, +C4<01>;
L_0x600003de0c40 .functor AND 1, v0x6000024b2910_0, L_0x6000027f2760, C4<1>, C4<1>;
L_0x600003de1650 .functor AND 1, L_0x6000027f2940, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de16c0 .functor OR 1, L_0x6000027f28a0, L_0x600003de1650, C4<0>, C4<0>;
L_0x600003de1730 .functor AND 1, L_0x15009a4a0, L_0x600003de16c0, C4<1>, C4<1>;
L_0x600003de17a0 .functor AND 1, L_0x600003de1730, L_0x6000027f2a80, C4<1>, C4<1>;
v0x6000024d3450_0 .net *"_ivl_0", 2 0, L_0x6000027f26c0;  1 drivers
L_0x1500988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024d34e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500988c8;  1 drivers
v0x6000024d3570_0 .net *"_ivl_13", 0 0, L_0x6000027f28a0;  1 drivers
L_0x150098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024d3600_0 .net/2u *"_ivl_15", 2 0, L_0x150098910;  1 drivers
v0x6000024d3690_0 .net *"_ivl_17", 0 0, L_0x6000027f2940;  1 drivers
v0x6000024d3720_0 .net *"_ivl_20", 0 0, L_0x600003de1650;  1 drivers
v0x6000024d37b0_0 .net *"_ivl_22", 0 0, L_0x600003de16c0;  1 drivers
v0x6000024d3840_0 .net *"_ivl_24", 0 0, L_0x600003de1730;  1 drivers
v0x6000024d38d0_0 .net *"_ivl_25", 31 0, L_0x6000027f29e0;  1 drivers
L_0x150098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d3960_0 .net *"_ivl_28", 15 0, L_0x150098958;  1 drivers
L_0x1500989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d39f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500989a0;  1 drivers
L_0x150098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024d3a80_0 .net *"_ivl_3", 0 0, L_0x150098838;  1 drivers
v0x6000024d3b10_0 .net *"_ivl_31", 0 0, L_0x6000027f2a80;  1 drivers
L_0x150098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000024d3ba0_0 .net/2u *"_ivl_4", 2 0, L_0x150098880;  1 drivers
v0x6000024d3c30_0 .net *"_ivl_6", 0 0, L_0x6000027f2760;  1 drivers
v0x6000024d3cc0_0 .net "do_clear", 0 0, L_0x600003de17a0;  1 drivers
v0x6000024d3d50_0 .net "load_weight", 0 0, L_0x600003de0c40;  1 drivers
v0x6000024d3de0_0 .net "weight_in", 7 0, L_0x6000027f2800;  1 drivers
L_0x6000027f26c0 .concat [ 2 1 0 0], v0x6000024b2880_0, L_0x150098838;
L_0x6000027f2760 .cmp/eq 3, L_0x6000027f26c0, L_0x150098880;
L_0x6000027f28a0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x1500988c8;
L_0x6000027f2940 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098910;
L_0x6000027f29e0 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150098958;
L_0x6000027f2a80 .cmp/eq 32, L_0x6000027f29e0, L_0x1500989a0;
S_0x14de1c2a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de19fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038ee900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038ee940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024d2910_0 .net *"_ivl_11", 0 0, L_0x6000027f2d00;  1 drivers
v0x6000024d29a0_0 .net *"_ivl_12", 15 0, L_0x6000027f2da0;  1 drivers
v0x6000024d2a30_0 .net/s *"_ivl_4", 15 0, L_0x6000027f2b20;  1 drivers
v0x6000024d2ac0_0 .net/s *"_ivl_6", 15 0, L_0x6000027f2bc0;  1 drivers
v0x6000024d2b50_0 .net/s "a_signed", 7 0, v0x6000024d2d00_0;  1 drivers
v0x6000024d2be0_0 .net "act_in", 7 0, v0x6000024d1710_0;  alias, 1 drivers
v0x6000024d2c70_0 .var "act_out", 7 0;
v0x6000024d2d00_0 .var "act_reg", 7 0;
v0x6000024d2d90_0 .net "clear_acc", 0 0, L_0x600003de17a0;  alias, 1 drivers
v0x6000024d2e20_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024d2eb0_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024d2f40_0 .net "load_weight", 0 0, L_0x600003de0c40;  alias, 1 drivers
v0x6000024d2fd0_0 .net/s "product", 15 0, L_0x6000027f2c60;  1 drivers
v0x6000024d3060_0 .net/s "product_ext", 31 0, L_0x6000027f2e40;  1 drivers
v0x6000024d30f0_0 .net "psum_in", 31 0, L_0x1500985b0;  alias, 1 drivers
v0x6000024d3180_0 .var "psum_out", 31 0;
v0x6000024d3210_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024d32a0_0 .net/s "w_signed", 7 0, v0x6000024d33c0_0;  1 drivers
v0x6000024d3330_0 .net "weight_in", 7 0, L_0x6000027f2800;  alias, 1 drivers
v0x6000024d33c0_0 .var "weight_reg", 7 0;
L_0x6000027f2b20 .extend/s 16, v0x6000024d2d00_0;
L_0x6000027f2bc0 .extend/s 16, v0x6000024d33c0_0;
L_0x6000027f2c60 .arith/mult 16, L_0x6000027f2b20, L_0x6000027f2bc0;
L_0x6000027f2d00 .part L_0x6000027f2c60, 15, 1;
LS_0x6000027f2da0_0_0 .concat [ 1 1 1 1], L_0x6000027f2d00, L_0x6000027f2d00, L_0x6000027f2d00, L_0x6000027f2d00;
LS_0x6000027f2da0_0_4 .concat [ 1 1 1 1], L_0x6000027f2d00, L_0x6000027f2d00, L_0x6000027f2d00, L_0x6000027f2d00;
LS_0x6000027f2da0_0_8 .concat [ 1 1 1 1], L_0x6000027f2d00, L_0x6000027f2d00, L_0x6000027f2d00, L_0x6000027f2d00;
LS_0x6000027f2da0_0_12 .concat [ 1 1 1 1], L_0x6000027f2d00, L_0x6000027f2d00, L_0x6000027f2d00, L_0x6000027f2d00;
L_0x6000027f2da0 .concat [ 4 4 4 4], LS_0x6000027f2da0_0_0, LS_0x6000027f2da0_0_4, LS_0x6000027f2da0_0_8, LS_0x6000027f2da0_0_12;
L_0x6000027f2e40 .concat [ 16 16 0 0], L_0x6000027f2c60, L_0x6000027f2da0;
S_0x14de1c410 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14de0baa0;
 .timescale 0 0;
P_0x6000003afd40 .param/l "col" 1 7 214, +C4<010>;
L_0x600003de18f0 .functor AND 1, v0x6000024b2910_0, L_0x6000027f2f80, C4<1>, C4<1>;
L_0x600003de1960 .functor AND 1, L_0x6000027f3160, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de19d0 .functor OR 1, L_0x6000027f30c0, L_0x600003de1960, C4<0>, C4<0>;
L_0x600003de1a40 .functor AND 1, L_0x15009a4a0, L_0x600003de19d0, C4<1>, C4<1>;
L_0x600003de1ab0 .functor AND 1, L_0x600003de1a40, L_0x6000027f32a0, C4<1>, C4<1>;
v0x6000024dca20_0 .net *"_ivl_0", 3 0, L_0x6000027f2ee0;  1 drivers
L_0x150098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024dcab0_0 .net/2u *"_ivl_11", 2 0, L_0x150098a78;  1 drivers
v0x6000024dcb40_0 .net *"_ivl_13", 0 0, L_0x6000027f30c0;  1 drivers
L_0x150098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024dcbd0_0 .net/2u *"_ivl_15", 2 0, L_0x150098ac0;  1 drivers
v0x6000024dcc60_0 .net *"_ivl_17", 0 0, L_0x6000027f3160;  1 drivers
v0x6000024dccf0_0 .net *"_ivl_20", 0 0, L_0x600003de1960;  1 drivers
v0x6000024dcd80_0 .net *"_ivl_22", 0 0, L_0x600003de19d0;  1 drivers
v0x6000024dce10_0 .net *"_ivl_24", 0 0, L_0x600003de1a40;  1 drivers
v0x6000024dcea0_0 .net *"_ivl_25", 31 0, L_0x6000027f3200;  1 drivers
L_0x150098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024dcf30_0 .net *"_ivl_28", 15 0, L_0x150098b08;  1 drivers
L_0x150098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024dcfc0_0 .net/2u *"_ivl_29", 31 0, L_0x150098b50;  1 drivers
L_0x1500989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024dd050_0 .net *"_ivl_3", 1 0, L_0x1500989e8;  1 drivers
v0x6000024dd0e0_0 .net *"_ivl_31", 0 0, L_0x6000027f32a0;  1 drivers
L_0x150098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000024dd170_0 .net/2u *"_ivl_4", 3 0, L_0x150098a30;  1 drivers
v0x6000024dd200_0 .net *"_ivl_6", 0 0, L_0x6000027f2f80;  1 drivers
v0x6000024dd290_0 .net "do_clear", 0 0, L_0x600003de1ab0;  1 drivers
v0x6000024dd320_0 .net "load_weight", 0 0, L_0x600003de18f0;  1 drivers
v0x6000024dd3b0_0 .net "weight_in", 7 0, L_0x6000027f3020;  1 drivers
L_0x6000027f2ee0 .concat [ 2 2 0 0], v0x6000024b2880_0, L_0x1500989e8;
L_0x6000027f2f80 .cmp/eq 4, L_0x6000027f2ee0, L_0x150098a30;
L_0x6000027f30c0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098a78;
L_0x6000027f3160 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098ac0;
L_0x6000027f3200 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150098b08;
L_0x6000027f32a0 .cmp/eq 32, L_0x6000027f3200, L_0x150098b50;
S_0x14de0ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de1c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038ee980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038ee9c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024d3e70_0 .net *"_ivl_11", 0 0, L_0x6000027f3520;  1 drivers
v0x6000024d3f00_0 .net *"_ivl_12", 15 0, L_0x6000027f35c0;  1 drivers
v0x6000024dc000_0 .net/s *"_ivl_4", 15 0, L_0x6000027f3340;  1 drivers
v0x6000024dc090_0 .net/s *"_ivl_6", 15 0, L_0x6000027f33e0;  1 drivers
v0x6000024dc120_0 .net/s "a_signed", 7 0, v0x6000024dc2d0_0;  1 drivers
v0x6000024dc1b0_0 .net "act_in", 7 0, v0x6000024d2c70_0;  alias, 1 drivers
v0x6000024dc240_0 .var "act_out", 7 0;
v0x6000024dc2d0_0 .var "act_reg", 7 0;
v0x6000024dc360_0 .net "clear_acc", 0 0, L_0x600003de1ab0;  alias, 1 drivers
v0x6000024dc3f0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024dc480_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024dc510_0 .net "load_weight", 0 0, L_0x600003de18f0;  alias, 1 drivers
v0x6000024dc5a0_0 .net/s "product", 15 0, L_0x6000027f3480;  1 drivers
v0x6000024dc630_0 .net/s "product_ext", 31 0, L_0x6000027f3660;  1 drivers
v0x6000024dc6c0_0 .net "psum_in", 31 0, L_0x1500985f8;  alias, 1 drivers
v0x6000024dc750_0 .var "psum_out", 31 0;
v0x6000024dc7e0_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024dc870_0 .net/s "w_signed", 7 0, v0x6000024dc990_0;  1 drivers
v0x6000024dc900_0 .net "weight_in", 7 0, L_0x6000027f3020;  alias, 1 drivers
v0x6000024dc990_0 .var "weight_reg", 7 0;
L_0x6000027f3340 .extend/s 16, v0x6000024dc2d0_0;
L_0x6000027f33e0 .extend/s 16, v0x6000024dc990_0;
L_0x6000027f3480 .arith/mult 16, L_0x6000027f3340, L_0x6000027f33e0;
L_0x6000027f3520 .part L_0x6000027f3480, 15, 1;
LS_0x6000027f35c0_0_0 .concat [ 1 1 1 1], L_0x6000027f3520, L_0x6000027f3520, L_0x6000027f3520, L_0x6000027f3520;
LS_0x6000027f35c0_0_4 .concat [ 1 1 1 1], L_0x6000027f3520, L_0x6000027f3520, L_0x6000027f3520, L_0x6000027f3520;
LS_0x6000027f35c0_0_8 .concat [ 1 1 1 1], L_0x6000027f3520, L_0x6000027f3520, L_0x6000027f3520, L_0x6000027f3520;
LS_0x6000027f35c0_0_12 .concat [ 1 1 1 1], L_0x6000027f3520, L_0x6000027f3520, L_0x6000027f3520, L_0x6000027f3520;
L_0x6000027f35c0 .concat [ 4 4 4 4], LS_0x6000027f35c0_0_0, LS_0x6000027f35c0_0_4, LS_0x6000027f35c0_0_8, LS_0x6000027f35c0_0_12;
L_0x6000027f3660 .concat [ 16 16 0 0], L_0x6000027f3480, L_0x6000027f35c0;
S_0x14de100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14de0baa0;
 .timescale 0 0;
P_0x6000003afc00 .param/l "col" 1 7 214, +C4<011>;
L_0x600003de1c00 .functor AND 1, v0x6000024b2910_0, L_0x6000027f37a0, C4<1>, C4<1>;
L_0x600003de1c70 .functor AND 1, L_0x6000027f3980, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de1ce0 .functor OR 1, L_0x6000027f38e0, L_0x600003de1c70, C4<0>, C4<0>;
L_0x600003de1d50 .functor AND 1, L_0x15009a4a0, L_0x600003de1ce0, C4<1>, C4<1>;
L_0x600003de1dc0 .functor AND 1, L_0x600003de1d50, L_0x6000027f3ac0, C4<1>, C4<1>;
v0x6000024ddf80_0 .net *"_ivl_0", 3 0, L_0x6000027f3700;  1 drivers
L_0x150098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024de010_0 .net/2u *"_ivl_11", 2 0, L_0x150098c28;  1 drivers
v0x6000024de0a0_0 .net *"_ivl_13", 0 0, L_0x6000027f38e0;  1 drivers
L_0x150098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024de130_0 .net/2u *"_ivl_15", 2 0, L_0x150098c70;  1 drivers
v0x6000024de1c0_0 .net *"_ivl_17", 0 0, L_0x6000027f3980;  1 drivers
v0x6000024de250_0 .net *"_ivl_20", 0 0, L_0x600003de1c70;  1 drivers
v0x6000024de2e0_0 .net *"_ivl_22", 0 0, L_0x600003de1ce0;  1 drivers
v0x6000024de370_0 .net *"_ivl_24", 0 0, L_0x600003de1d50;  1 drivers
v0x6000024de400_0 .net *"_ivl_25", 31 0, L_0x6000027f3a20;  1 drivers
L_0x150098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024de490_0 .net *"_ivl_28", 15 0, L_0x150098cb8;  1 drivers
L_0x150098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024de520_0 .net/2u *"_ivl_29", 31 0, L_0x150098d00;  1 drivers
L_0x150098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024de5b0_0 .net *"_ivl_3", 1 0, L_0x150098b98;  1 drivers
v0x6000024de640_0 .net *"_ivl_31", 0 0, L_0x6000027f3ac0;  1 drivers
L_0x150098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000024de6d0_0 .net/2u *"_ivl_4", 3 0, L_0x150098be0;  1 drivers
v0x6000024de760_0 .net *"_ivl_6", 0 0, L_0x6000027f37a0;  1 drivers
v0x6000024de7f0_0 .net "do_clear", 0 0, L_0x600003de1dc0;  1 drivers
v0x6000024de880_0 .net "load_weight", 0 0, L_0x600003de1c00;  1 drivers
v0x6000024de910_0 .net "weight_in", 7 0, L_0x6000027f3840;  1 drivers
L_0x6000027f3700 .concat [ 2 2 0 0], v0x6000024b2880_0, L_0x150098b98;
L_0x6000027f37a0 .cmp/eq 4, L_0x6000027f3700, L_0x150098be0;
L_0x6000027f38e0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098c28;
L_0x6000027f3980 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098c70;
L_0x6000027f3a20 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150098cb8;
L_0x6000027f3ac0 .cmp/eq 32, L_0x6000027f3a20, L_0x150098d00;
S_0x14de04b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eeb00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eeb40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024dd440_0 .net *"_ivl_11", 0 0, L_0x6000027f3d40;  1 drivers
v0x6000024dd4d0_0 .net *"_ivl_12", 15 0, L_0x6000027f3de0;  1 drivers
v0x6000024dd560_0 .net/s *"_ivl_4", 15 0, L_0x6000027f3b60;  1 drivers
v0x6000024dd5f0_0 .net/s *"_ivl_6", 15 0, L_0x6000027f3c00;  1 drivers
v0x6000024dd680_0 .net/s "a_signed", 7 0, v0x6000024dd830_0;  1 drivers
v0x6000024dd710_0 .net "act_in", 7 0, v0x6000024dc240_0;  alias, 1 drivers
v0x6000024dd7a0_0 .var "act_out", 7 0;
v0x6000024dd830_0 .var "act_reg", 7 0;
v0x6000024dd8c0_0 .net "clear_acc", 0 0, L_0x600003de1dc0;  alias, 1 drivers
v0x6000024dd950_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024dd9e0_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024dda70_0 .net "load_weight", 0 0, L_0x600003de1c00;  alias, 1 drivers
v0x6000024ddb00_0 .net/s "product", 15 0, L_0x6000027f3ca0;  1 drivers
v0x6000024ddb90_0 .net/s "product_ext", 31 0, L_0x6000027f3e80;  1 drivers
v0x6000024ddc20_0 .net "psum_in", 31 0, L_0x150098640;  alias, 1 drivers
v0x6000024ddcb0_0 .var "psum_out", 31 0;
v0x6000024ddd40_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024dddd0_0 .net/s "w_signed", 7 0, v0x6000024ddef0_0;  1 drivers
v0x6000024dde60_0 .net "weight_in", 7 0, L_0x6000027f3840;  alias, 1 drivers
v0x6000024ddef0_0 .var "weight_reg", 7 0;
L_0x6000027f3b60 .extend/s 16, v0x6000024dd830_0;
L_0x6000027f3c00 .extend/s 16, v0x6000024ddef0_0;
L_0x6000027f3ca0 .arith/mult 16, L_0x6000027f3b60, L_0x6000027f3c00;
L_0x6000027f3d40 .part L_0x6000027f3ca0, 15, 1;
LS_0x6000027f3de0_0_0 .concat [ 1 1 1 1], L_0x6000027f3d40, L_0x6000027f3d40, L_0x6000027f3d40, L_0x6000027f3d40;
LS_0x6000027f3de0_0_4 .concat [ 1 1 1 1], L_0x6000027f3d40, L_0x6000027f3d40, L_0x6000027f3d40, L_0x6000027f3d40;
LS_0x6000027f3de0_0_8 .concat [ 1 1 1 1], L_0x6000027f3d40, L_0x6000027f3d40, L_0x6000027f3d40, L_0x6000027f3d40;
LS_0x6000027f3de0_0_12 .concat [ 1 1 1 1], L_0x6000027f3d40, L_0x6000027f3d40, L_0x6000027f3d40, L_0x6000027f3d40;
L_0x6000027f3de0 .concat [ 4 4 4 4], LS_0x6000027f3de0_0_0, LS_0x6000027f3de0_0_4, LS_0x6000027f3de0_0_8, LS_0x6000027f3de0_0_12;
L_0x6000027f3e80 .concat [ 16 16 0 0], L_0x6000027f3ca0, L_0x6000027f3de0;
S_0x14de04c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003aff00 .param/l "row" 1 7 213, +C4<01>;
S_0x14de15d20 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14de04c80;
 .timescale 0 0;
P_0x6000003aff80 .param/l "col" 1 7 214, +C4<00>;
L_0x600003de1f10 .functor AND 1, v0x6000024b2910_0, L_0x6000027f7b60, C4<1>, C4<1>;
L_0x600003de1ff0 .functor AND 1, L_0x6000027f7e80, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de2060 .functor OR 1, L_0x6000027f77a0, L_0x600003de1ff0, C4<0>, C4<0>;
L_0x600003de20d0 .functor AND 1, L_0x15009a4a0, L_0x600003de2060, C4<1>, C4<1>;
L_0x600003de2140 .functor AND 1, L_0x600003de20d0, L_0x6000027f7d40, C4<1>, C4<1>;
v0x6000024df4e0_0 .net *"_ivl_0", 2 0, L_0x6000027f3f20;  1 drivers
L_0x150098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024df570_0 .net/2u *"_ivl_11", 2 0, L_0x150098dd8;  1 drivers
v0x6000024df600_0 .net *"_ivl_13", 0 0, L_0x6000027f77a0;  1 drivers
L_0x150098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024df690_0 .net/2u *"_ivl_15", 2 0, L_0x150098e20;  1 drivers
v0x6000024df720_0 .net *"_ivl_17", 0 0, L_0x6000027f7e80;  1 drivers
v0x6000024df7b0_0 .net *"_ivl_20", 0 0, L_0x600003de1ff0;  1 drivers
v0x6000024df840_0 .net *"_ivl_22", 0 0, L_0x600003de2060;  1 drivers
v0x6000024df8d0_0 .net *"_ivl_24", 0 0, L_0x600003de20d0;  1 drivers
v0x6000024df960_0 .net *"_ivl_25", 31 0, L_0x6000027f7660;  1 drivers
L_0x150098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024df9f0_0 .net *"_ivl_28", 15 0, L_0x150098e68;  1 drivers
L_0x150098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024dfa80_0 .net/2u *"_ivl_29", 31 0, L_0x150098eb0;  1 drivers
L_0x150098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024dfb10_0 .net *"_ivl_3", 0 0, L_0x150098d48;  1 drivers
v0x6000024dfba0_0 .net *"_ivl_31", 0 0, L_0x6000027f7d40;  1 drivers
L_0x150098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024dfc30_0 .net/2u *"_ivl_4", 2 0, L_0x150098d90;  1 drivers
v0x6000024dfcc0_0 .net *"_ivl_6", 0 0, L_0x6000027f7b60;  1 drivers
v0x6000024dfd50_0 .net "do_clear", 0 0, L_0x600003de2140;  1 drivers
v0x6000024dfde0_0 .net "load_weight", 0 0, L_0x600003de1f10;  1 drivers
v0x6000024dfe70_0 .net "weight_in", 7 0, L_0x6000027f7a20;  1 drivers
L_0x6000027f3f20 .concat [ 2 1 0 0], v0x6000024b2880_0, L_0x150098d48;
L_0x6000027f7b60 .cmp/eq 3, L_0x6000027f3f20, L_0x150098d90;
L_0x6000027f77a0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098dd8;
L_0x6000027f7e80 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098e20;
L_0x6000027f7660 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150098e68;
L_0x6000027f7d40 .cmp/eq 32, L_0x6000027f7660, L_0x150098eb0;
S_0x14de15e90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de15d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eeb80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eebc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024de9a0_0 .net *"_ivl_11", 0 0, L_0x6000027f7ac0;  1 drivers
v0x6000024dea30_0 .net *"_ivl_12", 15 0, L_0x6000027f72a0;  1 drivers
v0x6000024deac0_0 .net/s *"_ivl_4", 15 0, L_0x6000027f7520;  1 drivers
v0x6000024deb50_0 .net/s *"_ivl_6", 15 0, L_0x6000027f7c00;  1 drivers
v0x6000024debe0_0 .net/s "a_signed", 7 0, v0x6000024ded90_0;  1 drivers
v0x6000024dec70_0 .net "act_in", 7 0, L_0x600003de0230;  alias, 1 drivers
v0x6000024ded00_0 .var "act_out", 7 0;
v0x6000024ded90_0 .var "act_reg", 7 0;
v0x6000024dee20_0 .net "clear_acc", 0 0, L_0x600003de2140;  alias, 1 drivers
v0x6000024deeb0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024def40_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024defd0_0 .net "load_weight", 0 0, L_0x600003de1f10;  alias, 1 drivers
v0x6000024df060_0 .net/s "product", 15 0, L_0x6000027f7200;  1 drivers
v0x6000024df0f0_0 .net/s "product_ext", 31 0, L_0x6000027f7980;  1 drivers
v0x6000024df180_0 .net "psum_in", 31 0, v0x6000024d1c20_0;  alias, 1 drivers
v0x6000024df210_0 .var "psum_out", 31 0;
v0x6000024df2a0_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024df330_0 .net/s "w_signed", 7 0, v0x6000024df450_0;  1 drivers
v0x6000024df3c0_0 .net "weight_in", 7 0, L_0x6000027f7a20;  alias, 1 drivers
v0x6000024df450_0 .var "weight_reg", 7 0;
L_0x6000027f7520 .extend/s 16, v0x6000024ded90_0;
L_0x6000027f7c00 .extend/s 16, v0x6000024df450_0;
L_0x6000027f7200 .arith/mult 16, L_0x6000027f7520, L_0x6000027f7c00;
L_0x6000027f7ac0 .part L_0x6000027f7200, 15, 1;
LS_0x6000027f72a0_0_0 .concat [ 1 1 1 1], L_0x6000027f7ac0, L_0x6000027f7ac0, L_0x6000027f7ac0, L_0x6000027f7ac0;
LS_0x6000027f72a0_0_4 .concat [ 1 1 1 1], L_0x6000027f7ac0, L_0x6000027f7ac0, L_0x6000027f7ac0, L_0x6000027f7ac0;
LS_0x6000027f72a0_0_8 .concat [ 1 1 1 1], L_0x6000027f7ac0, L_0x6000027f7ac0, L_0x6000027f7ac0, L_0x6000027f7ac0;
LS_0x6000027f72a0_0_12 .concat [ 1 1 1 1], L_0x6000027f7ac0, L_0x6000027f7ac0, L_0x6000027f7ac0, L_0x6000027f7ac0;
L_0x6000027f72a0 .concat [ 4 4 4 4], LS_0x6000027f72a0_0_0, LS_0x6000027f72a0_0_4, LS_0x6000027f72a0_0_8, LS_0x6000027f72a0_0_12;
L_0x6000027f7980 .concat [ 16 16 0 0], L_0x6000027f7200, L_0x6000027f72a0;
S_0x14de96bd0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14de04c80;
 .timescale 0 0;
P_0x6000003a8000 .param/l "col" 1 7 214, +C4<01>;
L_0x600003de2290 .functor AND 1, v0x6000024b2910_0, L_0x6000027f7840, C4<1>, C4<1>;
L_0x600003de2300 .functor AND 1, L_0x6000027f7480, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de2370 .functor OR 1, L_0x6000027f7700, L_0x600003de2300, C4<0>, C4<0>;
L_0x600003de23e0 .functor AND 1, L_0x15009a4a0, L_0x600003de2370, C4<1>, C4<1>;
L_0x600003de2450 .functor AND 1, L_0x600003de23e0, L_0x6000027f70c0, C4<1>, C4<1>;
v0x6000024d8ab0_0 .net *"_ivl_0", 2 0, L_0x6000027f7340;  1 drivers
L_0x150098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024d8b40_0 .net/2u *"_ivl_11", 2 0, L_0x150098f88;  1 drivers
v0x6000024d8bd0_0 .net *"_ivl_13", 0 0, L_0x6000027f7700;  1 drivers
L_0x150098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024d8c60_0 .net/2u *"_ivl_15", 2 0, L_0x150098fd0;  1 drivers
v0x6000024d8cf0_0 .net *"_ivl_17", 0 0, L_0x6000027f7480;  1 drivers
v0x6000024d8d80_0 .net *"_ivl_20", 0 0, L_0x600003de2300;  1 drivers
v0x6000024d8e10_0 .net *"_ivl_22", 0 0, L_0x600003de2370;  1 drivers
v0x6000024d8ea0_0 .net *"_ivl_24", 0 0, L_0x600003de23e0;  1 drivers
v0x6000024d8f30_0 .net *"_ivl_25", 31 0, L_0x6000027f75c0;  1 drivers
L_0x150099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d8fc0_0 .net *"_ivl_28", 15 0, L_0x150099018;  1 drivers
L_0x150099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024d9050_0 .net/2u *"_ivl_29", 31 0, L_0x150099060;  1 drivers
L_0x150098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024d90e0_0 .net *"_ivl_3", 0 0, L_0x150098ef8;  1 drivers
v0x6000024d9170_0 .net *"_ivl_31", 0 0, L_0x6000027f70c0;  1 drivers
L_0x150098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000024d9200_0 .net/2u *"_ivl_4", 2 0, L_0x150098f40;  1 drivers
v0x6000024d9290_0 .net *"_ivl_6", 0 0, L_0x6000027f7840;  1 drivers
v0x6000024d9320_0 .net "do_clear", 0 0, L_0x600003de2450;  1 drivers
v0x6000024d93b0_0 .net "load_weight", 0 0, L_0x600003de2290;  1 drivers
v0x6000024d9440_0 .net "weight_in", 7 0, L_0x6000027f73e0;  1 drivers
L_0x6000027f7340 .concat [ 2 1 0 0], v0x6000024b2880_0, L_0x150098ef8;
L_0x6000027f7840 .cmp/eq 3, L_0x6000027f7340, L_0x150098f40;
L_0x6000027f7700 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098f88;
L_0x6000027f7480 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150098fd0;
L_0x6000027f75c0 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150099018;
L_0x6000027f70c0 .cmp/eq 32, L_0x6000027f75c0, L_0x150099060;
S_0x14de96d40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de96bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eec00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eec40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024dff00_0 .net *"_ivl_11", 0 0, L_0x6000027f6e40;  1 drivers
v0x6000024d8000_0 .net *"_ivl_12", 15 0, L_0x6000027f6ee0;  1 drivers
v0x6000024d8090_0 .net/s *"_ivl_4", 15 0, L_0x6000027f7160;  1 drivers
v0x6000024d8120_0 .net/s *"_ivl_6", 15 0, L_0x6000027f6f80;  1 drivers
v0x6000024d81b0_0 .net/s "a_signed", 7 0, v0x6000024d8360_0;  1 drivers
v0x6000024d8240_0 .net "act_in", 7 0, v0x6000024ded00_0;  alias, 1 drivers
v0x6000024d82d0_0 .var "act_out", 7 0;
v0x6000024d8360_0 .var "act_reg", 7 0;
v0x6000024d83f0_0 .net "clear_acc", 0 0, L_0x600003de2450;  alias, 1 drivers
v0x6000024d8480_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024d8510_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024d85a0_0 .net "load_weight", 0 0, L_0x600003de2290;  alias, 1 drivers
v0x6000024d8630_0 .net/s "product", 15 0, L_0x6000027f7020;  1 drivers
v0x6000024d86c0_0 .net/s "product_ext", 31 0, L_0x6000027f6d00;  1 drivers
v0x6000024d8750_0 .net "psum_in", 31 0, v0x6000024d3180_0;  alias, 1 drivers
v0x6000024d87e0_0 .var "psum_out", 31 0;
v0x6000024d8870_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024d8900_0 .net/s "w_signed", 7 0, v0x6000024d8a20_0;  1 drivers
v0x6000024d8990_0 .net "weight_in", 7 0, L_0x6000027f73e0;  alias, 1 drivers
v0x6000024d8a20_0 .var "weight_reg", 7 0;
L_0x6000027f7160 .extend/s 16, v0x6000024d8360_0;
L_0x6000027f6f80 .extend/s 16, v0x6000024d8a20_0;
L_0x6000027f7020 .arith/mult 16, L_0x6000027f7160, L_0x6000027f6f80;
L_0x6000027f6e40 .part L_0x6000027f7020, 15, 1;
LS_0x6000027f6ee0_0_0 .concat [ 1 1 1 1], L_0x6000027f6e40, L_0x6000027f6e40, L_0x6000027f6e40, L_0x6000027f6e40;
LS_0x6000027f6ee0_0_4 .concat [ 1 1 1 1], L_0x6000027f6e40, L_0x6000027f6e40, L_0x6000027f6e40, L_0x6000027f6e40;
LS_0x6000027f6ee0_0_8 .concat [ 1 1 1 1], L_0x6000027f6e40, L_0x6000027f6e40, L_0x6000027f6e40, L_0x6000027f6e40;
LS_0x6000027f6ee0_0_12 .concat [ 1 1 1 1], L_0x6000027f6e40, L_0x6000027f6e40, L_0x6000027f6e40, L_0x6000027f6e40;
L_0x6000027f6ee0 .concat [ 4 4 4 4], LS_0x6000027f6ee0_0_0, LS_0x6000027f6ee0_0_4, LS_0x6000027f6ee0_0_8, LS_0x6000027f6ee0_0_12;
L_0x6000027f6d00 .concat [ 16 16 0 0], L_0x6000027f7020, L_0x6000027f6ee0;
S_0x14de91210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14de04c80;
 .timescale 0 0;
P_0x6000003a8100 .param/l "col" 1 7 214, +C4<010>;
L_0x600003de25a0 .functor AND 1, v0x6000024b2910_0, L_0x6000027f6bc0, C4<1>, C4<1>;
L_0x600003de1f80 .functor AND 1, L_0x6000027f6b20, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de2610 .functor OR 1, L_0x6000027f6a80, L_0x600003de1f80, C4<0>, C4<0>;
L_0x600003de2680 .functor AND 1, L_0x15009a4a0, L_0x600003de2610, C4<1>, C4<1>;
L_0x600003de26f0 .functor AND 1, L_0x600003de2680, L_0x6000027f69e0, C4<1>, C4<1>;
v0x6000024da010_0 .net *"_ivl_0", 3 0, L_0x6000027f6da0;  1 drivers
L_0x150099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024da0a0_0 .net/2u *"_ivl_11", 2 0, L_0x150099138;  1 drivers
v0x6000024da130_0 .net *"_ivl_13", 0 0, L_0x6000027f6a80;  1 drivers
L_0x150099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024da1c0_0 .net/2u *"_ivl_15", 2 0, L_0x150099180;  1 drivers
v0x6000024da250_0 .net *"_ivl_17", 0 0, L_0x6000027f6b20;  1 drivers
v0x6000024da2e0_0 .net *"_ivl_20", 0 0, L_0x600003de1f80;  1 drivers
v0x6000024da370_0 .net *"_ivl_22", 0 0, L_0x600003de2610;  1 drivers
v0x6000024da400_0 .net *"_ivl_24", 0 0, L_0x600003de2680;  1 drivers
v0x6000024da490_0 .net *"_ivl_25", 31 0, L_0x6000027f6940;  1 drivers
L_0x1500991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024da520_0 .net *"_ivl_28", 15 0, L_0x1500991c8;  1 drivers
L_0x150099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024da5b0_0 .net/2u *"_ivl_29", 31 0, L_0x150099210;  1 drivers
L_0x1500990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024da640_0 .net *"_ivl_3", 1 0, L_0x1500990a8;  1 drivers
v0x6000024da6d0_0 .net *"_ivl_31", 0 0, L_0x6000027f69e0;  1 drivers
L_0x1500990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000024da760_0 .net/2u *"_ivl_4", 3 0, L_0x1500990f0;  1 drivers
v0x6000024da7f0_0 .net *"_ivl_6", 0 0, L_0x6000027f6bc0;  1 drivers
v0x6000024da880_0 .net "do_clear", 0 0, L_0x600003de26f0;  1 drivers
v0x6000024da910_0 .net "load_weight", 0 0, L_0x600003de25a0;  1 drivers
v0x6000024da9a0_0 .net "weight_in", 7 0, L_0x6000027f6c60;  1 drivers
L_0x6000027f6da0 .concat [ 2 2 0 0], v0x6000024b2880_0, L_0x1500990a8;
L_0x6000027f6bc0 .cmp/eq 4, L_0x6000027f6da0, L_0x1500990f0;
L_0x6000027f6a80 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099138;
L_0x6000027f6b20 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099180;
L_0x6000027f6940 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x1500991c8;
L_0x6000027f69e0 .cmp/eq 32, L_0x6000027f6940, L_0x150099210;
S_0x14de91380 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de91210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eed00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eed40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024d94d0_0 .net *"_ivl_11", 0 0, L_0x6000027f61c0;  1 drivers
v0x6000024d9560_0 .net *"_ivl_12", 15 0, L_0x6000027f5fe0;  1 drivers
v0x6000024d95f0_0 .net/s *"_ivl_4", 15 0, L_0x6000027f6620;  1 drivers
v0x6000024d9680_0 .net/s *"_ivl_6", 15 0, L_0x6000027f66c0;  1 drivers
v0x6000024d9710_0 .net/s "a_signed", 7 0, v0x6000024d98c0_0;  1 drivers
v0x6000024d97a0_0 .net "act_in", 7 0, v0x6000024d82d0_0;  alias, 1 drivers
v0x6000024d9830_0 .var "act_out", 7 0;
v0x6000024d98c0_0 .var "act_reg", 7 0;
v0x6000024d9950_0 .net "clear_acc", 0 0, L_0x600003de26f0;  alias, 1 drivers
v0x6000024d99e0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024d9a70_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024d9b00_0 .net "load_weight", 0 0, L_0x600003de25a0;  alias, 1 drivers
v0x6000024d9b90_0 .net/s "product", 15 0, L_0x6000027f6120;  1 drivers
v0x6000024d9c20_0 .net/s "product_ext", 31 0, L_0x6000027f6080;  1 drivers
v0x6000024d9cb0_0 .net "psum_in", 31 0, v0x6000024dc750_0;  alias, 1 drivers
v0x6000024d9d40_0 .var "psum_out", 31 0;
v0x6000024d9dd0_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024d9e60_0 .net/s "w_signed", 7 0, v0x6000024d9f80_0;  1 drivers
v0x6000024d9ef0_0 .net "weight_in", 7 0, L_0x6000027f6c60;  alias, 1 drivers
v0x6000024d9f80_0 .var "weight_reg", 7 0;
L_0x6000027f6620 .extend/s 16, v0x6000024d98c0_0;
L_0x6000027f66c0 .extend/s 16, v0x6000024d9f80_0;
L_0x6000027f6120 .arith/mult 16, L_0x6000027f6620, L_0x6000027f66c0;
L_0x6000027f61c0 .part L_0x6000027f6120, 15, 1;
LS_0x6000027f5fe0_0_0 .concat [ 1 1 1 1], L_0x6000027f61c0, L_0x6000027f61c0, L_0x6000027f61c0, L_0x6000027f61c0;
LS_0x6000027f5fe0_0_4 .concat [ 1 1 1 1], L_0x6000027f61c0, L_0x6000027f61c0, L_0x6000027f61c0, L_0x6000027f61c0;
LS_0x6000027f5fe0_0_8 .concat [ 1 1 1 1], L_0x6000027f61c0, L_0x6000027f61c0, L_0x6000027f61c0, L_0x6000027f61c0;
LS_0x6000027f5fe0_0_12 .concat [ 1 1 1 1], L_0x6000027f61c0, L_0x6000027f61c0, L_0x6000027f61c0, L_0x6000027f61c0;
L_0x6000027f5fe0 .concat [ 4 4 4 4], LS_0x6000027f5fe0_0_0, LS_0x6000027f5fe0_0_4, LS_0x6000027f5fe0_0_8, LS_0x6000027f5fe0_0_12;
L_0x6000027f6080 .concat [ 16 16 0 0], L_0x6000027f6120, L_0x6000027f5fe0;
S_0x14de8ebc0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14de04c80;
 .timescale 0 0;
P_0x6000003a8200 .param/l "col" 1 7 214, +C4<011>;
L_0x600003de2840 .functor AND 1, v0x6000024b2910_0, L_0x6000027f5f40, C4<1>, C4<1>;
L_0x600003de28b0 .functor AND 1, L_0x6000027f5c20, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de2920 .functor OR 1, L_0x6000027f5e00, L_0x600003de28b0, C4<0>, C4<0>;
L_0x600003de2990 .functor AND 1, L_0x15009a4a0, L_0x600003de2920, C4<1>, C4<1>;
L_0x600003de2a00 .functor AND 1, L_0x600003de2990, L_0x6000027f5ae0, C4<1>, C4<1>;
v0x6000024db570_0 .net *"_ivl_0", 3 0, L_0x6000027f5ea0;  1 drivers
L_0x1500992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024db600_0 .net/2u *"_ivl_11", 2 0, L_0x1500992e8;  1 drivers
v0x6000024db690_0 .net *"_ivl_13", 0 0, L_0x6000027f5e00;  1 drivers
L_0x150099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024db720_0 .net/2u *"_ivl_15", 2 0, L_0x150099330;  1 drivers
v0x6000024db7b0_0 .net *"_ivl_17", 0 0, L_0x6000027f5c20;  1 drivers
v0x6000024db840_0 .net *"_ivl_20", 0 0, L_0x600003de28b0;  1 drivers
v0x6000024db8d0_0 .net *"_ivl_22", 0 0, L_0x600003de2920;  1 drivers
v0x6000024db960_0 .net *"_ivl_24", 0 0, L_0x600003de2990;  1 drivers
v0x6000024db9f0_0 .net *"_ivl_25", 31 0, L_0x6000027f5cc0;  1 drivers
L_0x150099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024dba80_0 .net *"_ivl_28", 15 0, L_0x150099378;  1 drivers
L_0x1500993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024dbb10_0 .net/2u *"_ivl_29", 31 0, L_0x1500993c0;  1 drivers
L_0x150099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024dbba0_0 .net *"_ivl_3", 1 0, L_0x150099258;  1 drivers
v0x6000024dbc30_0 .net *"_ivl_31", 0 0, L_0x6000027f5ae0;  1 drivers
L_0x1500992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000024dbcc0_0 .net/2u *"_ivl_4", 3 0, L_0x1500992a0;  1 drivers
v0x6000024dbd50_0 .net *"_ivl_6", 0 0, L_0x6000027f5f40;  1 drivers
v0x6000024dbde0_0 .net "do_clear", 0 0, L_0x600003de2a00;  1 drivers
v0x6000024dbe70_0 .net "load_weight", 0 0, L_0x600003de2840;  1 drivers
v0x6000024dbf00_0 .net "weight_in", 7 0, L_0x6000027f5d60;  1 drivers
L_0x6000027f5ea0 .concat [ 2 2 0 0], v0x6000024b2880_0, L_0x150099258;
L_0x6000027f5f40 .cmp/eq 4, L_0x6000027f5ea0, L_0x1500992a0;
L_0x6000027f5e00 .cmp/eq 3, v0x6000024c8ab0_0, L_0x1500992e8;
L_0x6000027f5c20 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099330;
L_0x6000027f5cc0 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150099378;
L_0x6000027f5ae0 .cmp/eq 32, L_0x6000027f5cc0, L_0x1500993c0;
S_0x14de8ed30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de8ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eea00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eea40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024daa30_0 .net *"_ivl_11", 0 0, L_0x6000027f5860;  1 drivers
v0x6000024daac0_0 .net *"_ivl_12", 15 0, L_0x6000027f5900;  1 drivers
v0x6000024dab50_0 .net/s *"_ivl_4", 15 0, L_0x6000027f5b80;  1 drivers
v0x6000024dabe0_0 .net/s *"_ivl_6", 15 0, L_0x6000027f59a0;  1 drivers
v0x6000024dac70_0 .net/s "a_signed", 7 0, v0x6000024dae20_0;  1 drivers
v0x6000024dad00_0 .net "act_in", 7 0, v0x6000024d9830_0;  alias, 1 drivers
v0x6000024dad90_0 .var "act_out", 7 0;
v0x6000024dae20_0 .var "act_reg", 7 0;
v0x6000024daeb0_0 .net "clear_acc", 0 0, L_0x600003de2a00;  alias, 1 drivers
v0x6000024daf40_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024dafd0_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024db060_0 .net "load_weight", 0 0, L_0x600003de2840;  alias, 1 drivers
v0x6000024db0f0_0 .net/s "product", 15 0, L_0x6000027f5a40;  1 drivers
v0x6000024db180_0 .net/s "product_ext", 31 0, L_0x6000027f5720;  1 drivers
v0x6000024db210_0 .net "psum_in", 31 0, v0x6000024ddcb0_0;  alias, 1 drivers
v0x6000024db2a0_0 .var "psum_out", 31 0;
v0x6000024db330_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024db3c0_0 .net/s "w_signed", 7 0, v0x6000024db4e0_0;  1 drivers
v0x6000024db450_0 .net "weight_in", 7 0, L_0x6000027f5d60;  alias, 1 drivers
v0x6000024db4e0_0 .var "weight_reg", 7 0;
L_0x6000027f5b80 .extend/s 16, v0x6000024dae20_0;
L_0x6000027f59a0 .extend/s 16, v0x6000024db4e0_0;
L_0x6000027f5a40 .arith/mult 16, L_0x6000027f5b80, L_0x6000027f59a0;
L_0x6000027f5860 .part L_0x6000027f5a40, 15, 1;
LS_0x6000027f5900_0_0 .concat [ 1 1 1 1], L_0x6000027f5860, L_0x6000027f5860, L_0x6000027f5860, L_0x6000027f5860;
LS_0x6000027f5900_0_4 .concat [ 1 1 1 1], L_0x6000027f5860, L_0x6000027f5860, L_0x6000027f5860, L_0x6000027f5860;
LS_0x6000027f5900_0_8 .concat [ 1 1 1 1], L_0x6000027f5860, L_0x6000027f5860, L_0x6000027f5860, L_0x6000027f5860;
LS_0x6000027f5900_0_12 .concat [ 1 1 1 1], L_0x6000027f5860, L_0x6000027f5860, L_0x6000027f5860, L_0x6000027f5860;
L_0x6000027f5900 .concat [ 4 4 4 4], LS_0x6000027f5900_0_0, LS_0x6000027f5900_0_4, LS_0x6000027f5900_0_8, LS_0x6000027f5900_0_12;
L_0x6000027f5720 .concat [ 16 16 0 0], L_0x6000027f5a40, L_0x6000027f5900;
S_0x14de8c570 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8300 .param/l "row" 1 7 213, +C4<010>;
S_0x14de8c6e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14de8c570;
 .timescale 0 0;
P_0x6000003a8380 .param/l "col" 1 7 214, +C4<00>;
L_0x600003de2b50 .functor AND 1, v0x6000024b2910_0, L_0x6000027f55e0, C4<1>, C4<1>;
L_0x600003de2bc0 .functor AND 1, L_0x6000027f5540, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de2c30 .functor OR 1, L_0x6000027f54a0, L_0x600003de2bc0, C4<0>, C4<0>;
L_0x600003de2ca0 .functor AND 1, L_0x15009a4a0, L_0x600003de2c30, C4<1>, C4<1>;
L_0x600003de2d10 .functor AND 1, L_0x600003de2ca0, L_0x6000027f5400, C4<1>, C4<1>;
v0x6000024c4b40_0 .net *"_ivl_0", 2 0, L_0x6000027f57c0;  1 drivers
L_0x150099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024c4bd0_0 .net/2u *"_ivl_11", 2 0, L_0x150099498;  1 drivers
v0x6000024c4c60_0 .net *"_ivl_13", 0 0, L_0x6000027f54a0;  1 drivers
L_0x1500994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024c4cf0_0 .net/2u *"_ivl_15", 2 0, L_0x1500994e0;  1 drivers
v0x6000024c4d80_0 .net *"_ivl_17", 0 0, L_0x6000027f5540;  1 drivers
v0x6000024c4e10_0 .net *"_ivl_20", 0 0, L_0x600003de2bc0;  1 drivers
v0x6000024c4ea0_0 .net *"_ivl_22", 0 0, L_0x600003de2c30;  1 drivers
v0x6000024c4f30_0 .net *"_ivl_24", 0 0, L_0x600003de2ca0;  1 drivers
v0x6000024c4fc0_0 .net *"_ivl_25", 31 0, L_0x6000027f5360;  1 drivers
L_0x150099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c5050_0 .net *"_ivl_28", 15 0, L_0x150099528;  1 drivers
L_0x150099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c50e0_0 .net/2u *"_ivl_29", 31 0, L_0x150099570;  1 drivers
L_0x150099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024c5170_0 .net *"_ivl_3", 0 0, L_0x150099408;  1 drivers
v0x6000024c5200_0 .net *"_ivl_31", 0 0, L_0x6000027f5400;  1 drivers
L_0x150099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024c5290_0 .net/2u *"_ivl_4", 2 0, L_0x150099450;  1 drivers
v0x6000024c5320_0 .net *"_ivl_6", 0 0, L_0x6000027f55e0;  1 drivers
v0x6000024c53b0_0 .net "do_clear", 0 0, L_0x600003de2d10;  1 drivers
v0x6000024c5440_0 .net "load_weight", 0 0, L_0x600003de2b50;  1 drivers
v0x6000024c54d0_0 .net "weight_in", 7 0, L_0x6000027f5680;  1 drivers
L_0x6000027f57c0 .concat [ 2 1 0 0], v0x6000024b2880_0, L_0x150099408;
L_0x6000027f55e0 .cmp/eq 3, L_0x6000027f57c0, L_0x150099450;
L_0x6000027f54a0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099498;
L_0x6000027f5540 .cmp/eq 3, v0x6000024c8ab0_0, L_0x1500994e0;
L_0x6000027f5360 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150099528;
L_0x6000027f5400 .cmp/eq 32, L_0x6000027f5360, L_0x150099570;
S_0x14de89f20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de8c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eed80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eedc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024c4000_0 .net *"_ivl_11", 0 0, L_0x6000027f5180;  1 drivers
v0x6000024c4090_0 .net *"_ivl_12", 15 0, L_0x6000027f4fa0;  1 drivers
v0x6000024c4120_0 .net/s *"_ivl_4", 15 0, L_0x6000027f5220;  1 drivers
v0x6000024c41b0_0 .net/s *"_ivl_6", 15 0, L_0x6000027f52c0;  1 drivers
v0x6000024c4240_0 .net/s "a_signed", 7 0, v0x6000024c43f0_0;  1 drivers
v0x6000024c42d0_0 .net "act_in", 7 0, L_0x600003de02a0;  alias, 1 drivers
v0x6000024c4360_0 .var "act_out", 7 0;
v0x6000024c43f0_0 .var "act_reg", 7 0;
v0x6000024c4480_0 .net "clear_acc", 0 0, L_0x600003de2d10;  alias, 1 drivers
v0x6000024c4510_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c45a0_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024c4630_0 .net "load_weight", 0 0, L_0x600003de2b50;  alias, 1 drivers
v0x6000024c46c0_0 .net/s "product", 15 0, L_0x6000027f50e0;  1 drivers
v0x6000024c4750_0 .net/s "product_ext", 31 0, L_0x6000027f5040;  1 drivers
v0x6000024c47e0_0 .net "psum_in", 31 0, v0x6000024df210_0;  alias, 1 drivers
v0x6000024c4870_0 .var "psum_out", 31 0;
v0x6000024c4900_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024c4990_0 .net/s "w_signed", 7 0, v0x6000024c4ab0_0;  1 drivers
v0x6000024c4a20_0 .net "weight_in", 7 0, L_0x6000027f5680;  alias, 1 drivers
v0x6000024c4ab0_0 .var "weight_reg", 7 0;
L_0x6000027f5220 .extend/s 16, v0x6000024c43f0_0;
L_0x6000027f52c0 .extend/s 16, v0x6000024c4ab0_0;
L_0x6000027f50e0 .arith/mult 16, L_0x6000027f5220, L_0x6000027f52c0;
L_0x6000027f5180 .part L_0x6000027f50e0, 15, 1;
LS_0x6000027f4fa0_0_0 .concat [ 1 1 1 1], L_0x6000027f5180, L_0x6000027f5180, L_0x6000027f5180, L_0x6000027f5180;
LS_0x6000027f4fa0_0_4 .concat [ 1 1 1 1], L_0x6000027f5180, L_0x6000027f5180, L_0x6000027f5180, L_0x6000027f5180;
LS_0x6000027f4fa0_0_8 .concat [ 1 1 1 1], L_0x6000027f5180, L_0x6000027f5180, L_0x6000027f5180, L_0x6000027f5180;
LS_0x6000027f4fa0_0_12 .concat [ 1 1 1 1], L_0x6000027f5180, L_0x6000027f5180, L_0x6000027f5180, L_0x6000027f5180;
L_0x6000027f4fa0 .concat [ 4 4 4 4], LS_0x6000027f4fa0_0_0, LS_0x6000027f4fa0_0_4, LS_0x6000027f4fa0_0_8, LS_0x6000027f4fa0_0_12;
L_0x6000027f5040 .concat [ 16 16 0 0], L_0x6000027f50e0, L_0x6000027f4fa0;
S_0x14de8a090 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14de8c570;
 .timescale 0 0;
P_0x6000003a8480 .param/l "col" 1 7 214, +C4<01>;
L_0x600003de2e60 .functor AND 1, v0x6000024b2910_0, L_0x6000027f4f00, C4<1>, C4<1>;
L_0x600003de2ed0 .functor AND 1, L_0x6000027f4be0, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de2f40 .functor OR 1, L_0x6000027f4dc0, L_0x600003de2ed0, C4<0>, C4<0>;
L_0x600003de2fb0 .functor AND 1, L_0x15009a4a0, L_0x600003de2f40, C4<1>, C4<1>;
L_0x600003de3020 .functor AND 1, L_0x600003de2fb0, L_0x6000027f4aa0, C4<1>, C4<1>;
v0x6000024c60a0_0 .net *"_ivl_0", 2 0, L_0x6000027f4e60;  1 drivers
L_0x150099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024c6130_0 .net/2u *"_ivl_11", 2 0, L_0x150099648;  1 drivers
v0x6000024c61c0_0 .net *"_ivl_13", 0 0, L_0x6000027f4dc0;  1 drivers
L_0x150099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024c6250_0 .net/2u *"_ivl_15", 2 0, L_0x150099690;  1 drivers
v0x6000024c62e0_0 .net *"_ivl_17", 0 0, L_0x6000027f4be0;  1 drivers
v0x6000024c6370_0 .net *"_ivl_20", 0 0, L_0x600003de2ed0;  1 drivers
v0x6000024c6400_0 .net *"_ivl_22", 0 0, L_0x600003de2f40;  1 drivers
v0x6000024c6490_0 .net *"_ivl_24", 0 0, L_0x600003de2fb0;  1 drivers
v0x6000024c6520_0 .net *"_ivl_25", 31 0, L_0x6000027f4c80;  1 drivers
L_0x1500996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c65b0_0 .net *"_ivl_28", 15 0, L_0x1500996d8;  1 drivers
L_0x150099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c6640_0 .net/2u *"_ivl_29", 31 0, L_0x150099720;  1 drivers
L_0x1500995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024c66d0_0 .net *"_ivl_3", 0 0, L_0x1500995b8;  1 drivers
v0x6000024c6760_0 .net *"_ivl_31", 0 0, L_0x6000027f4aa0;  1 drivers
L_0x150099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000024c67f0_0 .net/2u *"_ivl_4", 2 0, L_0x150099600;  1 drivers
v0x6000024c6880_0 .net *"_ivl_6", 0 0, L_0x6000027f4f00;  1 drivers
v0x6000024c6910_0 .net "do_clear", 0 0, L_0x600003de3020;  1 drivers
v0x6000024c69a0_0 .net "load_weight", 0 0, L_0x600003de2e60;  1 drivers
v0x6000024c6a30_0 .net "weight_in", 7 0, L_0x6000027f4d20;  1 drivers
L_0x6000027f4e60 .concat [ 2 1 0 0], v0x6000024b2880_0, L_0x1500995b8;
L_0x6000027f4f00 .cmp/eq 3, L_0x6000027f4e60, L_0x150099600;
L_0x6000027f4dc0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099648;
L_0x6000027f4be0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099690;
L_0x6000027f4c80 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x1500996d8;
L_0x6000027f4aa0 .cmp/eq 32, L_0x6000027f4c80, L_0x150099720;
S_0x14de878d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de8a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eea80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eeac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024c5560_0 .net *"_ivl_11", 0 0, L_0x6000027f64e0;  1 drivers
v0x6000024c55f0_0 .net *"_ivl_12", 15 0, L_0x6000027f6580;  1 drivers
v0x6000024c5680_0 .net/s *"_ivl_4", 15 0, L_0x6000027f4b40;  1 drivers
v0x6000024c5710_0 .net/s *"_ivl_6", 15 0, L_0x6000027f4960;  1 drivers
v0x6000024c57a0_0 .net/s "a_signed", 7 0, v0x6000024c5950_0;  1 drivers
v0x6000024c5830_0 .net "act_in", 7 0, v0x6000024c4360_0;  alias, 1 drivers
v0x6000024c58c0_0 .var "act_out", 7 0;
v0x6000024c5950_0 .var "act_reg", 7 0;
v0x6000024c59e0_0 .net "clear_acc", 0 0, L_0x600003de3020;  alias, 1 drivers
v0x6000024c5a70_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c5b00_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024c5b90_0 .net "load_weight", 0 0, L_0x600003de2e60;  alias, 1 drivers
v0x6000024c5c20_0 .net/s "product", 15 0, L_0x6000027f4a00;  1 drivers
v0x6000024c5cb0_0 .net/s "product_ext", 31 0, L_0x6000027f63a0;  1 drivers
v0x6000024c5d40_0 .net "psum_in", 31 0, v0x6000024d87e0_0;  alias, 1 drivers
v0x6000024c5dd0_0 .var "psum_out", 31 0;
v0x6000024c5e60_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024c5ef0_0 .net/s "w_signed", 7 0, v0x6000024c6010_0;  1 drivers
v0x6000024c5f80_0 .net "weight_in", 7 0, L_0x6000027f4d20;  alias, 1 drivers
v0x6000024c6010_0 .var "weight_reg", 7 0;
L_0x6000027f4b40 .extend/s 16, v0x6000024c5950_0;
L_0x6000027f4960 .extend/s 16, v0x6000024c6010_0;
L_0x6000027f4a00 .arith/mult 16, L_0x6000027f4b40, L_0x6000027f4960;
L_0x6000027f64e0 .part L_0x6000027f4a00, 15, 1;
LS_0x6000027f6580_0_0 .concat [ 1 1 1 1], L_0x6000027f64e0, L_0x6000027f64e0, L_0x6000027f64e0, L_0x6000027f64e0;
LS_0x6000027f6580_0_4 .concat [ 1 1 1 1], L_0x6000027f64e0, L_0x6000027f64e0, L_0x6000027f64e0, L_0x6000027f64e0;
LS_0x6000027f6580_0_8 .concat [ 1 1 1 1], L_0x6000027f64e0, L_0x6000027f64e0, L_0x6000027f64e0, L_0x6000027f64e0;
LS_0x6000027f6580_0_12 .concat [ 1 1 1 1], L_0x6000027f64e0, L_0x6000027f64e0, L_0x6000027f64e0, L_0x6000027f64e0;
L_0x6000027f6580 .concat [ 4 4 4 4], LS_0x6000027f6580_0_0, LS_0x6000027f6580_0_4, LS_0x6000027f6580_0_8, LS_0x6000027f6580_0_12;
L_0x6000027f63a0 .concat [ 16 16 0 0], L_0x6000027f4a00, L_0x6000027f6580;
S_0x14de87a40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14de8c570;
 .timescale 0 0;
P_0x6000003a8580 .param/l "col" 1 7 214, +C4<010>;
L_0x600003de3170 .functor AND 1, v0x6000024b2910_0, L_0x6000027f6260, C4<1>, C4<1>;
L_0x600003de31e0 .functor AND 1, L_0x6000027f4820, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de3250 .functor OR 1, L_0x6000027f46e0, L_0x600003de31e0, C4<0>, C4<0>;
L_0x600003de32c0 .functor AND 1, L_0x15009a4a0, L_0x600003de3250, C4<1>, C4<1>;
L_0x600003de3330 .functor AND 1, L_0x600003de32c0, L_0x6000027f78e0, C4<1>, C4<1>;
v0x6000024c7600_0 .net *"_ivl_0", 3 0, L_0x6000027f6440;  1 drivers
L_0x1500997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024c7690_0 .net/2u *"_ivl_11", 2 0, L_0x1500997f8;  1 drivers
v0x6000024c7720_0 .net *"_ivl_13", 0 0, L_0x6000027f46e0;  1 drivers
L_0x150099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024c77b0_0 .net/2u *"_ivl_15", 2 0, L_0x150099840;  1 drivers
v0x6000024c7840_0 .net *"_ivl_17", 0 0, L_0x6000027f4820;  1 drivers
v0x6000024c78d0_0 .net *"_ivl_20", 0 0, L_0x600003de31e0;  1 drivers
v0x6000024c7960_0 .net *"_ivl_22", 0 0, L_0x600003de3250;  1 drivers
v0x6000024c79f0_0 .net *"_ivl_24", 0 0, L_0x600003de32c0;  1 drivers
v0x6000024c7a80_0 .net *"_ivl_25", 31 0, L_0x6000027f48c0;  1 drivers
L_0x150099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c7b10_0 .net *"_ivl_28", 15 0, L_0x150099888;  1 drivers
L_0x1500998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c7ba0_0 .net/2u *"_ivl_29", 31 0, L_0x1500998d0;  1 drivers
L_0x150099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024c7c30_0 .net *"_ivl_3", 1 0, L_0x150099768;  1 drivers
v0x6000024c7cc0_0 .net *"_ivl_31", 0 0, L_0x6000027f78e0;  1 drivers
L_0x1500997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000024c7d50_0 .net/2u *"_ivl_4", 3 0, L_0x1500997b0;  1 drivers
v0x6000024c7de0_0 .net *"_ivl_6", 0 0, L_0x6000027f6260;  1 drivers
v0x6000024c7e70_0 .net "do_clear", 0 0, L_0x600003de3330;  1 drivers
v0x6000024c7f00_0 .net "load_weight", 0 0, L_0x600003de3170;  1 drivers
v0x6000024c0000_0 .net "weight_in", 7 0, L_0x6000027f6300;  1 drivers
L_0x6000027f6440 .concat [ 2 2 0 0], v0x6000024b2880_0, L_0x150099768;
L_0x6000027f6260 .cmp/eq 4, L_0x6000027f6440, L_0x1500997b0;
L_0x6000027f46e0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x1500997f8;
L_0x6000027f4820 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099840;
L_0x6000027f48c0 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150099888;
L_0x6000027f78e0 .cmp/eq 32, L_0x6000027f48c0, L_0x1500998d0;
S_0x14de85280 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de87a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eec80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eecc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024c6ac0_0 .net *"_ivl_11", 0 0, L_0x6000027fc1e0;  1 drivers
v0x6000024c6b50_0 .net *"_ivl_12", 15 0, L_0x6000027fc280;  1 drivers
v0x6000024c6be0_0 .net/s *"_ivl_4", 15 0, L_0x6000027fc000;  1 drivers
v0x6000024c6c70_0 .net/s *"_ivl_6", 15 0, L_0x6000027fc0a0;  1 drivers
v0x6000024c6d00_0 .net/s "a_signed", 7 0, v0x6000024c6eb0_0;  1 drivers
v0x6000024c6d90_0 .net "act_in", 7 0, v0x6000024c58c0_0;  alias, 1 drivers
v0x6000024c6e20_0 .var "act_out", 7 0;
v0x6000024c6eb0_0 .var "act_reg", 7 0;
v0x6000024c6f40_0 .net "clear_acc", 0 0, L_0x600003de3330;  alias, 1 drivers
v0x6000024c6fd0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c7060_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024c70f0_0 .net "load_weight", 0 0, L_0x600003de3170;  alias, 1 drivers
v0x6000024c7180_0 .net/s "product", 15 0, L_0x6000027fc140;  1 drivers
v0x6000024c7210_0 .net/s "product_ext", 31 0, L_0x6000027fc320;  1 drivers
v0x6000024c72a0_0 .net "psum_in", 31 0, v0x6000024d9d40_0;  alias, 1 drivers
v0x6000024c7330_0 .var "psum_out", 31 0;
v0x6000024c73c0_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024c7450_0 .net/s "w_signed", 7 0, v0x6000024c7570_0;  1 drivers
v0x6000024c74e0_0 .net "weight_in", 7 0, L_0x6000027f6300;  alias, 1 drivers
v0x6000024c7570_0 .var "weight_reg", 7 0;
L_0x6000027fc000 .extend/s 16, v0x6000024c6eb0_0;
L_0x6000027fc0a0 .extend/s 16, v0x6000024c7570_0;
L_0x6000027fc140 .arith/mult 16, L_0x6000027fc000, L_0x6000027fc0a0;
L_0x6000027fc1e0 .part L_0x6000027fc140, 15, 1;
LS_0x6000027fc280_0_0 .concat [ 1 1 1 1], L_0x6000027fc1e0, L_0x6000027fc1e0, L_0x6000027fc1e0, L_0x6000027fc1e0;
LS_0x6000027fc280_0_4 .concat [ 1 1 1 1], L_0x6000027fc1e0, L_0x6000027fc1e0, L_0x6000027fc1e0, L_0x6000027fc1e0;
LS_0x6000027fc280_0_8 .concat [ 1 1 1 1], L_0x6000027fc1e0, L_0x6000027fc1e0, L_0x6000027fc1e0, L_0x6000027fc1e0;
LS_0x6000027fc280_0_12 .concat [ 1 1 1 1], L_0x6000027fc1e0, L_0x6000027fc1e0, L_0x6000027fc1e0, L_0x6000027fc1e0;
L_0x6000027fc280 .concat [ 4 4 4 4], LS_0x6000027fc280_0_0, LS_0x6000027fc280_0_4, LS_0x6000027fc280_0_8, LS_0x6000027fc280_0_12;
L_0x6000027fc320 .concat [ 16 16 0 0], L_0x6000027fc140, L_0x6000027fc280;
S_0x14de853f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14de8c570;
 .timescale 0 0;
P_0x6000003a8680 .param/l "col" 1 7 214, +C4<011>;
L_0x600003de3480 .functor AND 1, v0x6000024b2910_0, L_0x6000027fc460, C4<1>, C4<1>;
L_0x600003de34f0 .functor AND 1, L_0x6000027fc640, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de3560 .functor OR 1, L_0x6000027fc5a0, L_0x600003de34f0, C4<0>, C4<0>;
L_0x600003de35d0 .functor AND 1, L_0x15009a4a0, L_0x600003de3560, C4<1>, C4<1>;
L_0x600003de3640 .functor AND 1, L_0x600003de35d0, L_0x6000027fc780, C4<1>, C4<1>;
v0x6000024c0bd0_0 .net *"_ivl_0", 3 0, L_0x6000027fc3c0;  1 drivers
L_0x1500999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024c0c60_0 .net/2u *"_ivl_11", 2 0, L_0x1500999a8;  1 drivers
v0x6000024c0cf0_0 .net *"_ivl_13", 0 0, L_0x6000027fc5a0;  1 drivers
L_0x1500999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024c0d80_0 .net/2u *"_ivl_15", 2 0, L_0x1500999f0;  1 drivers
v0x6000024c0e10_0 .net *"_ivl_17", 0 0, L_0x6000027fc640;  1 drivers
v0x6000024c0ea0_0 .net *"_ivl_20", 0 0, L_0x600003de34f0;  1 drivers
v0x6000024c0f30_0 .net *"_ivl_22", 0 0, L_0x600003de3560;  1 drivers
v0x6000024c0fc0_0 .net *"_ivl_24", 0 0, L_0x600003de35d0;  1 drivers
v0x6000024c1050_0 .net *"_ivl_25", 31 0, L_0x6000027fc6e0;  1 drivers
L_0x150099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c10e0_0 .net *"_ivl_28", 15 0, L_0x150099a38;  1 drivers
L_0x150099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c1170_0 .net/2u *"_ivl_29", 31 0, L_0x150099a80;  1 drivers
L_0x150099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024c1200_0 .net *"_ivl_3", 1 0, L_0x150099918;  1 drivers
v0x6000024c1290_0 .net *"_ivl_31", 0 0, L_0x6000027fc780;  1 drivers
L_0x150099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000024c1320_0 .net/2u *"_ivl_4", 3 0, L_0x150099960;  1 drivers
v0x6000024c13b0_0 .net *"_ivl_6", 0 0, L_0x6000027fc460;  1 drivers
v0x6000024c1440_0 .net "do_clear", 0 0, L_0x600003de3640;  1 drivers
v0x6000024c14d0_0 .net "load_weight", 0 0, L_0x600003de3480;  1 drivers
v0x6000024c1560_0 .net "weight_in", 7 0, L_0x6000027fc500;  1 drivers
L_0x6000027fc3c0 .concat [ 2 2 0 0], v0x6000024b2880_0, L_0x150099918;
L_0x6000027fc460 .cmp/eq 4, L_0x6000027fc3c0, L_0x150099960;
L_0x6000027fc5a0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x1500999a8;
L_0x6000027fc640 .cmp/eq 3, v0x6000024c8ab0_0, L_0x1500999f0;
L_0x6000027fc6e0 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150099a38;
L_0x6000027fc780 .cmp/eq 32, L_0x6000027fc6e0, L_0x150099a80;
S_0x14de82c30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eee00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eee40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024c0090_0 .net *"_ivl_11", 0 0, L_0x6000027fca00;  1 drivers
v0x6000024c0120_0 .net *"_ivl_12", 15 0, L_0x6000027fcaa0;  1 drivers
v0x6000024c01b0_0 .net/s *"_ivl_4", 15 0, L_0x6000027fc820;  1 drivers
v0x6000024c0240_0 .net/s *"_ivl_6", 15 0, L_0x6000027fc8c0;  1 drivers
v0x6000024c02d0_0 .net/s "a_signed", 7 0, v0x6000024c0480_0;  1 drivers
v0x6000024c0360_0 .net "act_in", 7 0, v0x6000024c6e20_0;  alias, 1 drivers
v0x6000024c03f0_0 .var "act_out", 7 0;
v0x6000024c0480_0 .var "act_reg", 7 0;
v0x6000024c0510_0 .net "clear_acc", 0 0, L_0x600003de3640;  alias, 1 drivers
v0x6000024c05a0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c0630_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024c06c0_0 .net "load_weight", 0 0, L_0x600003de3480;  alias, 1 drivers
v0x6000024c0750_0 .net/s "product", 15 0, L_0x6000027fc960;  1 drivers
v0x6000024c07e0_0 .net/s "product_ext", 31 0, L_0x6000027fcb40;  1 drivers
v0x6000024c0870_0 .net "psum_in", 31 0, v0x6000024db2a0_0;  alias, 1 drivers
v0x6000024c0900_0 .var "psum_out", 31 0;
v0x6000024c0990_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024c0a20_0 .net/s "w_signed", 7 0, v0x6000024c0b40_0;  1 drivers
v0x6000024c0ab0_0 .net "weight_in", 7 0, L_0x6000027fc500;  alias, 1 drivers
v0x6000024c0b40_0 .var "weight_reg", 7 0;
L_0x6000027fc820 .extend/s 16, v0x6000024c0480_0;
L_0x6000027fc8c0 .extend/s 16, v0x6000024c0b40_0;
L_0x6000027fc960 .arith/mult 16, L_0x6000027fc820, L_0x6000027fc8c0;
L_0x6000027fca00 .part L_0x6000027fc960, 15, 1;
LS_0x6000027fcaa0_0_0 .concat [ 1 1 1 1], L_0x6000027fca00, L_0x6000027fca00, L_0x6000027fca00, L_0x6000027fca00;
LS_0x6000027fcaa0_0_4 .concat [ 1 1 1 1], L_0x6000027fca00, L_0x6000027fca00, L_0x6000027fca00, L_0x6000027fca00;
LS_0x6000027fcaa0_0_8 .concat [ 1 1 1 1], L_0x6000027fca00, L_0x6000027fca00, L_0x6000027fca00, L_0x6000027fca00;
LS_0x6000027fcaa0_0_12 .concat [ 1 1 1 1], L_0x6000027fca00, L_0x6000027fca00, L_0x6000027fca00, L_0x6000027fca00;
L_0x6000027fcaa0 .concat [ 4 4 4 4], LS_0x6000027fcaa0_0_0, LS_0x6000027fcaa0_0_4, LS_0x6000027fcaa0_0_8, LS_0x6000027fcaa0_0_12;
L_0x6000027fcb40 .concat [ 16 16 0 0], L_0x6000027fc960, L_0x6000027fcaa0;
S_0x14de82da0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8780 .param/l "row" 1 7 213, +C4<011>;
S_0x14de805e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14de82da0;
 .timescale 0 0;
P_0x6000003a8800 .param/l "col" 1 7 214, +C4<00>;
L_0x600003de3790 .functor AND 1, v0x6000024b2910_0, L_0x6000027fcc80, C4<1>, C4<1>;
L_0x600003de3800 .functor AND 1, L_0x6000027fce60, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de3870 .functor OR 1, L_0x6000027fcdc0, L_0x600003de3800, C4<0>, C4<0>;
L_0x600003de38e0 .functor AND 1, L_0x15009a4a0, L_0x600003de3870, C4<1>, C4<1>;
L_0x600003de3950 .functor AND 1, L_0x600003de38e0, L_0x6000027fcfa0, C4<1>, C4<1>;
v0x6000024c2130_0 .net *"_ivl_0", 2 0, L_0x6000027fcbe0;  1 drivers
L_0x150099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024c21c0_0 .net/2u *"_ivl_11", 2 0, L_0x150099b58;  1 drivers
v0x6000024c2250_0 .net *"_ivl_13", 0 0, L_0x6000027fcdc0;  1 drivers
L_0x150099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024c22e0_0 .net/2u *"_ivl_15", 2 0, L_0x150099ba0;  1 drivers
v0x6000024c2370_0 .net *"_ivl_17", 0 0, L_0x6000027fce60;  1 drivers
v0x6000024c2400_0 .net *"_ivl_20", 0 0, L_0x600003de3800;  1 drivers
v0x6000024c2490_0 .net *"_ivl_22", 0 0, L_0x600003de3870;  1 drivers
v0x6000024c2520_0 .net *"_ivl_24", 0 0, L_0x600003de38e0;  1 drivers
v0x6000024c25b0_0 .net *"_ivl_25", 31 0, L_0x6000027fcf00;  1 drivers
L_0x150099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c2640_0 .net *"_ivl_28", 15 0, L_0x150099be8;  1 drivers
L_0x150099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c26d0_0 .net/2u *"_ivl_29", 31 0, L_0x150099c30;  1 drivers
L_0x150099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024c2760_0 .net *"_ivl_3", 0 0, L_0x150099ac8;  1 drivers
v0x6000024c27f0_0 .net *"_ivl_31", 0 0, L_0x6000027fcfa0;  1 drivers
L_0x150099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024c2880_0 .net/2u *"_ivl_4", 2 0, L_0x150099b10;  1 drivers
v0x6000024c2910_0 .net *"_ivl_6", 0 0, L_0x6000027fcc80;  1 drivers
v0x6000024c29a0_0 .net "do_clear", 0 0, L_0x600003de3950;  1 drivers
v0x6000024c2a30_0 .net "load_weight", 0 0, L_0x600003de3790;  1 drivers
v0x6000024c2ac0_0 .net "weight_in", 7 0, L_0x6000027fcd20;  1 drivers
L_0x6000027fcbe0 .concat [ 2 1 0 0], v0x6000024b2880_0, L_0x150099ac8;
L_0x6000027fcc80 .cmp/eq 3, L_0x6000027fcbe0, L_0x150099b10;
L_0x6000027fcdc0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099b58;
L_0x6000027fce60 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099ba0;
L_0x6000027fcf00 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150099be8;
L_0x6000027fcfa0 .cmp/eq 32, L_0x6000027fcf00, L_0x150099c30;
S_0x14de80750 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de805e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eee80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eeec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024c15f0_0 .net *"_ivl_11", 0 0, L_0x6000027fd220;  1 drivers
v0x6000024c1680_0 .net *"_ivl_12", 15 0, L_0x6000027fd2c0;  1 drivers
v0x6000024c1710_0 .net/s *"_ivl_4", 15 0, L_0x6000027fd040;  1 drivers
v0x6000024c17a0_0 .net/s *"_ivl_6", 15 0, L_0x6000027fd0e0;  1 drivers
v0x6000024c1830_0 .net/s "a_signed", 7 0, v0x6000024c19e0_0;  1 drivers
v0x6000024c18c0_0 .net "act_in", 7 0, L_0x600003de0150;  alias, 1 drivers
v0x6000024c1950_0 .var "act_out", 7 0;
v0x6000024c19e0_0 .var "act_reg", 7 0;
v0x6000024c1a70_0 .net "clear_acc", 0 0, L_0x600003de3950;  alias, 1 drivers
v0x6000024c1b00_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c1b90_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024c1c20_0 .net "load_weight", 0 0, L_0x600003de3790;  alias, 1 drivers
v0x6000024c1cb0_0 .net/s "product", 15 0, L_0x6000027fd180;  1 drivers
v0x6000024c1d40_0 .net/s "product_ext", 31 0, L_0x6000027fd360;  1 drivers
v0x6000024c1dd0_0 .net "psum_in", 31 0, v0x6000024c4870_0;  alias, 1 drivers
v0x6000024c1e60_0 .var "psum_out", 31 0;
v0x6000024c1ef0_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024c1f80_0 .net/s "w_signed", 7 0, v0x6000024c20a0_0;  1 drivers
v0x6000024c2010_0 .net "weight_in", 7 0, L_0x6000027fcd20;  alias, 1 drivers
v0x6000024c20a0_0 .var "weight_reg", 7 0;
L_0x6000027fd040 .extend/s 16, v0x6000024c19e0_0;
L_0x6000027fd0e0 .extend/s 16, v0x6000024c20a0_0;
L_0x6000027fd180 .arith/mult 16, L_0x6000027fd040, L_0x6000027fd0e0;
L_0x6000027fd220 .part L_0x6000027fd180, 15, 1;
LS_0x6000027fd2c0_0_0 .concat [ 1 1 1 1], L_0x6000027fd220, L_0x6000027fd220, L_0x6000027fd220, L_0x6000027fd220;
LS_0x6000027fd2c0_0_4 .concat [ 1 1 1 1], L_0x6000027fd220, L_0x6000027fd220, L_0x6000027fd220, L_0x6000027fd220;
LS_0x6000027fd2c0_0_8 .concat [ 1 1 1 1], L_0x6000027fd220, L_0x6000027fd220, L_0x6000027fd220, L_0x6000027fd220;
LS_0x6000027fd2c0_0_12 .concat [ 1 1 1 1], L_0x6000027fd220, L_0x6000027fd220, L_0x6000027fd220, L_0x6000027fd220;
L_0x6000027fd2c0 .concat [ 4 4 4 4], LS_0x6000027fd2c0_0_0, LS_0x6000027fd2c0_0_4, LS_0x6000027fd2c0_0_8, LS_0x6000027fd2c0_0_12;
L_0x6000027fd360 .concat [ 16 16 0 0], L_0x6000027fd180, L_0x6000027fd2c0;
S_0x14de7df90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14de82da0;
 .timescale 0 0;
P_0x6000003a8900 .param/l "col" 1 7 214, +C4<01>;
L_0x600003de3aa0 .functor AND 1, v0x6000024b2910_0, L_0x6000027fd4a0, C4<1>, C4<1>;
L_0x600003de3b10 .functor AND 1, L_0x6000027fd680, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de3b80 .functor OR 1, L_0x6000027fd5e0, L_0x600003de3b10, C4<0>, C4<0>;
L_0x600003de3bf0 .functor AND 1, L_0x15009a4a0, L_0x600003de3b80, C4<1>, C4<1>;
L_0x600003de3c60 .functor AND 1, L_0x600003de3bf0, L_0x6000027fd7c0, C4<1>, C4<1>;
v0x6000024c3690_0 .net *"_ivl_0", 2 0, L_0x6000027fd400;  1 drivers
L_0x150099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024c3720_0 .net/2u *"_ivl_11", 2 0, L_0x150099d08;  1 drivers
v0x6000024c37b0_0 .net *"_ivl_13", 0 0, L_0x6000027fd5e0;  1 drivers
L_0x150099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024c3840_0 .net/2u *"_ivl_15", 2 0, L_0x150099d50;  1 drivers
v0x6000024c38d0_0 .net *"_ivl_17", 0 0, L_0x6000027fd680;  1 drivers
v0x6000024c3960_0 .net *"_ivl_20", 0 0, L_0x600003de3b10;  1 drivers
v0x6000024c39f0_0 .net *"_ivl_22", 0 0, L_0x600003de3b80;  1 drivers
v0x6000024c3a80_0 .net *"_ivl_24", 0 0, L_0x600003de3bf0;  1 drivers
v0x6000024c3b10_0 .net *"_ivl_25", 31 0, L_0x6000027fd720;  1 drivers
L_0x150099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c3ba0_0 .net *"_ivl_28", 15 0, L_0x150099d98;  1 drivers
L_0x150099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024c3c30_0 .net/2u *"_ivl_29", 31 0, L_0x150099de0;  1 drivers
L_0x150099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000024c3cc0_0 .net *"_ivl_3", 0 0, L_0x150099c78;  1 drivers
v0x6000024c3d50_0 .net *"_ivl_31", 0 0, L_0x6000027fd7c0;  1 drivers
L_0x150099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000024c3de0_0 .net/2u *"_ivl_4", 2 0, L_0x150099cc0;  1 drivers
v0x6000024c3e70_0 .net *"_ivl_6", 0 0, L_0x6000027fd4a0;  1 drivers
v0x6000024c3f00_0 .net "do_clear", 0 0, L_0x600003de3c60;  1 drivers
v0x6000024cc000_0 .net "load_weight", 0 0, L_0x600003de3aa0;  1 drivers
v0x6000024cc090_0 .net "weight_in", 7 0, L_0x6000027fd540;  1 drivers
L_0x6000027fd400 .concat [ 2 1 0 0], v0x6000024b2880_0, L_0x150099c78;
L_0x6000027fd4a0 .cmp/eq 3, L_0x6000027fd400, L_0x150099cc0;
L_0x6000027fd5e0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099d08;
L_0x6000027fd680 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099d50;
L_0x6000027fd720 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150099d98;
L_0x6000027fd7c0 .cmp/eq 32, L_0x6000027fd720, L_0x150099de0;
S_0x14de7e100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de7df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eef00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eef40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024c2b50_0 .net *"_ivl_11", 0 0, L_0x6000027fda40;  1 drivers
v0x6000024c2be0_0 .net *"_ivl_12", 15 0, L_0x6000027fdae0;  1 drivers
v0x6000024c2c70_0 .net/s *"_ivl_4", 15 0, L_0x6000027fd860;  1 drivers
v0x6000024c2d00_0 .net/s *"_ivl_6", 15 0, L_0x6000027fd900;  1 drivers
v0x6000024c2d90_0 .net/s "a_signed", 7 0, v0x6000024c2f40_0;  1 drivers
v0x6000024c2e20_0 .net "act_in", 7 0, v0x6000024c1950_0;  alias, 1 drivers
v0x6000024c2eb0_0 .var "act_out", 7 0;
v0x6000024c2f40_0 .var "act_reg", 7 0;
v0x6000024c2fd0_0 .net "clear_acc", 0 0, L_0x600003de3c60;  alias, 1 drivers
v0x6000024c3060_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c30f0_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024c3180_0 .net "load_weight", 0 0, L_0x600003de3aa0;  alias, 1 drivers
v0x6000024c3210_0 .net/s "product", 15 0, L_0x6000027fd9a0;  1 drivers
v0x6000024c32a0_0 .net/s "product_ext", 31 0, L_0x6000027fdb80;  1 drivers
v0x6000024c3330_0 .net "psum_in", 31 0, v0x6000024c5dd0_0;  alias, 1 drivers
v0x6000024c33c0_0 .var "psum_out", 31 0;
v0x6000024c3450_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024c34e0_0 .net/s "w_signed", 7 0, v0x6000024c3600_0;  1 drivers
v0x6000024c3570_0 .net "weight_in", 7 0, L_0x6000027fd540;  alias, 1 drivers
v0x6000024c3600_0 .var "weight_reg", 7 0;
L_0x6000027fd860 .extend/s 16, v0x6000024c2f40_0;
L_0x6000027fd900 .extend/s 16, v0x6000024c3600_0;
L_0x6000027fd9a0 .arith/mult 16, L_0x6000027fd860, L_0x6000027fd900;
L_0x6000027fda40 .part L_0x6000027fd9a0, 15, 1;
LS_0x6000027fdae0_0_0 .concat [ 1 1 1 1], L_0x6000027fda40, L_0x6000027fda40, L_0x6000027fda40, L_0x6000027fda40;
LS_0x6000027fdae0_0_4 .concat [ 1 1 1 1], L_0x6000027fda40, L_0x6000027fda40, L_0x6000027fda40, L_0x6000027fda40;
LS_0x6000027fdae0_0_8 .concat [ 1 1 1 1], L_0x6000027fda40, L_0x6000027fda40, L_0x6000027fda40, L_0x6000027fda40;
LS_0x6000027fdae0_0_12 .concat [ 1 1 1 1], L_0x6000027fda40, L_0x6000027fda40, L_0x6000027fda40, L_0x6000027fda40;
L_0x6000027fdae0 .concat [ 4 4 4 4], LS_0x6000027fdae0_0_0, LS_0x6000027fdae0_0_4, LS_0x6000027fdae0_0_8, LS_0x6000027fdae0_0_12;
L_0x6000027fdb80 .concat [ 16 16 0 0], L_0x6000027fd9a0, L_0x6000027fdae0;
S_0x14de7b940 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14de82da0;
 .timescale 0 0;
P_0x6000003a8a00 .param/l "col" 1 7 214, +C4<010>;
L_0x600003de3db0 .functor AND 1, v0x6000024b2910_0, L_0x6000027fdcc0, C4<1>, C4<1>;
L_0x600003de3e20 .functor AND 1, L_0x6000027fdea0, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de3e90 .functor OR 1, L_0x6000027fde00, L_0x600003de3e20, C4<0>, C4<0>;
L_0x600003de3f00 .functor AND 1, L_0x15009a4a0, L_0x600003de3e90, C4<1>, C4<1>;
L_0x600003de3f70 .functor AND 1, L_0x600003de3f00, L_0x6000027fdfe0, C4<1>, C4<1>;
v0x6000024ccc60_0 .net *"_ivl_0", 3 0, L_0x6000027fdc20;  1 drivers
L_0x150099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024cccf0_0 .net/2u *"_ivl_11", 2 0, L_0x150099eb8;  1 drivers
v0x6000024ccd80_0 .net *"_ivl_13", 0 0, L_0x6000027fde00;  1 drivers
L_0x150099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024cce10_0 .net/2u *"_ivl_15", 2 0, L_0x150099f00;  1 drivers
v0x6000024ccea0_0 .net *"_ivl_17", 0 0, L_0x6000027fdea0;  1 drivers
v0x6000024ccf30_0 .net *"_ivl_20", 0 0, L_0x600003de3e20;  1 drivers
v0x6000024ccfc0_0 .net *"_ivl_22", 0 0, L_0x600003de3e90;  1 drivers
v0x6000024cd050_0 .net *"_ivl_24", 0 0, L_0x600003de3f00;  1 drivers
v0x6000024cd0e0_0 .net *"_ivl_25", 31 0, L_0x6000027fdf40;  1 drivers
L_0x150099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024cd170_0 .net *"_ivl_28", 15 0, L_0x150099f48;  1 drivers
L_0x150099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024cd200_0 .net/2u *"_ivl_29", 31 0, L_0x150099f90;  1 drivers
L_0x150099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024cd290_0 .net *"_ivl_3", 1 0, L_0x150099e28;  1 drivers
v0x6000024cd320_0 .net *"_ivl_31", 0 0, L_0x6000027fdfe0;  1 drivers
L_0x150099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000024cd3b0_0 .net/2u *"_ivl_4", 3 0, L_0x150099e70;  1 drivers
v0x6000024cd440_0 .net *"_ivl_6", 0 0, L_0x6000027fdcc0;  1 drivers
v0x6000024cd4d0_0 .net "do_clear", 0 0, L_0x600003de3f70;  1 drivers
v0x6000024cd560_0 .net "load_weight", 0 0, L_0x600003de3db0;  1 drivers
v0x6000024cd5f0_0 .net "weight_in", 7 0, L_0x6000027fdd60;  1 drivers
L_0x6000027fdc20 .concat [ 2 2 0 0], v0x6000024b2880_0, L_0x150099e28;
L_0x6000027fdcc0 .cmp/eq 4, L_0x6000027fdc20, L_0x150099e70;
L_0x6000027fde00 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099eb8;
L_0x6000027fdea0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x150099f00;
L_0x6000027fdf40 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x150099f48;
L_0x6000027fdfe0 .cmp/eq 32, L_0x6000027fdf40, L_0x150099f90;
S_0x14de7bab0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de7b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038eef80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038eefc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024cc120_0 .net *"_ivl_11", 0 0, L_0x6000027fe260;  1 drivers
v0x6000024cc1b0_0 .net *"_ivl_12", 15 0, L_0x6000027fe300;  1 drivers
v0x6000024cc240_0 .net/s *"_ivl_4", 15 0, L_0x6000027fe080;  1 drivers
v0x6000024cc2d0_0 .net/s *"_ivl_6", 15 0, L_0x6000027fe120;  1 drivers
v0x6000024cc360_0 .net/s "a_signed", 7 0, v0x6000024cc510_0;  1 drivers
v0x6000024cc3f0_0 .net "act_in", 7 0, v0x6000024c2eb0_0;  alias, 1 drivers
v0x6000024cc480_0 .var "act_out", 7 0;
v0x6000024cc510_0 .var "act_reg", 7 0;
v0x6000024cc5a0_0 .net "clear_acc", 0 0, L_0x600003de3f70;  alias, 1 drivers
v0x6000024cc630_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024cc6c0_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024cc750_0 .net "load_weight", 0 0, L_0x600003de3db0;  alias, 1 drivers
v0x6000024cc7e0_0 .net/s "product", 15 0, L_0x6000027fe1c0;  1 drivers
v0x6000024cc870_0 .net/s "product_ext", 31 0, L_0x6000027fe3a0;  1 drivers
v0x6000024cc900_0 .net "psum_in", 31 0, v0x6000024c7330_0;  alias, 1 drivers
v0x6000024cc990_0 .var "psum_out", 31 0;
v0x6000024cca20_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024ccab0_0 .net/s "w_signed", 7 0, v0x6000024ccbd0_0;  1 drivers
v0x6000024ccb40_0 .net "weight_in", 7 0, L_0x6000027fdd60;  alias, 1 drivers
v0x6000024ccbd0_0 .var "weight_reg", 7 0;
L_0x6000027fe080 .extend/s 16, v0x6000024cc510_0;
L_0x6000027fe120 .extend/s 16, v0x6000024ccbd0_0;
L_0x6000027fe1c0 .arith/mult 16, L_0x6000027fe080, L_0x6000027fe120;
L_0x6000027fe260 .part L_0x6000027fe1c0, 15, 1;
LS_0x6000027fe300_0_0 .concat [ 1 1 1 1], L_0x6000027fe260, L_0x6000027fe260, L_0x6000027fe260, L_0x6000027fe260;
LS_0x6000027fe300_0_4 .concat [ 1 1 1 1], L_0x6000027fe260, L_0x6000027fe260, L_0x6000027fe260, L_0x6000027fe260;
LS_0x6000027fe300_0_8 .concat [ 1 1 1 1], L_0x6000027fe260, L_0x6000027fe260, L_0x6000027fe260, L_0x6000027fe260;
LS_0x6000027fe300_0_12 .concat [ 1 1 1 1], L_0x6000027fe260, L_0x6000027fe260, L_0x6000027fe260, L_0x6000027fe260;
L_0x6000027fe300 .concat [ 4 4 4 4], LS_0x6000027fe300_0_0, LS_0x6000027fe300_0_4, LS_0x6000027fe300_0_8, LS_0x6000027fe300_0_12;
L_0x6000027fe3a0 .concat [ 16 16 0 0], L_0x6000027fe1c0, L_0x6000027fe300;
S_0x14de74650 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14de82da0;
 .timescale 0 0;
P_0x6000003a8b00 .param/l "col" 1 7 214, +C4<011>;
L_0x600003de7f00 .functor AND 1, v0x6000024b2910_0, L_0x6000027fe4e0, C4<1>, C4<1>;
L_0x600003de7db0 .functor AND 1, L_0x6000027fe6c0, v0x6000024b13b0_0, C4<1>, C4<1>;
L_0x600003de7e20 .functor OR 1, L_0x6000027fe620, L_0x600003de7db0, C4<0>, C4<0>;
L_0x600003de7cd0 .functor AND 1, L_0x15009a4a0, L_0x600003de7e20, C4<1>, C4<1>;
L_0x600003de7d40 .functor AND 1, L_0x600003de7cd0, L_0x6000027fe800, C4<1>, C4<1>;
v0x6000024ce1c0_0 .net *"_ivl_0", 3 0, L_0x6000027fe440;  1 drivers
L_0x15009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000024ce250_0 .net/2u *"_ivl_11", 2 0, L_0x15009a068;  1 drivers
v0x6000024ce2e0_0 .net *"_ivl_13", 0 0, L_0x6000027fe620;  1 drivers
L_0x15009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024ce370_0 .net/2u *"_ivl_15", 2 0, L_0x15009a0b0;  1 drivers
v0x6000024ce400_0 .net *"_ivl_17", 0 0, L_0x6000027fe6c0;  1 drivers
v0x6000024ce490_0 .net *"_ivl_20", 0 0, L_0x600003de7db0;  1 drivers
v0x6000024ce520_0 .net *"_ivl_22", 0 0, L_0x600003de7e20;  1 drivers
v0x6000024ce5b0_0 .net *"_ivl_24", 0 0, L_0x600003de7cd0;  1 drivers
v0x6000024ce640_0 .net *"_ivl_25", 31 0, L_0x6000027fe760;  1 drivers
L_0x15009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024ce6d0_0 .net *"_ivl_28", 15 0, L_0x15009a0f8;  1 drivers
L_0x15009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000024ce760_0 .net/2u *"_ivl_29", 31 0, L_0x15009a140;  1 drivers
L_0x150099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024ce7f0_0 .net *"_ivl_3", 1 0, L_0x150099fd8;  1 drivers
v0x6000024ce880_0 .net *"_ivl_31", 0 0, L_0x6000027fe800;  1 drivers
L_0x15009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000024ce910_0 .net/2u *"_ivl_4", 3 0, L_0x15009a020;  1 drivers
v0x6000024ce9a0_0 .net *"_ivl_6", 0 0, L_0x6000027fe4e0;  1 drivers
v0x6000024cea30_0 .net "do_clear", 0 0, L_0x600003de7d40;  1 drivers
v0x6000024ceac0_0 .net "load_weight", 0 0, L_0x600003de7f00;  1 drivers
v0x6000024ceb50_0 .net "weight_in", 7 0, L_0x6000027fe580;  1 drivers
L_0x6000027fe440 .concat [ 2 2 0 0], v0x6000024b2880_0, L_0x150099fd8;
L_0x6000027fe4e0 .cmp/eq 4, L_0x6000027fe440, L_0x15009a020;
L_0x6000027fe620 .cmp/eq 3, v0x6000024c8ab0_0, L_0x15009a068;
L_0x6000027fe6c0 .cmp/eq 3, v0x6000024c8ab0_0, L_0x15009a0b0;
L_0x6000027fe760 .concat [ 16 16 0 0], v0x6000024c81b0_0, L_0x15009a0f8;
L_0x6000027fe800 .cmp/eq 32, L_0x6000027fe760, L_0x15009a140;
S_0x14de747c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14de74650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000038ef000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000038ef040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000024cd680_0 .net *"_ivl_11", 0 0, L_0x6000027fea80;  1 drivers
v0x6000024cd710_0 .net *"_ivl_12", 15 0, L_0x6000027feb20;  1 drivers
v0x6000024cd7a0_0 .net/s *"_ivl_4", 15 0, L_0x6000027fe8a0;  1 drivers
v0x6000024cd830_0 .net/s *"_ivl_6", 15 0, L_0x6000027fe940;  1 drivers
v0x6000024cd8c0_0 .net/s "a_signed", 7 0, v0x6000024cda70_0;  1 drivers
v0x6000024cd950_0 .net "act_in", 7 0, v0x6000024cc480_0;  alias, 1 drivers
v0x6000024cd9e0_0 .var "act_out", 7 0;
v0x6000024cda70_0 .var "act_reg", 7 0;
v0x6000024cdb00_0 .net "clear_acc", 0 0, L_0x600003de7d40;  alias, 1 drivers
v0x6000024cdb90_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024cdc20_0 .net "enable", 0 0, L_0x600003de7100;  alias, 1 drivers
v0x6000024cdcb0_0 .net "load_weight", 0 0, L_0x600003de7f00;  alias, 1 drivers
v0x6000024cdd40_0 .net/s "product", 15 0, L_0x6000027fe9e0;  1 drivers
v0x6000024cddd0_0 .net/s "product_ext", 31 0, L_0x6000027febc0;  1 drivers
v0x6000024cde60_0 .net "psum_in", 31 0, v0x6000024c0900_0;  alias, 1 drivers
v0x6000024cdef0_0 .var "psum_out", 31 0;
v0x6000024cdf80_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024ce010_0 .net/s "w_signed", 7 0, v0x6000024ce130_0;  1 drivers
v0x6000024ce0a0_0 .net "weight_in", 7 0, L_0x6000027fe580;  alias, 1 drivers
v0x6000024ce130_0 .var "weight_reg", 7 0;
L_0x6000027fe8a0 .extend/s 16, v0x6000024cda70_0;
L_0x6000027fe940 .extend/s 16, v0x6000024ce130_0;
L_0x6000027fe9e0 .arith/mult 16, L_0x6000027fe8a0, L_0x6000027fe940;
L_0x6000027fea80 .part L_0x6000027fe9e0, 15, 1;
LS_0x6000027feb20_0_0 .concat [ 1 1 1 1], L_0x6000027fea80, L_0x6000027fea80, L_0x6000027fea80, L_0x6000027fea80;
LS_0x6000027feb20_0_4 .concat [ 1 1 1 1], L_0x6000027fea80, L_0x6000027fea80, L_0x6000027fea80, L_0x6000027fea80;
LS_0x6000027feb20_0_8 .concat [ 1 1 1 1], L_0x6000027fea80, L_0x6000027fea80, L_0x6000027fea80, L_0x6000027fea80;
LS_0x6000027feb20_0_12 .concat [ 1 1 1 1], L_0x6000027fea80, L_0x6000027fea80, L_0x6000027fea80, L_0x6000027fea80;
L_0x6000027feb20 .concat [ 4 4 4 4], LS_0x6000027feb20_0_0, LS_0x6000027feb20_0_4, LS_0x6000027feb20_0_8, LS_0x6000027feb20_0_12;
L_0x6000027febc0 .concat [ 16 16 0 0], L_0x6000027fe9e0, L_0x6000027feb20;
S_0x14de72000 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8c00 .param/l "row" 1 7 198, +C4<00>;
L_0x600003de0380 .functor BUFZ 8, v0x6000024d0990_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14de72170 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8c80 .param/l "row" 1 7 198, +C4<01>;
L_0x600003de0230 .functor BUFZ 8, v0x6000024d0c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14de6f9b0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8d00 .param/l "row" 1 7 198, +C4<010>;
L_0x600003de02a0 .functor BUFZ 8, v0x6000024d0f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14de6fb20 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8d80 .param/l "row" 1 7 198, +C4<011>;
L_0x600003de0150 .functor BUFZ 8, v0x6000024d1200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14de6d360 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8e00 .param/l "col" 1 7 279, +C4<00>;
L_0x600003de51f0 .functor BUFZ 32, v0x6000024d0630_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000024cebe0_0 .net *"_ivl_2", 31 0, L_0x600003de51f0;  1 drivers
S_0x14de6d4d0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8e80 .param/l "col" 1 7 279, +C4<01>;
L_0x600003de4d90 .functor BUFZ 32, v0x6000024d0750_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000024cec70_0 .net *"_ivl_2", 31 0, L_0x600003de4d90;  1 drivers
S_0x14dea7e20 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8f00 .param/l "col" 1 7 279, +C4<010>;
L_0x600003de4930 .functor BUFZ 32, v0x6000024d0870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000024ced00_0 .net *"_ivl_2", 31 0, L_0x600003de4930;  1 drivers
S_0x14dea7f90 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a8f80 .param/l "col" 1 7 279, +C4<011>;
L_0x600003de44d0 .functor BUFZ 32, L_0x600003de5650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000024ced90_0 .net *"_ivl_2", 31 0, L_0x600003de44d0;  1 drivers
S_0x14dea6310 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a9000 .param/l "col" 1 7 206, +C4<00>;
S_0x14dea6480 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a9080 .param/l "col" 1 7 206, +C4<01>;
S_0x14de992e0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a9100 .param/l "col" 1 7 206, +C4<010>;
S_0x14de99450 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14de6a280;
 .timescale 0 0;
P_0x6000003a9180 .param/l "col" 1 7 206, +C4<011>;
S_0x14de997c0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x14dea7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14de68a40 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14de68a80 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14de68ac0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14de68b00 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14de68b40 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14de68b80 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600003dec8c0 .functor BUFZ 256, v0x6000024cb4e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dec930 .functor BUFZ 256, v0x6000024b4090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dec9a0 .functor BUFZ 256, v0x6000024cae20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000024ca400_0 .var/i "b", 31 0;
v0x6000024ca490 .array "bank_addr", 3 0, 7 0;
v0x6000024ca520_0 .net "bank_dma", 1 0, L_0x6000027fa8a0;  1 drivers
v0x6000024ca5b0_0 .var "bank_dma_d", 1 0;
v0x6000024ca640_0 .net "bank_mxu_a", 1 0, L_0x6000027fa6c0;  1 drivers
v0x6000024ca6d0_0 .var "bank_mxu_a_d", 1 0;
v0x6000024ca760_0 .net "bank_mxu_o", 1 0, L_0x6000027fa760;  1 drivers
v0x6000024ca7f0_0 .net "bank_mxu_w", 1 0, L_0x6000027fa620;  1 drivers
v0x6000024ca880_0 .var "bank_mxu_w_d", 1 0;
v0x6000024ca910 .array "bank_rdata", 3 0;
v0x6000024ca910_0 .net v0x6000024ca910 0, 255 0, v0x6000024c9050_0; 1 drivers
v0x6000024ca910_1 .net v0x6000024ca910 1, 255 0, v0x6000024c9560_0; 1 drivers
v0x6000024ca910_2 .net v0x6000024ca910 2, 255 0, v0x6000024c9a70_0; 1 drivers
v0x6000024ca910_3 .net v0x6000024ca910 3, 255 0, v0x6000024c9f80_0; 1 drivers
v0x6000024ca9a0_0 .var "bank_re", 3 0;
v0x6000024caa30_0 .net "bank_vpu", 1 0, L_0x6000027fa800;  1 drivers
v0x6000024caac0_0 .var "bank_vpu_d", 1 0;
v0x6000024cab50 .array "bank_wdata", 3 0, 255 0;
v0x6000024cabe0_0 .var "bank_we", 3 0;
v0x6000024cac70_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024cad00_0 .net "dma_addr", 19 0, v0x6000024d4ea0_0;  alias, 1 drivers
v0x6000024cad90_0 .net "dma_rdata", 255 0, L_0x600003dec9a0;  alias, 1 drivers
v0x6000024cae20_0 .var "dma_rdata_reg", 255 0;
v0x6000024caeb0_0 .net "dma_re", 0 0, L_0x600003dec380;  alias, 1 drivers
v0x6000024caf40_0 .net "dma_ready", 0 0, L_0x6000027faee0;  alias, 1 drivers
v0x6000024cafd0_0 .net "dma_wdata", 255 0, L_0x600003dec2a0;  alias, 1 drivers
v0x6000024cb060_0 .net "dma_we", 0 0, L_0x600003dec310;  alias, 1 drivers
v0x6000024cb0f0_0 .var "grant_dma", 3 0;
v0x6000024cb180_0 .var "grant_mxu_a", 3 0;
v0x6000024cb210_0 .var "grant_mxu_o", 3 0;
v0x6000024cb2a0_0 .var "grant_mxu_w", 3 0;
v0x6000024cb330_0 .var "grant_vpu", 3 0;
v0x6000024cb3c0_0 .net "mxu_a_addr", 19 0, L_0x6000027ff980;  alias, 1 drivers
v0x6000024cb450_0 .net "mxu_a_rdata", 255 0, L_0x600003dec8c0;  alias, 1 drivers
v0x6000024cb4e0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000024cb570_0 .net "mxu_a_re", 0 0, L_0x6000027ffa20;  alias, 1 drivers
v0x6000024cb600_0 .net "mxu_a_ready", 0 0, L_0x6000027fada0;  alias, 1 drivers
v0x6000024cb690_0 .net "mxu_o_addr", 19 0, L_0x6000027ffc00;  alias, 1 drivers
v0x6000024cb720_0 .net "mxu_o_ready", 0 0, L_0x6000027fae40;  alias, 1 drivers
v0x6000024cb7b0_0 .net "mxu_o_wdata", 255 0, L_0x6000027ffde0;  alias, 1 drivers
v0x6000024cb840_0 .net "mxu_o_we", 0 0, L_0x600003dfaa70;  alias, 1 drivers
v0x6000024cb8d0_0 .net "mxu_w_addr", 19 0, L_0x6000027ff700;  alias, 1 drivers
v0x6000024cb960_0 .net "mxu_w_rdata", 255 0, v0x6000024cb9f0_0;  alias, 1 drivers
v0x6000024cb9f0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000024cba80_0 .net "mxu_w_re", 0 0, L_0x6000027ff7a0;  alias, 1 drivers
v0x6000024cbb10_0 .net "mxu_w_ready", 0 0, L_0x6000027fac60;  alias, 1 drivers
v0x6000024cbba0_0 .var "req_dma", 3 0;
v0x6000024cbc30_0 .var "req_mxu_a", 3 0;
v0x6000024cbcc0_0 .var "req_mxu_o", 3 0;
v0x6000024cbd50_0 .var "req_mxu_w", 3 0;
v0x6000024cbde0_0 .var "req_vpu", 3 0;
v0x6000024cbe70_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024cbf00_0 .net "vpu_addr", 19 0, v0x6000024b5680_0;  alias, 1 drivers
v0x6000024b4000_0 .net "vpu_rdata", 255 0, L_0x600003dec930;  alias, 1 drivers
v0x6000024b4090_0 .var "vpu_rdata_reg", 255 0;
v0x6000024b4120_0 .net "vpu_re", 0 0, L_0x600003dec150;  alias, 1 drivers
v0x6000024b41b0_0 .net "vpu_ready", 0 0, L_0x6000027fad00;  alias, 1 drivers
v0x6000024b4240_0 .net "vpu_wdata", 255 0, L_0x600003dec070;  alias, 1 drivers
v0x6000024b42d0_0 .net "vpu_we", 0 0, L_0x600003dec0e0;  alias, 1 drivers
v0x6000024b4360_0 .net "word_dma", 7 0, L_0x6000027fabc0;  1 drivers
v0x6000024b43f0_0 .net "word_mxu_a", 7 0, L_0x6000027fa9e0;  1 drivers
v0x6000024b4480_0 .net "word_mxu_o", 7 0, L_0x6000027faa80;  1 drivers
v0x6000024b4510_0 .net "word_mxu_w", 7 0, L_0x6000027fa940;  1 drivers
v0x6000024b45a0_0 .net "word_vpu", 7 0, L_0x6000027fab20;  1 drivers
E_0x6000003a9980/0 .event anyedge, v0x6000024ca880_0, v0x6000024c9050_0, v0x6000024c9560_0, v0x6000024c9a70_0;
E_0x6000003a9980/1 .event anyedge, v0x6000024c9f80_0, v0x6000024ca6d0_0, v0x6000024caac0_0, v0x6000024ca5b0_0;
E_0x6000003a9980 .event/or E_0x6000003a9980/0, E_0x6000003a9980/1;
E_0x6000003a9a00/0 .event anyedge, v0x6000024cbd50_0, v0x6000024cbc30_0, v0x6000024cbcc0_0, v0x6000024cbde0_0;
E_0x6000003a9a00/1 .event anyedge, v0x6000024cbba0_0, v0x6000024cb2a0_0, v0x6000024b4510_0, v0x6000024cb180_0;
E_0x6000003a9a00/2 .event anyedge, v0x6000024b43f0_0, v0x6000024cb210_0, v0x6000024b4480_0, v0x6000024cb7b0_0;
E_0x6000003a9a00/3 .event anyedge, v0x6000024cb330_0, v0x6000024b45a0_0, v0x6000024b4240_0, v0x6000024b42d0_0;
E_0x6000003a9a00/4 .event anyedge, v0x6000024b4120_0, v0x6000024cb0f0_0, v0x6000024b4360_0, v0x6000024d5170_0;
E_0x6000003a9a00/5 .event anyedge, v0x6000024d5290_0, v0x6000024d4fc0_0;
E_0x6000003a9a00 .event/or E_0x6000003a9a00/0, E_0x6000003a9a00/1, E_0x6000003a9a00/2, E_0x6000003a9a00/3, E_0x6000003a9a00/4, E_0x6000003a9a00/5;
E_0x6000003a9a40/0 .event anyedge, v0x6000024cba80_0, v0x6000024ca7f0_0, v0x6000024cb570_0, v0x6000024ca640_0;
E_0x6000003a9a40/1 .event anyedge, v0x6000024cb840_0, v0x6000024ca760_0, v0x6000024b42d0_0, v0x6000024b4120_0;
E_0x6000003a9a40/2 .event anyedge, v0x6000024caa30_0, v0x6000024d5290_0, v0x6000024d4fc0_0, v0x6000024ca520_0;
E_0x6000003a9a40 .event/or E_0x6000003a9a40/0, E_0x6000003a9a40/1, E_0x6000003a9a40/2;
L_0x6000027fa120 .part v0x6000024cabe0_0, 0, 1;
L_0x6000027fa1c0 .part v0x6000024ca9a0_0, 0, 1;
L_0x6000027fa260 .part v0x6000024cabe0_0, 1, 1;
L_0x6000027fa300 .part v0x6000024ca9a0_0, 1, 1;
L_0x6000027fa3a0 .part v0x6000024cabe0_0, 2, 1;
L_0x6000027fa440 .part v0x6000024ca9a0_0, 2, 1;
L_0x6000027fa4e0 .part v0x6000024cabe0_0, 3, 1;
L_0x6000027fa580 .part v0x6000024ca9a0_0, 3, 1;
L_0x6000027fa620 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x6000027ff700 (v0x6000024ca1c0_0) S_0x14de9a0c0;
L_0x6000027fa6c0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x6000027ff980 (v0x6000024ca1c0_0) S_0x14de9a0c0;
L_0x6000027fa760 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x6000027ffc00 (v0x6000024ca1c0_0) S_0x14de9a0c0;
L_0x6000027fa800 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x6000024b5680_0 (v0x6000024ca1c0_0) S_0x14de9a0c0;
L_0x6000027fa8a0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x6000024d4ea0_0 (v0x6000024ca1c0_0) S_0x14de9a0c0;
L_0x6000027fa940 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x6000027ff700 (v0x6000024ca2e0_0) S_0x14de9a230;
L_0x6000027fa9e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x6000027ff980 (v0x6000024ca2e0_0) S_0x14de9a230;
L_0x6000027faa80 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x6000027ffc00 (v0x6000024ca2e0_0) S_0x14de9a230;
L_0x6000027fab20 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x6000024b5680_0 (v0x6000024ca2e0_0) S_0x14de9a230;
L_0x6000027fabc0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x6000024d4ea0_0 (v0x6000024ca2e0_0) S_0x14de9a230;
L_0x6000027fac60 .part/v v0x6000024cb2a0_0, L_0x6000027fa620, 1;
L_0x6000027fada0 .part/v v0x6000024cb180_0, L_0x6000027fa6c0, 1;
L_0x6000027fae40 .part/v v0x6000024cb210_0, L_0x6000027fa760, 1;
L_0x6000027fad00 .part/v v0x6000024cb330_0, L_0x6000027fa800, 1;
L_0x6000027faee0 .part/v v0x6000024cb0f0_0, L_0x6000027fa8a0, 1;
S_0x14de698f0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14de997c0;
 .timescale 0 0;
P_0x6000003a9a80 .param/l "i" 1 9 184, +C4<00>;
S_0x14de69a60 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14de698f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000038ee500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000038ee540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000024ca490_0 .array/port v0x6000024ca490, 0;
v0x6000024c8e10_0 .net "addr", 7 0, v0x6000024ca490_0;  1 drivers
v0x6000024c8ea0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c8f30_0 .var/i "i", 31 0;
v0x6000024c8fc0 .array "mem", 255 0, 255 0;
v0x6000024c9050_0 .var "rdata", 255 0;
v0x6000024c90e0_0 .net "re", 0 0, L_0x6000027fa1c0;  1 drivers
v0x6000024cab50_0 .array/port v0x6000024cab50, 0;
v0x6000024c9170_0 .net "wdata", 255 0, v0x6000024cab50_0;  1 drivers
v0x6000024c9200_0 .net "we", 0 0, L_0x6000027fa120;  1 drivers
E_0x6000003a9b80 .event posedge, v0x6000024d43f0_0;
S_0x14de69bd0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14de997c0;
 .timescale 0 0;
P_0x6000003a9c00 .param/l "i" 1 9 184, +C4<01>;
S_0x14de69d40 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14de69bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000038ef080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000038ef0c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000024ca490_1 .array/port v0x6000024ca490, 1;
v0x6000024c9320_0 .net "addr", 7 0, v0x6000024ca490_1;  1 drivers
v0x6000024c93b0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c9440_0 .var/i "i", 31 0;
v0x6000024c94d0 .array "mem", 255 0, 255 0;
v0x6000024c9560_0 .var "rdata", 255 0;
v0x6000024c95f0_0 .net "re", 0 0, L_0x6000027fa300;  1 drivers
v0x6000024cab50_1 .array/port v0x6000024cab50, 1;
v0x6000024c9680_0 .net "wdata", 255 0, v0x6000024cab50_1;  1 drivers
v0x6000024c9710_0 .net "we", 0 0, L_0x6000027fa260;  1 drivers
S_0x14de9fd50 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14de997c0;
 .timescale 0 0;
P_0x6000003a9d40 .param/l "i" 1 9 184, +C4<010>;
S_0x14de9fec0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14de9fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000038ef100 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000038ef140 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000024ca490_2 .array/port v0x6000024ca490, 2;
v0x6000024c9830_0 .net "addr", 7 0, v0x6000024ca490_2;  1 drivers
v0x6000024c98c0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c9950_0 .var/i "i", 31 0;
v0x6000024c99e0 .array "mem", 255 0, 255 0;
v0x6000024c9a70_0 .var "rdata", 255 0;
v0x6000024c9b00_0 .net "re", 0 0, L_0x6000027fa440;  1 drivers
v0x6000024cab50_2 .array/port v0x6000024cab50, 2;
v0x6000024c9b90_0 .net "wdata", 255 0, v0x6000024cab50_2;  1 drivers
v0x6000024c9c20_0 .net "we", 0 0, L_0x6000027fa3a0;  1 drivers
S_0x14dea0030 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14de997c0;
 .timescale 0 0;
P_0x6000003a9e80 .param/l "i" 1 9 184, +C4<011>;
S_0x14de99f50 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14dea0030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000038ef180 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000038ef1c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000024ca490_3 .array/port v0x6000024ca490, 3;
v0x6000024c9d40_0 .net "addr", 7 0, v0x6000024ca490_3;  1 drivers
v0x6000024c9dd0_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024c9e60_0 .var/i "i", 31 0;
v0x6000024c9ef0 .array "mem", 255 0, 255 0;
v0x6000024c9f80_0 .var "rdata", 255 0;
v0x6000024ca010_0 .net "re", 0 0, L_0x6000027fa580;  1 drivers
v0x6000024cab50_3 .array/port v0x6000024cab50, 3;
v0x6000024ca0a0_0 .net "wdata", 255 0, v0x6000024cab50_3;  1 drivers
v0x6000024ca130_0 .net "we", 0 0, L_0x6000027fa4e0;  1 drivers
S_0x14de9a0c0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14de997c0;
 .timescale 0 0;
v0x6000024ca1c0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14de9a0c0
TD_tb_e2e_conv2d.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000024ca1c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000024ca1c0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14de9a230 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14de997c0;
 .timescale 0 0;
v0x6000024ca2e0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14de9a230
TD_tb_e2e_conv2d.dut.sram_inst.get_word ;
    %load/vec4 v0x6000024ca2e0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14de9a5a0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x14dea7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14e010000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x14e010040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x14e010080 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x14e0100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x14e010100 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x14e010140 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x14e010180 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x14e0101c0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x14e010200 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x14e010240 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x14e010280 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x14e0102c0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x14e010300 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x14e010340 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x14e010380 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x14e0103c0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x14e010400 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x14e010440 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x14e010480 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x14e0104c0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x14e010500 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x14e010540 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x14e010580 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x14e0105c0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x14e010600 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x14e010640 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x14e010680 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x14e0106c0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x14e010700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600003dfa920 .functor BUFZ 256, L_0x6000027f97c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dfa840 .functor BUFZ 256, L_0x6000027f9900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dfa8b0 .functor BUFZ 1, v0x6000024b4f30_0, C4<0>, C4<0>, C4<0>;
L_0x600003dec070 .functor BUFZ 256, v0x6000024b59e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600003dec0e0 .functor BUFZ 1, v0x6000024b5b00_0, C4<0>, C4<0>, C4<0>;
L_0x600003dec150 .functor BUFZ 1, v0x6000024b5830_0, C4<0>, C4<0>, C4<0>;
v0x6000024b4630_0 .net *"_ivl_48", 255 0, L_0x6000027f97c0;  1 drivers
v0x6000024b46c0_0 .net *"_ivl_50", 6 0, L_0x6000027f9860;  1 drivers
L_0x15009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024b4750_0 .net *"_ivl_53", 1 0, L_0x15009a848;  1 drivers
v0x6000024b47e0_0 .net *"_ivl_56", 255 0, L_0x6000027f9900;  1 drivers
v0x6000024b4870_0 .net *"_ivl_58", 6 0, L_0x6000027f99a0;  1 drivers
L_0x15009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000024b4900_0 .net *"_ivl_61", 1 0, L_0x15009a890;  1 drivers
L_0x15009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000024b4990_0 .net/2u *"_ivl_64", 2 0, L_0x15009a8d8;  1 drivers
v0x6000024b4a20_0 .var "addr_reg", 19 0;
v0x6000024b4ab0_0 .var "alu_result", 255 0;
v0x6000024b4b40_0 .net "clk", 0 0, v0x6000024b3450_0;  alias, 1 drivers
v0x6000024b4bd0_0 .net "cmd", 127 0, v0x6000024d0360_0;  alias, 1 drivers
v0x6000024b4c60_0 .net "cmd_done", 0 0, L_0x600003dfa8b0;  alias, 1 drivers
v0x6000024b4cf0_0 .net "cmd_ready", 0 0, L_0x6000027f9a40;  alias, 1 drivers
v0x6000024b4d80_0 .var "cmd_reg", 127 0;
v0x6000024b4e10_0 .net "cmd_valid", 0 0, L_0x600003de08c0;  alias, 1 drivers
v0x6000024b4ea0_0 .net "count", 15 0, L_0x6000027f9720;  1 drivers
v0x6000024b4f30_0 .var "done_reg", 0 0;
v0x6000024b4fc0_0 .var "elem_count", 15 0;
v0x6000024b5050_0 .net "imm", 15 0, L_0x6000027f95e0;  1 drivers
v0x6000024b50e0_0 .var/i "lane", 31 0;
v0x6000024b5170 .array "lane_a", 15 0;
v0x6000024b5170_0 .net v0x6000024b5170 0, 15 0, L_0x6000027fff20; 1 drivers
v0x6000024b5170_1 .net v0x6000024b5170 1, 15 0, L_0x6000027f8000; 1 drivers
v0x6000024b5170_2 .net v0x6000024b5170 2, 15 0, L_0x6000027f8140; 1 drivers
v0x6000024b5170_3 .net v0x6000024b5170 3, 15 0, L_0x6000027f8280; 1 drivers
v0x6000024b5170_4 .net v0x6000024b5170 4, 15 0, L_0x6000027f83c0; 1 drivers
v0x6000024b5170_5 .net v0x6000024b5170 5, 15 0, L_0x6000027f8500; 1 drivers
v0x6000024b5170_6 .net v0x6000024b5170 6, 15 0, L_0x6000027f8640; 1 drivers
v0x6000024b5170_7 .net v0x6000024b5170 7, 15 0, L_0x6000027f8780; 1 drivers
v0x6000024b5170_8 .net v0x6000024b5170 8, 15 0, L_0x6000027f88c0; 1 drivers
v0x6000024b5170_9 .net v0x6000024b5170 9, 15 0, L_0x6000027f8a00; 1 drivers
v0x6000024b5170_10 .net v0x6000024b5170 10, 15 0, L_0x6000027f8be0; 1 drivers
v0x6000024b5170_11 .net v0x6000024b5170 11, 15 0, L_0x6000027f8c80; 1 drivers
v0x6000024b5170_12 .net v0x6000024b5170 12, 15 0, L_0x6000027f8dc0; 1 drivers
v0x6000024b5170_13 .net v0x6000024b5170 13, 15 0, L_0x6000027f8f00; 1 drivers
v0x6000024b5170_14 .net v0x6000024b5170 14, 15 0, L_0x6000027f9040; 1 drivers
v0x6000024b5170_15 .net v0x6000024b5170 15, 15 0, L_0x6000027f9180; 1 drivers
v0x6000024b5200 .array "lane_b", 15 0;
v0x6000024b5200_0 .net v0x6000024b5200 0, 15 0, L_0x6000027f4640; 1 drivers
v0x6000024b5200_1 .net v0x6000024b5200 1, 15 0, L_0x6000027f80a0; 1 drivers
v0x6000024b5200_2 .net v0x6000024b5200 2, 15 0, L_0x6000027f81e0; 1 drivers
v0x6000024b5200_3 .net v0x6000024b5200 3, 15 0, L_0x6000027f8320; 1 drivers
v0x6000024b5200_4 .net v0x6000024b5200 4, 15 0, L_0x6000027f8460; 1 drivers
v0x6000024b5200_5 .net v0x6000024b5200 5, 15 0, L_0x6000027f85a0; 1 drivers
v0x6000024b5200_6 .net v0x6000024b5200 6, 15 0, L_0x6000027f86e0; 1 drivers
v0x6000024b5200_7 .net v0x6000024b5200 7, 15 0, L_0x6000027f8820; 1 drivers
v0x6000024b5200_8 .net v0x6000024b5200 8, 15 0, L_0x6000027f8960; 1 drivers
v0x6000024b5200_9 .net v0x6000024b5200 9, 15 0, L_0x6000027f8b40; 1 drivers
v0x6000024b5200_10 .net v0x6000024b5200 10, 15 0, L_0x6000027f8aa0; 1 drivers
v0x6000024b5200_11 .net v0x6000024b5200 11, 15 0, L_0x6000027f8d20; 1 drivers
v0x6000024b5200_12 .net v0x6000024b5200 12, 15 0, L_0x6000027f8e60; 1 drivers
v0x6000024b5200_13 .net v0x6000024b5200 13, 15 0, L_0x6000027f8fa0; 1 drivers
v0x6000024b5200_14 .net v0x6000024b5200 14, 15 0, L_0x6000027f90e0; 1 drivers
v0x6000024b5200_15 .net v0x6000024b5200 15, 15 0, L_0x6000027f9220; 1 drivers
v0x6000024b5290 .array "lane_result", 15 0, 15 0;
v0x6000024b5320_0 .net "mem_addr", 19 0, L_0x6000027f9680;  1 drivers
v0x6000024b53b0_0 .net "opcode", 7 0, L_0x6000027f92c0;  1 drivers
v0x6000024b5440_0 .var "reduce_result", 15 0;
v0x6000024b54d0 .array "reduce_tree", 79 0, 15 0;
v0x6000024b5560_0 .net "rst_n", 0 0, v0x6000024b3de0_0;  alias, 1 drivers
v0x6000024b55f0_0 .net "sram_addr", 19 0, v0x6000024b5680_0;  alias, 1 drivers
v0x6000024b5680_0 .var "sram_addr_reg", 19 0;
v0x6000024b5710_0 .net "sram_rdata", 255 0, L_0x600003dec930;  alias, 1 drivers
v0x6000024b57a0_0 .net "sram_re", 0 0, L_0x600003dec150;  alias, 1 drivers
v0x6000024b5830_0 .var "sram_re_reg", 0 0;
v0x6000024b58c0_0 .net "sram_ready", 0 0, L_0x6000027fad00;  alias, 1 drivers
v0x6000024b5950_0 .net "sram_wdata", 255 0, L_0x600003dec070;  alias, 1 drivers
v0x6000024b59e0_0 .var "sram_wdata_reg", 255 0;
v0x6000024b5a70_0 .net "sram_we", 0 0, L_0x600003dec0e0;  alias, 1 drivers
v0x6000024b5b00_0 .var "sram_we_reg", 0 0;
v0x6000024b5b90_0 .var/i "stage", 31 0;
v0x6000024b5c20_0 .var "state", 2 0;
v0x6000024b5cb0_0 .net "subop", 7 0, L_0x6000027f9360;  1 drivers
v0x6000024b5d40_0 .net "vd", 4 0, L_0x6000027f9400;  1 drivers
v0x6000024b5dd0 .array "vrf", 31 0, 255 0;
v0x6000024b5e60_0 .net "vs1", 4 0, L_0x6000027f94a0;  1 drivers
v0x6000024b5ef0_0 .net "vs1_data", 255 0, L_0x600003dfa920;  1 drivers
v0x6000024b5f80_0 .net "vs2", 4 0, L_0x6000027f9540;  1 drivers
v0x6000024b6010_0 .net "vs2_data", 255 0, L_0x600003dfa840;  1 drivers
E_0x6000003aa780/0 .event anyedge, v0x6000024b5170_0, v0x6000024b5170_1, v0x6000024b5170_2, v0x6000024b5170_3;
E_0x6000003aa780/1 .event anyedge, v0x6000024b5170_4, v0x6000024b5170_5, v0x6000024b5170_6, v0x6000024b5170_7;
E_0x6000003aa780/2 .event anyedge, v0x6000024b5170_8, v0x6000024b5170_9, v0x6000024b5170_10, v0x6000024b5170_11;
E_0x6000003aa780/3 .event anyedge, v0x6000024b5170_12, v0x6000024b5170_13, v0x6000024b5170_14, v0x6000024b5170_15;
v0x6000024b54d0_0 .array/port v0x6000024b54d0, 0;
v0x6000024b54d0_1 .array/port v0x6000024b54d0, 1;
v0x6000024b54d0_2 .array/port v0x6000024b54d0, 2;
E_0x6000003aa780/4 .event anyedge, v0x6000024b5cb0_0, v0x6000024b54d0_0, v0x6000024b54d0_1, v0x6000024b54d0_2;
v0x6000024b54d0_3 .array/port v0x6000024b54d0, 3;
v0x6000024b54d0_4 .array/port v0x6000024b54d0, 4;
v0x6000024b54d0_5 .array/port v0x6000024b54d0, 5;
v0x6000024b54d0_6 .array/port v0x6000024b54d0, 6;
E_0x6000003aa780/5 .event anyedge, v0x6000024b54d0_3, v0x6000024b54d0_4, v0x6000024b54d0_5, v0x6000024b54d0_6;
v0x6000024b54d0_7 .array/port v0x6000024b54d0, 7;
v0x6000024b54d0_8 .array/port v0x6000024b54d0, 8;
v0x6000024b54d0_9 .array/port v0x6000024b54d0, 9;
v0x6000024b54d0_10 .array/port v0x6000024b54d0, 10;
E_0x6000003aa780/6 .event anyedge, v0x6000024b54d0_7, v0x6000024b54d0_8, v0x6000024b54d0_9, v0x6000024b54d0_10;
v0x6000024b54d0_11 .array/port v0x6000024b54d0, 11;
v0x6000024b54d0_12 .array/port v0x6000024b54d0, 12;
v0x6000024b54d0_13 .array/port v0x6000024b54d0, 13;
v0x6000024b54d0_14 .array/port v0x6000024b54d0, 14;
E_0x6000003aa780/7 .event anyedge, v0x6000024b54d0_11, v0x6000024b54d0_12, v0x6000024b54d0_13, v0x6000024b54d0_14;
v0x6000024b54d0_15 .array/port v0x6000024b54d0, 15;
v0x6000024b54d0_16 .array/port v0x6000024b54d0, 16;
v0x6000024b54d0_17 .array/port v0x6000024b54d0, 17;
v0x6000024b54d0_18 .array/port v0x6000024b54d0, 18;
E_0x6000003aa780/8 .event anyedge, v0x6000024b54d0_15, v0x6000024b54d0_16, v0x6000024b54d0_17, v0x6000024b54d0_18;
v0x6000024b54d0_19 .array/port v0x6000024b54d0, 19;
v0x6000024b54d0_20 .array/port v0x6000024b54d0, 20;
v0x6000024b54d0_21 .array/port v0x6000024b54d0, 21;
v0x6000024b54d0_22 .array/port v0x6000024b54d0, 22;
E_0x6000003aa780/9 .event anyedge, v0x6000024b54d0_19, v0x6000024b54d0_20, v0x6000024b54d0_21, v0x6000024b54d0_22;
v0x6000024b54d0_23 .array/port v0x6000024b54d0, 23;
v0x6000024b54d0_24 .array/port v0x6000024b54d0, 24;
v0x6000024b54d0_25 .array/port v0x6000024b54d0, 25;
v0x6000024b54d0_26 .array/port v0x6000024b54d0, 26;
E_0x6000003aa780/10 .event anyedge, v0x6000024b54d0_23, v0x6000024b54d0_24, v0x6000024b54d0_25, v0x6000024b54d0_26;
v0x6000024b54d0_27 .array/port v0x6000024b54d0, 27;
v0x6000024b54d0_28 .array/port v0x6000024b54d0, 28;
v0x6000024b54d0_29 .array/port v0x6000024b54d0, 29;
v0x6000024b54d0_30 .array/port v0x6000024b54d0, 30;
E_0x6000003aa780/11 .event anyedge, v0x6000024b54d0_27, v0x6000024b54d0_28, v0x6000024b54d0_29, v0x6000024b54d0_30;
v0x6000024b54d0_31 .array/port v0x6000024b54d0, 31;
v0x6000024b54d0_32 .array/port v0x6000024b54d0, 32;
v0x6000024b54d0_33 .array/port v0x6000024b54d0, 33;
v0x6000024b54d0_34 .array/port v0x6000024b54d0, 34;
E_0x6000003aa780/12 .event anyedge, v0x6000024b54d0_31, v0x6000024b54d0_32, v0x6000024b54d0_33, v0x6000024b54d0_34;
v0x6000024b54d0_35 .array/port v0x6000024b54d0, 35;
v0x6000024b54d0_36 .array/port v0x6000024b54d0, 36;
v0x6000024b54d0_37 .array/port v0x6000024b54d0, 37;
v0x6000024b54d0_38 .array/port v0x6000024b54d0, 38;
E_0x6000003aa780/13 .event anyedge, v0x6000024b54d0_35, v0x6000024b54d0_36, v0x6000024b54d0_37, v0x6000024b54d0_38;
v0x6000024b54d0_39 .array/port v0x6000024b54d0, 39;
v0x6000024b54d0_40 .array/port v0x6000024b54d0, 40;
v0x6000024b54d0_41 .array/port v0x6000024b54d0, 41;
v0x6000024b54d0_42 .array/port v0x6000024b54d0, 42;
E_0x6000003aa780/14 .event anyedge, v0x6000024b54d0_39, v0x6000024b54d0_40, v0x6000024b54d0_41, v0x6000024b54d0_42;
v0x6000024b54d0_43 .array/port v0x6000024b54d0, 43;
v0x6000024b54d0_44 .array/port v0x6000024b54d0, 44;
v0x6000024b54d0_45 .array/port v0x6000024b54d0, 45;
v0x6000024b54d0_46 .array/port v0x6000024b54d0, 46;
E_0x6000003aa780/15 .event anyedge, v0x6000024b54d0_43, v0x6000024b54d0_44, v0x6000024b54d0_45, v0x6000024b54d0_46;
v0x6000024b54d0_47 .array/port v0x6000024b54d0, 47;
v0x6000024b54d0_48 .array/port v0x6000024b54d0, 48;
v0x6000024b54d0_49 .array/port v0x6000024b54d0, 49;
v0x6000024b54d0_50 .array/port v0x6000024b54d0, 50;
E_0x6000003aa780/16 .event anyedge, v0x6000024b54d0_47, v0x6000024b54d0_48, v0x6000024b54d0_49, v0x6000024b54d0_50;
v0x6000024b54d0_51 .array/port v0x6000024b54d0, 51;
v0x6000024b54d0_52 .array/port v0x6000024b54d0, 52;
v0x6000024b54d0_53 .array/port v0x6000024b54d0, 53;
v0x6000024b54d0_54 .array/port v0x6000024b54d0, 54;
E_0x6000003aa780/17 .event anyedge, v0x6000024b54d0_51, v0x6000024b54d0_52, v0x6000024b54d0_53, v0x6000024b54d0_54;
v0x6000024b54d0_55 .array/port v0x6000024b54d0, 55;
v0x6000024b54d0_56 .array/port v0x6000024b54d0, 56;
v0x6000024b54d0_57 .array/port v0x6000024b54d0, 57;
v0x6000024b54d0_58 .array/port v0x6000024b54d0, 58;
E_0x6000003aa780/18 .event anyedge, v0x6000024b54d0_55, v0x6000024b54d0_56, v0x6000024b54d0_57, v0x6000024b54d0_58;
v0x6000024b54d0_59 .array/port v0x6000024b54d0, 59;
v0x6000024b54d0_60 .array/port v0x6000024b54d0, 60;
v0x6000024b54d0_61 .array/port v0x6000024b54d0, 61;
v0x6000024b54d0_62 .array/port v0x6000024b54d0, 62;
E_0x6000003aa780/19 .event anyedge, v0x6000024b54d0_59, v0x6000024b54d0_60, v0x6000024b54d0_61, v0x6000024b54d0_62;
v0x6000024b54d0_63 .array/port v0x6000024b54d0, 63;
v0x6000024b54d0_64 .array/port v0x6000024b54d0, 64;
v0x6000024b54d0_65 .array/port v0x6000024b54d0, 65;
v0x6000024b54d0_66 .array/port v0x6000024b54d0, 66;
E_0x6000003aa780/20 .event anyedge, v0x6000024b54d0_63, v0x6000024b54d0_64, v0x6000024b54d0_65, v0x6000024b54d0_66;
v0x6000024b54d0_67 .array/port v0x6000024b54d0, 67;
v0x6000024b54d0_68 .array/port v0x6000024b54d0, 68;
v0x6000024b54d0_69 .array/port v0x6000024b54d0, 69;
v0x6000024b54d0_70 .array/port v0x6000024b54d0, 70;
E_0x6000003aa780/21 .event anyedge, v0x6000024b54d0_67, v0x6000024b54d0_68, v0x6000024b54d0_69, v0x6000024b54d0_70;
v0x6000024b54d0_71 .array/port v0x6000024b54d0, 71;
v0x6000024b54d0_72 .array/port v0x6000024b54d0, 72;
v0x6000024b54d0_73 .array/port v0x6000024b54d0, 73;
v0x6000024b54d0_74 .array/port v0x6000024b54d0, 74;
E_0x6000003aa780/22 .event anyedge, v0x6000024b54d0_71, v0x6000024b54d0_72, v0x6000024b54d0_73, v0x6000024b54d0_74;
v0x6000024b54d0_75 .array/port v0x6000024b54d0, 75;
v0x6000024b54d0_76 .array/port v0x6000024b54d0, 76;
v0x6000024b54d0_77 .array/port v0x6000024b54d0, 77;
v0x6000024b54d0_78 .array/port v0x6000024b54d0, 78;
E_0x6000003aa780/23 .event anyedge, v0x6000024b54d0_75, v0x6000024b54d0_76, v0x6000024b54d0_77, v0x6000024b54d0_78;
v0x6000024b54d0_79 .array/port v0x6000024b54d0, 79;
E_0x6000003aa780/24 .event anyedge, v0x6000024b54d0_79;
E_0x6000003aa780 .event/or E_0x6000003aa780/0, E_0x6000003aa780/1, E_0x6000003aa780/2, E_0x6000003aa780/3, E_0x6000003aa780/4, E_0x6000003aa780/5, E_0x6000003aa780/6, E_0x6000003aa780/7, E_0x6000003aa780/8, E_0x6000003aa780/9, E_0x6000003aa780/10, E_0x6000003aa780/11, E_0x6000003aa780/12, E_0x6000003aa780/13, E_0x6000003aa780/14, E_0x6000003aa780/15, E_0x6000003aa780/16, E_0x6000003aa780/17, E_0x6000003aa780/18, E_0x6000003aa780/19, E_0x6000003aa780/20, E_0x6000003aa780/21, E_0x6000003aa780/22, E_0x6000003aa780/23, E_0x6000003aa780/24;
L_0x6000027fff20 .part L_0x600003dfa920, 0, 16;
L_0x6000027f4640 .part L_0x600003dfa840, 0, 16;
L_0x6000027f8000 .part L_0x600003dfa920, 16, 16;
L_0x6000027f80a0 .part L_0x600003dfa840, 16, 16;
L_0x6000027f8140 .part L_0x600003dfa920, 32, 16;
L_0x6000027f81e0 .part L_0x600003dfa840, 32, 16;
L_0x6000027f8280 .part L_0x600003dfa920, 48, 16;
L_0x6000027f8320 .part L_0x600003dfa840, 48, 16;
L_0x6000027f83c0 .part L_0x600003dfa920, 64, 16;
L_0x6000027f8460 .part L_0x600003dfa840, 64, 16;
L_0x6000027f8500 .part L_0x600003dfa920, 80, 16;
L_0x6000027f85a0 .part L_0x600003dfa840, 80, 16;
L_0x6000027f8640 .part L_0x600003dfa920, 96, 16;
L_0x6000027f86e0 .part L_0x600003dfa840, 96, 16;
L_0x6000027f8780 .part L_0x600003dfa920, 112, 16;
L_0x6000027f8820 .part L_0x600003dfa840, 112, 16;
L_0x6000027f88c0 .part L_0x600003dfa920, 128, 16;
L_0x6000027f8960 .part L_0x600003dfa840, 128, 16;
L_0x6000027f8a00 .part L_0x600003dfa920, 144, 16;
L_0x6000027f8b40 .part L_0x600003dfa840, 144, 16;
L_0x6000027f8be0 .part L_0x600003dfa920, 160, 16;
L_0x6000027f8aa0 .part L_0x600003dfa840, 160, 16;
L_0x6000027f8c80 .part L_0x600003dfa920, 176, 16;
L_0x6000027f8d20 .part L_0x600003dfa840, 176, 16;
L_0x6000027f8dc0 .part L_0x600003dfa920, 192, 16;
L_0x6000027f8e60 .part L_0x600003dfa840, 192, 16;
L_0x6000027f8f00 .part L_0x600003dfa920, 208, 16;
L_0x6000027f8fa0 .part L_0x600003dfa840, 208, 16;
L_0x6000027f9040 .part L_0x600003dfa920, 224, 16;
L_0x6000027f90e0 .part L_0x600003dfa840, 224, 16;
L_0x6000027f9180 .part L_0x600003dfa920, 240, 16;
L_0x6000027f9220 .part L_0x600003dfa840, 240, 16;
L_0x6000027f92c0 .part v0x6000024d0360_0, 120, 8;
L_0x6000027f9360 .part v0x6000024d0360_0, 112, 8;
L_0x6000027f9400 .part v0x6000024d0360_0, 112, 5;
L_0x6000027f94a0 .part v0x6000024d0360_0, 107, 5;
L_0x6000027f9540 .part v0x6000024d0360_0, 102, 5;
L_0x6000027f95e0 .part v0x6000024d0360_0, 32, 16;
L_0x6000027f9680 .part v0x6000024d0360_0, 76, 20;
L_0x6000027f9720 .part v0x6000024d0360_0, 48, 16;
L_0x6000027f97c0 .array/port v0x6000024b5dd0, L_0x6000027f9860;
L_0x6000027f9860 .concat [ 5 2 0 0], L_0x6000027f94a0, L_0x15009a848;
L_0x6000027f9900 .array/port v0x6000024b5dd0, L_0x6000027f99a0;
L_0x6000027f99a0 .concat [ 5 2 0 0], L_0x6000027f9540, L_0x15009a890;
L_0x6000027f9a40 .cmp/eq 3, v0x6000024b5c20_0, L_0x15009a8d8;
S_0x14de9aa20 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aa7c0 .param/l "i" 1 10 117, +C4<00>;
v0x6000024b5290_0 .array/port v0x6000024b5290, 0;
v0x6000024b5290_1 .array/port v0x6000024b5290, 1;
v0x6000024b5290_2 .array/port v0x6000024b5290, 2;
v0x6000024b5290_3 .array/port v0x6000024b5290, 3;
E_0x6000003aa840/0 .event anyedge, v0x6000024b5290_0, v0x6000024b5290_1, v0x6000024b5290_2, v0x6000024b5290_3;
v0x6000024b5290_4 .array/port v0x6000024b5290, 4;
v0x6000024b5290_5 .array/port v0x6000024b5290, 5;
v0x6000024b5290_6 .array/port v0x6000024b5290, 6;
v0x6000024b5290_7 .array/port v0x6000024b5290, 7;
E_0x6000003aa840/1 .event anyedge, v0x6000024b5290_4, v0x6000024b5290_5, v0x6000024b5290_6, v0x6000024b5290_7;
v0x6000024b5290_8 .array/port v0x6000024b5290, 8;
v0x6000024b5290_9 .array/port v0x6000024b5290, 9;
v0x6000024b5290_10 .array/port v0x6000024b5290, 10;
v0x6000024b5290_11 .array/port v0x6000024b5290, 11;
E_0x6000003aa840/2 .event anyedge, v0x6000024b5290_8, v0x6000024b5290_9, v0x6000024b5290_10, v0x6000024b5290_11;
v0x6000024b5290_12 .array/port v0x6000024b5290, 12;
v0x6000024b5290_13 .array/port v0x6000024b5290, 13;
v0x6000024b5290_14 .array/port v0x6000024b5290, 14;
v0x6000024b5290_15 .array/port v0x6000024b5290, 15;
E_0x6000003aa840/3 .event anyedge, v0x6000024b5290_12, v0x6000024b5290_13, v0x6000024b5290_14, v0x6000024b5290_15;
E_0x6000003aa840 .event/or E_0x6000003aa840/0, E_0x6000003aa840/1, E_0x6000003aa840/2, E_0x6000003aa840/3;
E_0x6000003aa880/0 .event anyedge, v0x6000024b5cb0_0, v0x6000024b5170_0, v0x6000024b5170_1, v0x6000024b5170_2;
E_0x6000003aa880/1 .event anyedge, v0x6000024b5170_3, v0x6000024b5170_4, v0x6000024b5170_5, v0x6000024b5170_6;
E_0x6000003aa880/2 .event anyedge, v0x6000024b5170_7, v0x6000024b5170_8, v0x6000024b5170_9, v0x6000024b5170_10;
E_0x6000003aa880/3 .event anyedge, v0x6000024b5170_11, v0x6000024b5170_12, v0x6000024b5170_13, v0x6000024b5170_14;
E_0x6000003aa880/4 .event anyedge, v0x6000024b5170_15, v0x6000024b5200_0, v0x6000024b5200_1, v0x6000024b5200_2;
E_0x6000003aa880/5 .event anyedge, v0x6000024b5200_3, v0x6000024b5200_4, v0x6000024b5200_5, v0x6000024b5200_6;
E_0x6000003aa880/6 .event anyedge, v0x6000024b5200_7, v0x6000024b5200_8, v0x6000024b5200_9, v0x6000024b5200_10;
E_0x6000003aa880/7 .event anyedge, v0x6000024b5200_11, v0x6000024b5200_12, v0x6000024b5200_13, v0x6000024b5200_14;
E_0x6000003aa880/8 .event anyedge, v0x6000024b5200_15, v0x6000024b5050_0;
E_0x6000003aa880 .event/or E_0x6000003aa880/0, E_0x6000003aa880/1, E_0x6000003aa880/2, E_0x6000003aa880/3, E_0x6000003aa880/4, E_0x6000003aa880/5, E_0x6000003aa880/6, E_0x6000003aa880/7, E_0x6000003aa880/8;
S_0x14de9ab90 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aa8c0 .param/l "i" 1 10 117, +C4<01>;
S_0x14de9ad00 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aa940 .param/l "i" 1 10 117, +C4<010>;
S_0x14de9ae70 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aa9c0 .param/l "i" 1 10 117, +C4<011>;
S_0x14de9afe0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aaa80 .param/l "i" 1 10 117, +C4<0100>;
S_0x14de9b150 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aab00 .param/l "i" 1 10 117, +C4<0101>;
S_0x14de9b2c0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aab80 .param/l "i" 1 10 117, +C4<0110>;
S_0x14de9b430 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aac00 .param/l "i" 1 10 117, +C4<0111>;
S_0x14de9b5a0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aaa40 .param/l "i" 1 10 117, +C4<01000>;
S_0x14de9b710 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aacc0 .param/l "i" 1 10 117, +C4<01001>;
S_0x14de9b880 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aad40 .param/l "i" 1 10 117, +C4<01010>;
S_0x14de9b9f0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aadc0 .param/l "i" 1 10 117, +C4<01011>;
S_0x14de9bb60 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aae40 .param/l "i" 1 10 117, +C4<01100>;
S_0x14de9bcd0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aaec0 .param/l "i" 1 10 117, +C4<01101>;
S_0x14de9be40 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aaf40 .param/l "i" 1 10 117, +C4<01110>;
S_0x14de9bfb0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x14de9a5a0;
 .timescale 0 0;
P_0x6000003aafc0 .param/l "i" 1 10 117, +C4<01111>;
    .scope S_0x14de94960;
T_2 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024d7cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d7ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d7c30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d7b10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000024d77b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000024d7ba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000024d7ba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000024d7ba0_0, 0;
T_2.2 ;
    %load/vec4 v0x6000024d03f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000024d7c30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000024d7c30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000024d7c30_0, 0;
T_2.5 ;
    %load/vec4 v0x6000024d6ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000024d7b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000024d7b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000024d7b10_0, 0;
T_2.8 ;
    %load/vec4 v0x6000024d7960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000024d7840_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000024d7ba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000024d7ba0_0, 0;
T_2.11 ;
    %load/vec4 v0x6000024d05a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000024d0480_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000024d7c30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000024d7c30_0, 0;
T_2.14 ;
    %load/vec4 v0x6000024d6c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000024d6b50_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000024d7b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000024d7b10_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14de94960;
T_3 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024d7cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024d7330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024d74e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000024d7060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d7210_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024d7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d7960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024d0360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d05a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024d6a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d6c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d6d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d01b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d67f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d6880_0, 0;
    %fork t_1, S_0x14de6a6c0;
    %jmp t_0;
    .scope S_0x14de6a6c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024d5560_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000024d5560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000024d5560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d7570, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000024d5560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d7450, 0, 4;
    %load/vec4 v0x6000024d5560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d5560_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14de94960;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000024d7960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000024d7840_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d7960_0, 0;
T_3.4 ;
    %load/vec4 v0x6000024d05a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000024d0480_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d05a0_0, 0;
T_3.7 ;
    %load/vec4 v0x6000024d6c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000024d6b50_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d6c70_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d6d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d7210_0, 0;
    %load/vec4 v0x6000024d7e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000024d7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000024d7de0_0;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024d74e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d6eb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000024d7a80_0;
    %assign/vec4 v0x6000024d7060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d7210_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000024d72a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000024d70f0_0;
    %assign/vec4 v0x6000024d7330_0, 0;
    %load/vec4 v0x6000024d70f0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000024d67f0_0, 0;
    %load/vec4 v0x6000024d70f0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000024d6880_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000024d67f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d6eb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000024d74e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000024d74e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d7570, 0, 4;
    %load/vec4 v0x6000024d7330_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000024d74e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d7450, 0, 4;
    %load/vec4 v0x6000024d74e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000024d74e0_0, 0;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d6eb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000024d74e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000024d74e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000024d7450, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000024d74e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000024d7450, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000024d74e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d7450, 0, 4;
    %load/vec4 v0x6000024d74e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000024d7570, 4;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000024d74e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000024d74e0_0, 0;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d6eb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d01b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000024d6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d6d90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000024d6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000024d67f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000024d7330_0;
    %assign/vec4 v0x6000024d7720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d7960_0, 0;
    %load/vec4 v0x6000024d7840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000024d7330_0;
    %assign/vec4 v0x6000024d0360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d05a0_0, 0;
    %load/vec4 v0x6000024d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000024d7330_0;
    %assign/vec4 v0x6000024d6a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d6c70_0, 0;
    %load/vec4 v0x6000024d6b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000024d6880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000024d7600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000024d0240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000024d6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000024d6640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000024d0000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d01b0_0, 0;
    %load/vec4 v0x6000024d7a80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000024d7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000024d7de0_0;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024d74e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d6d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000024d7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d6eb0_0, 0;
    %load/vec4 v0x6000024d7de0_0;
    %assign/vec4 v0x6000024d7a80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024d74e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d7e70_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14de75ba0;
T_4 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d0990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000024c8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c8900, 4;
    %assign/vec4 v0x6000024d0990_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14de70f00;
T_5 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024d0bd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000024d0bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000024d0bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0b40, 0, 4;
    %load/vec4 v0x6000024d0bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d0bd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d0c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000024c8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c8900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0b40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024d0bd0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000024d0bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000024d0bd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024d0b40, 4;
    %ix/getv/s 3, v0x6000024d0bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0b40, 0, 4;
    %load/vec4 v0x6000024d0bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d0bd0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024d0b40, 4;
    %assign/vec4 v0x6000024d0c60_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14de6c260;
T_6 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024d0ea0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000024d0ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000024d0ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0e10, 0, 4;
    %load/vec4 v0x6000024d0ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d0ea0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d0f30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000024c8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c8900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0e10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024d0ea0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000024d0ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000024d0ea0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024d0e10, 4;
    %ix/getv/s 3, v0x6000024d0ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0e10, 0, 4;
    %load/vec4 v0x6000024d0ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d0ea0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024d0e10, 4;
    %assign/vec4 v0x6000024d0f30_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14de20ad0;
T_7 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024d1170_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000024d1170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000024d1170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d10e0, 0, 4;
    %load/vec4 v0x6000024d1170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d1170_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d1200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000024c8870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c8900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d10e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024d1170_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000024d1170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000024d1170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024d10e0, 4;
    %ix/getv/s 3, v0x6000024d1170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d10e0, 0, 4;
    %load/vec4 v0x6000024d1170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d1170_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024d10e0, 4;
    %assign/vec4 v0x6000024d1200_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14de19e40;
T_8 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024d1cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d1e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d17a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d1710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024d1c20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000024d19e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000024d1dd0_0;
    %assign/vec4 v0x6000024d1e60_0, 0;
T_8.2 ;
    %load/vec4 v0x6000024d1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000024d1680_0;
    %assign/vec4 v0x6000024d17a0_0, 0;
    %load/vec4 v0x6000024d17a0_0;
    %assign/vec4 v0x6000024d1710_0, 0;
    %load/vec4 v0x6000024d1830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000024d1b00_0;
    %assign/vec4 v0x6000024d1c20_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000024d1b90_0;
    %load/vec4 v0x6000024d1b00_0;
    %add;
    %assign/vec4 v0x6000024d1c20_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14de1c2a0;
T_9 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024d3210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d33c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d2d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d2c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024d3180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000024d2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000024d3330_0;
    %assign/vec4 v0x6000024d33c0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000024d2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000024d2be0_0;
    %assign/vec4 v0x6000024d2d00_0, 0;
    %load/vec4 v0x6000024d2d00_0;
    %assign/vec4 v0x6000024d2c70_0, 0;
    %load/vec4 v0x6000024d2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000024d3060_0;
    %assign/vec4 v0x6000024d3180_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000024d30f0_0;
    %load/vec4 v0x6000024d3060_0;
    %add;
    %assign/vec4 v0x6000024d3180_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14de0ff40;
T_10 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024dc7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024dc990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024dc2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024dc240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024dc750_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000024dc510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000024dc900_0;
    %assign/vec4 v0x6000024dc990_0, 0;
T_10.2 ;
    %load/vec4 v0x6000024dc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000024dc1b0_0;
    %assign/vec4 v0x6000024dc2d0_0, 0;
    %load/vec4 v0x6000024dc2d0_0;
    %assign/vec4 v0x6000024dc240_0, 0;
    %load/vec4 v0x6000024dc360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000024dc630_0;
    %assign/vec4 v0x6000024dc750_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000024dc6c0_0;
    %load/vec4 v0x6000024dc630_0;
    %add;
    %assign/vec4 v0x6000024dc750_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14de04b10;
T_11 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024ddd40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024ddef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024dd830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024dd7a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024ddcb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000024dda70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000024dde60_0;
    %assign/vec4 v0x6000024ddef0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000024dd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000024dd710_0;
    %assign/vec4 v0x6000024dd830_0, 0;
    %load/vec4 v0x6000024dd830_0;
    %assign/vec4 v0x6000024dd7a0_0, 0;
    %load/vec4 v0x6000024dd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000024ddb90_0;
    %assign/vec4 v0x6000024ddcb0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000024ddc20_0;
    %load/vec4 v0x6000024ddb90_0;
    %add;
    %assign/vec4 v0x6000024ddcb0_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14de15e90;
T_12 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024df2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024df450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024ded90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024ded00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024df210_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000024defd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000024df3c0_0;
    %assign/vec4 v0x6000024df450_0, 0;
T_12.2 ;
    %load/vec4 v0x6000024def40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000024dec70_0;
    %assign/vec4 v0x6000024ded90_0, 0;
    %load/vec4 v0x6000024ded90_0;
    %assign/vec4 v0x6000024ded00_0, 0;
    %load/vec4 v0x6000024dee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000024df0f0_0;
    %assign/vec4 v0x6000024df210_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000024df180_0;
    %load/vec4 v0x6000024df0f0_0;
    %add;
    %assign/vec4 v0x6000024df210_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14de96d40;
T_13 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024d8870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d8a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d8360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d82d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024d87e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000024d85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000024d8990_0;
    %assign/vec4 v0x6000024d8a20_0, 0;
T_13.2 ;
    %load/vec4 v0x6000024d8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000024d8240_0;
    %assign/vec4 v0x6000024d8360_0, 0;
    %load/vec4 v0x6000024d8360_0;
    %assign/vec4 v0x6000024d82d0_0, 0;
    %load/vec4 v0x6000024d83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000024d86c0_0;
    %assign/vec4 v0x6000024d87e0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000024d8750_0;
    %load/vec4 v0x6000024d86c0_0;
    %add;
    %assign/vec4 v0x6000024d87e0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14de91380;
T_14 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024d9dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d9f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d98c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d9830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024d9d40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000024d9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000024d9ef0_0;
    %assign/vec4 v0x6000024d9f80_0, 0;
T_14.2 ;
    %load/vec4 v0x6000024d9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000024d97a0_0;
    %assign/vec4 v0x6000024d98c0_0, 0;
    %load/vec4 v0x6000024d98c0_0;
    %assign/vec4 v0x6000024d9830_0, 0;
    %load/vec4 v0x6000024d9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000024d9c20_0;
    %assign/vec4 v0x6000024d9d40_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000024d9cb0_0;
    %load/vec4 v0x6000024d9c20_0;
    %add;
    %assign/vec4 v0x6000024d9d40_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14de8ed30;
T_15 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024db330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024db4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024dae20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024dad90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024db2a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000024db060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000024db450_0;
    %assign/vec4 v0x6000024db4e0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000024dafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000024dad00_0;
    %assign/vec4 v0x6000024dae20_0, 0;
    %load/vec4 v0x6000024dae20_0;
    %assign/vec4 v0x6000024dad90_0, 0;
    %load/vec4 v0x6000024daeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000024db180_0;
    %assign/vec4 v0x6000024db2a0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000024db210_0;
    %load/vec4 v0x6000024db180_0;
    %add;
    %assign/vec4 v0x6000024db2a0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14de89f20;
T_16 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c4900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c4ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c43f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c4360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024c4870_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000024c4630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000024c4a20_0;
    %assign/vec4 v0x6000024c4ab0_0, 0;
T_16.2 ;
    %load/vec4 v0x6000024c45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000024c42d0_0;
    %assign/vec4 v0x6000024c43f0_0, 0;
    %load/vec4 v0x6000024c43f0_0;
    %assign/vec4 v0x6000024c4360_0, 0;
    %load/vec4 v0x6000024c4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000024c4750_0;
    %assign/vec4 v0x6000024c4870_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000024c47e0_0;
    %load/vec4 v0x6000024c4750_0;
    %add;
    %assign/vec4 v0x6000024c4870_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14de878d0;
T_17 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c5e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c6010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c5950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c58c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024c5dd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000024c5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000024c5f80_0;
    %assign/vec4 v0x6000024c6010_0, 0;
T_17.2 ;
    %load/vec4 v0x6000024c5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000024c5830_0;
    %assign/vec4 v0x6000024c5950_0, 0;
    %load/vec4 v0x6000024c5950_0;
    %assign/vec4 v0x6000024c58c0_0, 0;
    %load/vec4 v0x6000024c59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000024c5cb0_0;
    %assign/vec4 v0x6000024c5dd0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000024c5d40_0;
    %load/vec4 v0x6000024c5cb0_0;
    %add;
    %assign/vec4 v0x6000024c5dd0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14de85280;
T_18 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c73c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c7570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c6eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c6e20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024c7330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000024c70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000024c74e0_0;
    %assign/vec4 v0x6000024c7570_0, 0;
T_18.2 ;
    %load/vec4 v0x6000024c7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000024c6d90_0;
    %assign/vec4 v0x6000024c6eb0_0, 0;
    %load/vec4 v0x6000024c6eb0_0;
    %assign/vec4 v0x6000024c6e20_0, 0;
    %load/vec4 v0x6000024c6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000024c7210_0;
    %assign/vec4 v0x6000024c7330_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000024c72a0_0;
    %load/vec4 v0x6000024c7210_0;
    %add;
    %assign/vec4 v0x6000024c7330_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14de82c30;
T_19 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c0990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c0b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c0480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c03f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024c0900_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000024c06c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000024c0ab0_0;
    %assign/vec4 v0x6000024c0b40_0, 0;
T_19.2 ;
    %load/vec4 v0x6000024c0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000024c0360_0;
    %assign/vec4 v0x6000024c0480_0, 0;
    %load/vec4 v0x6000024c0480_0;
    %assign/vec4 v0x6000024c03f0_0, 0;
    %load/vec4 v0x6000024c0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000024c07e0_0;
    %assign/vec4 v0x6000024c0900_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000024c0870_0;
    %load/vec4 v0x6000024c07e0_0;
    %add;
    %assign/vec4 v0x6000024c0900_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14de80750;
T_20 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c1ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c20a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c19e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c1950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024c1e60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000024c1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000024c2010_0;
    %assign/vec4 v0x6000024c20a0_0, 0;
T_20.2 ;
    %load/vec4 v0x6000024c1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000024c18c0_0;
    %assign/vec4 v0x6000024c19e0_0, 0;
    %load/vec4 v0x6000024c19e0_0;
    %assign/vec4 v0x6000024c1950_0, 0;
    %load/vec4 v0x6000024c1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000024c1d40_0;
    %assign/vec4 v0x6000024c1e60_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000024c1dd0_0;
    %load/vec4 v0x6000024c1d40_0;
    %add;
    %assign/vec4 v0x6000024c1e60_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14de7e100;
T_21 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c3450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c3600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c2f40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024c2eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024c33c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000024c3180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000024c3570_0;
    %assign/vec4 v0x6000024c3600_0, 0;
T_21.2 ;
    %load/vec4 v0x6000024c30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000024c2e20_0;
    %assign/vec4 v0x6000024c2f40_0, 0;
    %load/vec4 v0x6000024c2f40_0;
    %assign/vec4 v0x6000024c2eb0_0, 0;
    %load/vec4 v0x6000024c2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000024c32a0_0;
    %assign/vec4 v0x6000024c33c0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000024c3330_0;
    %load/vec4 v0x6000024c32a0_0;
    %add;
    %assign/vec4 v0x6000024c33c0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14de7bab0;
T_22 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024cca20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024ccbd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024cc510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024cc480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024cc990_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000024cc750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000024ccb40_0;
    %assign/vec4 v0x6000024ccbd0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000024cc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000024cc3f0_0;
    %assign/vec4 v0x6000024cc510_0, 0;
    %load/vec4 v0x6000024cc510_0;
    %assign/vec4 v0x6000024cc480_0, 0;
    %load/vec4 v0x6000024cc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000024cc870_0;
    %assign/vec4 v0x6000024cc990_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000024cc900_0;
    %load/vec4 v0x6000024cc870_0;
    %add;
    %assign/vec4 v0x6000024cc990_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14de747c0;
T_23 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024cdf80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024ce130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024cda70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024cd9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024cdef0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000024cdcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000024ce0a0_0;
    %assign/vec4 v0x6000024ce130_0, 0;
T_23.2 ;
    %load/vec4 v0x6000024cdc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000024cd950_0;
    %assign/vec4 v0x6000024cda70_0, 0;
    %load/vec4 v0x6000024cda70_0;
    %assign/vec4 v0x6000024cd9e0_0, 0;
    %load/vec4 v0x6000024cdb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000024cddd0_0;
    %assign/vec4 v0x6000024cdef0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000024cde60_0;
    %load/vec4 v0x6000024cddd0_0;
    %add;
    %assign/vec4 v0x6000024cdef0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14de88e20;
T_24 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024d06c0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000024d06c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000024d06c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0630, 0, 4;
    %load/vec4 v0x6000024d06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d06c0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000024c8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c8510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024d06c0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000024d06c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000024d06c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024d0630, 4;
    %ix/getv/s 3, v0x6000024d06c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0630, 0, 4;
    %load/vec4 v0x6000024d06c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d06c0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14de84180;
T_25 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024d07e0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000024d07e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000024d07e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0750, 0, 4;
    %load/vec4 v0x6000024d07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d07e0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000024c8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c8510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024d07e0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000024d07e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000024d07e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024d0750, 4;
    %ix/getv/s 3, v0x6000024d07e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0750, 0, 4;
    %load/vec4 v0x6000024d07e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d07e0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14de7f4e0;
T_26 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024d0900_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000024d0900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000024d0900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0870, 0, 4;
    %load/vec4 v0x6000024d0900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d0900_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000024c8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c8510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0870, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024d0900_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000024d0900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000024d0900_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024d0870, 4;
    %ix/getv/s 3, v0x6000024d0900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024d0870, 0, 4;
    %load/vec4 v0x6000024d0900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024d0900_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14de6a280;
T_27 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024c87e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024c8ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024c81b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000024c8b40_0;
    %assign/vec4 v0x6000024c8ab0_0, 0;
    %load/vec4 v0x6000024c8240_0;
    %assign/vec4 v0x6000024c81b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14de6a280;
T_28 ;
    %wait E_0x6000003af600;
    %load/vec4 v0x6000024c8ab0_0;
    %store/vec4 v0x6000024c8b40_0, 0, 3;
    %load/vec4 v0x6000024c81b0_0;
    %store/vec4 v0x6000024c8240_0, 0, 16;
    %load/vec4 v0x6000024c8ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000024c8a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000024c8cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000024c8b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024c8240_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000024c8cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000024c8b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024c8240_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000024c81b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000024c8240_0, 0, 16;
    %load/vec4 v0x6000024c8000_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000024c81b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000024c8b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024c8240_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000024c81b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000024c8240_0, 0, 16;
    %load/vec4 v0x6000024c83f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000024c81b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000024c8b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000024c8240_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000024c8b40_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14de9aa20;
T_29 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14de9aa20;
T_30 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14de9ab90;
T_31 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14de9ab90;
T_32 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14de9ad00;
T_33 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14de9ad00;
T_34 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14de9ae70;
T_35 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14de9ae70;
T_36 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14de9afe0;
T_37 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14de9afe0;
T_38 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14de9b150;
T_39 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14de9b150;
T_40 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14de9b2c0;
T_41 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14de9b2c0;
T_42 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14de9b430;
T_43 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14de9b430;
T_44 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14de9b5a0;
T_45 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14de9b5a0;
T_46 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14de9b710;
T_47 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14de9b710;
T_48 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14de9b880;
T_49 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14de9b880;
T_50 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14de9b9f0;
T_51 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14de9b9f0;
T_52 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14de9bb60;
T_53 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14de9bb60;
T_54 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14de9bcd0;
T_55 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14de9bcd0;
T_56 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14de9be40;
T_57 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14de9be40;
T_58 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14de9bfb0;
T_59 ;
    %wait E_0x6000003aa880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000024b5050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b5290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14de9bfb0;
T_60 ;
    %wait E_0x6000003aa840;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b5290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000024b4ab0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14de9a5a0;
T_61 ;
    %wait E_0x6000003aa780;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024b50e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000024b50e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000024b50e0_0;
    %load/vec4a v0x6000024b5170, 4;
    %ix/getv/s 4, v0x6000024b50e0_0;
    %store/vec4a v0x6000024b54d0, 4, 0;
    %load/vec4 v0x6000024b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024b50e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000024b5b90_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000024b5b90_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024b50e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000024b50e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000024b5b90_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %load/vec4 v0x6000024b5b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024b54d0, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %add;
    %load/vec4 v0x6000024b5b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024b54d0, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000024b5b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024b54d0, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000024b5b90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000024b54d0, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000024b5b90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000024b50e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000024b54d0, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000024b50e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024b50e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000024b5b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024b5b90_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024b54d0, 4;
    %store/vec4 v0x6000024b5440_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14de9a5a0;
T_62 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024b5560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024b4d80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024b4fc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000024b4a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b5b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b4f30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b5b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b4f30_0, 0;
    %load/vec4 v0x6000024b5c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x6000024b4e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x6000024b4bd0_0;
    %assign/vec4 v0x6000024b4d80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
T_62.10 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x6000024b4ea0_0;
    %assign/vec4 v0x6000024b4fc0_0, 0;
    %load/vec4 v0x6000024b5320_0;
    %assign/vec4 v0x6000024b4a20_0, 0;
    %load/vec4 v0x6000024b5cb0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.18;
T_62.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024b5830_0, 0;
    %load/vec4 v0x6000024b5320_0;
    %assign/vec4 v0x6000024b5680_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.18;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024b5b00_0, 0;
    %load/vec4 v0x6000024b5320_0;
    %assign/vec4 v0x6000024b5680_0, 0;
    %load/vec4 v0x6000024b5ef0_0;
    %assign/vec4 v0x6000024b59e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.18;
T_62.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.18;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.18;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.18;
T_62.18 ;
    %pop/vec4 1;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x6000024b4ab0_0;
    %load/vec4 v0x6000024b5d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024b5dd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x6000024b58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.19, 8;
    %load/vec4 v0x6000024b5cb0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.21, 4;
    %load/vec4 v0x6000024b5710_0;
    %load/vec4 v0x6000024b5d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024b5dd0, 0, 4;
T_62.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000024b5440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000024b5d40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024b5dd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.9;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024b4f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024b5c20_0, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14de6ab00;
T_63 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024d4d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024d4630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024d4cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024d4750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000024d4b40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000024d4c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d41b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d4240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000024d4ea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000024d5200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d5320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d5050_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000024eb690_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000024eb2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024eb7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024eb3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024eb960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024eb570_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000024ebf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024ec750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d4120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024ebd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d4990_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d5320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d5050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d4990_0, 0;
    %load/vec4 v0x6000024d5440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.14;
T_63.2 ;
    %load/vec4 v0x6000024d46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.15, 8;
    %load/vec4 v0x6000024d4480_0;
    %assign/vec4 v0x6000024d4630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
T_63.15 ;
    %jmp T_63.14;
T_63.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024d4cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024d4750_0, 0;
    %load/vec4 v0x6000024d4ab0_0;
    %assign/vec4 v0x6000024d4b40_0, 0;
    %load/vec4 v0x6000024d4bd0_0;
    %assign/vec4 v0x6000024d4c60_0, 0;
    %load/vec4 v0x6000024d42d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_63.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_63.18, 8;
T_63.17 ; End of true expr.
    %load/vec4 v0x6000024d42d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_63.18, 8;
 ; End of false expr.
    %blend;
T_63.18;
    %pad/u 8;
    %assign/vec4 v0x6000024d4240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d41b0_0, 0;
    %load/vec4 v0x6000024d54d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.22;
T_63.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.22;
T_63.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.22;
T_63.22 ;
    %pop/vec4 1;
    %jmp T_63.14;
T_63.4 ;
    %load/vec4 v0x6000024d4b40_0;
    %assign/vec4 v0x6000024eb2a0_0, 0;
    %load/vec4 v0x6000024d4240_0;
    %assign/vec4 v0x6000024eb3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024eb570_0, 0;
    %load/vec4 v0x6000024eb450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.25, 9;
    %load/vec4 v0x6000024eb570_0;
    %and;
T_63.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024eb570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024ebd50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
T_63.23 ;
    %jmp T_63.14;
T_63.5 ;
    %load/vec4 v0x6000024ebde0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.28, 9;
    %load/vec4 v0x6000024ebd50_0;
    %and;
T_63.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.26, 8;
    %load/vec4 v0x6000024ebba0_0;
    %assign/vec4 v0x6000024d47e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
T_63.26 ;
    %jmp T_63.14;
T_63.6 ;
    %load/vec4 v0x6000024d4c60_0;
    %assign/vec4 v0x6000024d4ea0_0, 0;
    %load/vec4 v0x6000024d47e0_0;
    %assign/vec4 v0x6000024d5200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d5320_0, 0;
    %load/vec4 v0x6000024d50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.29, 8;
    %load/vec4 v0x6000024d4c60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000024d4c60_0, 0;
    %load/vec4 v0x6000024d4750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000024d4750_0, 0;
    %load/vec4 v0x6000024d41b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000024d41b0_0, 0;
    %load/vec4 v0x6000024d4240_0;
    %load/vec4 v0x6000024d41b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024ebd50_0, 0;
    %load/vec4 v0x6000024d42d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000024d4750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.34;
T_63.33 ;
    %load/vec4 v0x6000024d4b40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000024d4b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024d41b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
T_63.34 ;
    %jmp T_63.32;
T_63.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
T_63.32 ;
T_63.29 ;
    %jmp T_63.14;
T_63.7 ;
    %load/vec4 v0x6000024d4c60_0;
    %assign/vec4 v0x6000024d4ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d5050_0, 0;
    %load/vec4 v0x6000024d50e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.35, 8;
    %load/vec4 v0x6000024d4f30_0;
    %assign/vec4 v0x6000024d47e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
T_63.35 ;
    %jmp T_63.14;
T_63.8 ;
    %load/vec4 v0x6000024d4b40_0;
    %assign/vec4 v0x6000024eb690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000024eb7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024eb960_0, 0;
    %load/vec4 v0x6000024eb840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000024eb960_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024eb960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
T_63.37 ;
    %jmp T_63.14;
T_63.9 ;
    %load/vec4 v0x6000024d47e0_0;
    %assign/vec4 v0x6000024ebf00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024ec750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d4120_0, 0;
    %load/vec4 v0x6000024d4000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.42, 9;
    %load/vec4 v0x6000024d4120_0;
    %and;
T_63.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024d4120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024ec750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
T_63.40 ;
    %jmp T_63.14;
T_63.10 ;
    %load/vec4 v0x6000024ebb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.43, 8;
    %load/vec4 v0x6000024d4b40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000024d4b40_0, 0;
    %load/vec4 v0x6000024d4c60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000024d4c60_0, 0;
    %load/vec4 v0x6000024d4750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000024d4750_0, 0;
    %load/vec4 v0x6000024d42d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000024d4750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.46;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
T_63.46 ;
T_63.43 ;
    %jmp T_63.14;
T_63.11 ;
    %load/vec4 v0x6000024d4cf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000024d4cf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000024d4750_0, 0;
    %load/vec4 v0x6000024d4360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000024d4cf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.48;
T_63.47 ;
    %load/vec4 v0x6000024d4ab0_0;
    %load/vec4 v0x6000024d4cf0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000024d53b0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000024d4b40_0, 0;
    %load/vec4 v0x6000024d4bd0_0;
    %load/vec4 v0x6000024d4cf0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000024d4a20_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000024d4c60_0, 0;
    %load/vec4 v0x6000024d54d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.52;
T_63.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.52;
T_63.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.52;
T_63.52 ;
    %pop/vec4 1;
T_63.48 ;
    %jmp T_63.14;
T_63.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024d4990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000024d5440_0, 0;
    %jmp T_63.14;
T_63.14 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14de69a60;
T_64 ;
    %wait E_0x6000003a9b80;
    %load/vec4 v0x6000024c9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000024c9170_0;
    %load/vec4 v0x6000024c8e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024c8fc0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000024c90e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000024c8e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000024c8fc0, 4;
    %assign/vec4 v0x6000024c9050_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14de69a60;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024c8f30_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000024c8f30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024c8f30_0;
    %store/vec4a v0x6000024c8fc0, 4, 0;
    %load/vec4 v0x6000024c8f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024c8f30_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14de69d40;
T_66 ;
    %wait E_0x6000003a9b80;
    %load/vec4 v0x6000024c9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000024c9680_0;
    %load/vec4 v0x6000024c9320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024c94d0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000024c95f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000024c9320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000024c94d0, 4;
    %assign/vec4 v0x6000024c9560_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14de69d40;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024c9440_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000024c9440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024c9440_0;
    %store/vec4a v0x6000024c94d0, 4, 0;
    %load/vec4 v0x6000024c9440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024c9440_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14de9fec0;
T_68 ;
    %wait E_0x6000003a9b80;
    %load/vec4 v0x6000024c9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000024c9b90_0;
    %load/vec4 v0x6000024c9830_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024c99e0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000024c9b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000024c9830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000024c99e0, 4;
    %assign/vec4 v0x6000024c9a70_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14de9fec0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024c9950_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000024c9950_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024c9950_0;
    %store/vec4a v0x6000024c99e0, 4, 0;
    %load/vec4 v0x6000024c9950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024c9950_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14de99f50;
T_70 ;
    %wait E_0x6000003a9b80;
    %load/vec4 v0x6000024ca130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000024ca0a0_0;
    %load/vec4 v0x6000024c9d40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024c9ef0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000024ca010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000024c9d40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000024c9ef0, 4;
    %assign/vec4 v0x6000024c9f80_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14de99f50;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024c9e60_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000024c9e60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024c9e60_0;
    %store/vec4a v0x6000024c9ef0, 4, 0;
    %load/vec4 v0x6000024c9e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024c9e60_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14de997c0;
T_72 ;
    %wait E_0x6000003a9a40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024ca400_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000024ca400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000024cba80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000024ca7f0_0;
    %pad/u 32;
    %load/vec4 v0x6000024ca400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cbd50_0, 4, 1;
    %load/vec4 v0x6000024cb570_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000024ca640_0;
    %pad/u 32;
    %load/vec4 v0x6000024ca400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cbc30_0, 4, 1;
    %load/vec4 v0x6000024cb840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000024ca760_0;
    %pad/u 32;
    %load/vec4 v0x6000024ca400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cbcc0_0, 4, 1;
    %load/vec4 v0x6000024b42d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000024b4120_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000024caa30_0;
    %pad/u 32;
    %load/vec4 v0x6000024ca400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cbde0_0, 4, 1;
    %load/vec4 v0x6000024cb060_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000024caeb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000024ca520_0;
    %pad/u 32;
    %load/vec4 v0x6000024ca400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cbba0_0, 4, 1;
    %load/vec4 v0x6000024ca400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024ca400_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14de997c0;
T_73 ;
    %wait E_0x6000003a9a00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024ca400_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000024ca400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000024cbd50_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cb2a0_0, 4, 1;
    %load/vec4 v0x6000024cbc30_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000024cbd50_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cb180_0, 4, 1;
    %load/vec4 v0x6000024cbcc0_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000024cbd50_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000024cbc30_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cb210_0, 4, 1;
    %load/vec4 v0x6000024cbde0_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000024cbd50_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000024cbc30_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000024cbcc0_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cb330_0, 4, 1;
    %load/vec4 v0x6000024cbba0_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000024cbd50_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000024cbc30_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000024cbcc0_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000024cbde0_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cb0f0_0, 4, 1;
    %load/vec4 v0x6000024cb2a0_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000024b4510_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024ca490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024cab50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cabe0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024ca9a0_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000024cb180_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000024b43f0_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024ca490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024cab50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cabe0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024ca9a0_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000024cb210_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000024b4480_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024ca490, 4, 0;
    %load/vec4 v0x6000024cb7b0_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024cab50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cabe0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024ca9a0_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000024cb330_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000024b45a0_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024ca490, 4, 0;
    %load/vec4 v0x6000024b4240_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024cab50, 4, 0;
    %load/vec4 v0x6000024b42d0_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cabe0_0, 4, 1;
    %load/vec4 v0x6000024b4120_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024ca9a0_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000024cb0f0_0;
    %load/vec4 v0x6000024ca400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000024b4360_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024ca490, 4, 0;
    %load/vec4 v0x6000024cafd0_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024cab50, 4, 0;
    %load/vec4 v0x6000024cb060_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cabe0_0, 4, 1;
    %load/vec4 v0x6000024caeb0_0;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024ca9a0_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024ca490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4a v0x6000024cab50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024cabe0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000024ca400_0;
    %store/vec4 v0x6000024ca9a0_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000024ca400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024ca400_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14de997c0;
T_74 ;
    %wait E_0x6000003a9b80;
    %load/vec4 v0x6000024ca7f0_0;
    %assign/vec4 v0x6000024ca880_0, 0;
    %load/vec4 v0x6000024ca640_0;
    %assign/vec4 v0x6000024ca6d0_0, 0;
    %load/vec4 v0x6000024caa30_0;
    %assign/vec4 v0x6000024caac0_0, 0;
    %load/vec4 v0x6000024ca520_0;
    %assign/vec4 v0x6000024ca5b0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14de997c0;
T_75 ;
    %wait E_0x6000003a9980;
    %load/vec4 v0x6000024ca880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000024ca910, 4;
    %store/vec4 v0x6000024cb9f0_0, 0, 256;
    %load/vec4 v0x6000024ca6d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000024ca910, 4;
    %store/vec4 v0x6000024cb4e0_0, 0, 256;
    %load/vec4 v0x6000024caac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000024ca910, 4;
    %store/vec4 v0x6000024b4090_0, 0, 256;
    %load/vec4 v0x6000024ca5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000024ca910, 4;
    %store/vec4 v0x6000024cae20_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14dea7640;
T_76 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024b1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000024b0090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b0120_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000024b03f0_0;
    %assign/vec4 v0x6000024b0120_0, 0;
    %load/vec4 v0x6000024b03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000024b02d0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000024b0000, 4;
    %assign/vec4 v0x6000024b0090_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14dea7640;
T_77 ;
    %wait E_0x6000003a9b80;
    %load/vec4 v0x6000024b1a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000024b19e0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000024b1950_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000024b18c0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000024b1830_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000024b0000, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14dea7640;
T_78 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024b1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b2910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000024b2880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b6e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b6eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b13b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000024b6d90_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000024b1440_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000024b2910_0, 0;
    %load/vec4 v0x6000024b0b40_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000024b2880_0, 0;
    %load/vec4 v0x6000024b1440_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000024b6e20_0, 0;
    %load/vec4 v0x6000024b6e20_0;
    %assign/vec4 v0x6000024b6eb0_0, 0;
    %load/vec4 v0x6000024b1320_0;
    %assign/vec4 v0x6000024b13b0_0, 0;
    %load/vec4 v0x6000024b07e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000024b6d90_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14dea7640;
T_79 ;
    %wait E_0x6000003aed00;
    %load/vec4 v0x6000024b1d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024b1440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024b0bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024b10e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000024b0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b1320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024b1170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b0c60_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b1320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b0c60_0, 0;
    %load/vec4 v0x6000024b20a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000024b0f30_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000024b1440_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000024b1440_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000024b10e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000024b10e0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000024b1440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024b1170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024b10e0_0, 0;
    %load/vec4 v0x6000024b05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000024b1170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000024b0b40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000024b1440_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000024b1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000024b0b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000024b0b40_0, 0;
    %load/vec4 v0x6000024b0b40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024b1320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000024b0bd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000024b1440_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000024b0900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000024b0bd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000024b0bd0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000024b1f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000024b1440_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000024b10e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000024b1440_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000024b0c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000024b1440_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14dea7a40;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b3450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b3de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024bc1b0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000024bc240_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b3570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b3e70_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000024b3720_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000024b3690_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b38d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b37b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024b3a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024b2d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024b2ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024b3330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b2f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b3180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b3060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000024b2eb0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000024b2fd0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14dea7a40;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000024b3450_0;
    %inv;
    %store/vec4 v0x6000024b3450_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14dea7a40;
T_82 ;
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %vpi_call/w 3 115 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 116 "$display", "\342\225\221         Conv2D via im2col Test                             \342\225\221" {0 0 0};
    %vpi_call/w 3 117 "$display", "\342\225\221         3\303\2273 input, 2\303\2272 kernel, 4 output channels           \342\225\221" {0 0 0};
    %vpi_call/w 3 118 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "Input (3\303\2273):" {0 0 0};
    %vpi_call/w 3 121 "$display", "  [1, 2, 3]" {0 0 0};
    %vpi_call/w 3 122 "$display", "  [4, 5, 6]" {0 0 0};
    %vpi_call/w 3 123 "$display", "  [7, 8, 9]" {0 0 0};
    %vpi_call/w 3 124 "$display", "\000" {0 0 0};
    %vpi_call/w 3 125 "$display", "Filters (2\303\2272 each): identity detectors for each corner" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024c8fc0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024c94d0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024c99e0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024c9ef0, 4, 0;
    %pushi/vec4 84148737, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024c8fc0, 4, 0;
    %pushi/vec4 100991746, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024c94d0, 4, 0;
    %pushi/vec4 134677764, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024c99e0, 4, 0;
    %pushi/vec4 151520773, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024c9ef0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b0000, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000024b0000, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024b3de0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024b3de0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000003ae400;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000024bc1b0_0, 0, 1;
    %wait E_0x6000003a9b80;
    %wait E_0x6000003a9b80;
    %wait E_0x6000003ae400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000024bc1b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024b3600_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000024b3600_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000003a9b80;
    %load/vec4 v0x6000024bc090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x6000024b3600_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000024b3600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024b3600_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c8fc0, 4;
    %store/vec4 v0x6000024b3ba0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c94d0, 4;
    %store/vec4 v0x6000024b3c30_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c99e0, 4;
    %store/vec4 v0x6000024b3cc0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000024c9ef0, 4;
    %store/vec4 v0x6000024b3d50_0, 0, 256;
    %vpi_call/w 3 171 "$display", "\000" {0 0 0};
    %vpi_call/w 3 172 "$display", "Output (2\303\2272 spatial \303\227 4 channels):" {0 0 0};
    %load/vec4 v0x6000024b3ba0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000024b3ba0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000024b3ba0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000024b3ba0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 173 "$display", "  pos(0,0) channels: [%0d,%0d,%0d,%0d] expect [1,2,4,5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000024b3c30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000024b3c30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000024b3c30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000024b3c30_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  pos(0,1) channels: [%0d,%0d,%0d,%0d] expect [2,3,5,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000024b3cc0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000024b3cc0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000024b3cc0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000024b3cc0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 177 "$display", "  pos(1,0) channels: [%0d,%0d,%0d,%0d] expect [4,5,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000024b3d50_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000024b3d50_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000024b3d50_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000024b3d50_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 179 "$display", "  pos(1,1) channels: [%0d,%0d,%0d,%0d] expect [5,6,8,9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000024b34e0_0, 0, 32;
    %load/vec4 v0x6000024b3ba0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3ba0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3ba0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3ba0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x6000024b34e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024b34e0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x6000024b3c30_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3c30_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3c30_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3c30_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x6000024b34e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024b34e0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x6000024b3cc0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3cc0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3cc0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3cc0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x6000024b34e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024b34e0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x6000024b3d50_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3d50_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3d50_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000024b3d50_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x6000024b34e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000024b34e0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 188 "$display", "\000" {0 0 0};
    %vpi_call/w 3 189 "$display", "Interpretation: Each output position contains the 4 corners of its" {0 0 0};
    %vpi_call/w 3 190 "$display", "corresponding input patch (identity filter extracts corners)." {0 0 0};
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %load/vec4 v0x6000024b34e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 192 "$display", ">>> CONV2D TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 193 "$display", ">>> CONV2D TEST FAILED (%0d errors) <<<", v0x6000024b34e0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 194 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_conv2d.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
