Release 13.4 Map O.87xd (lin64)
Xilinx Mapping Report File for Design 'orpsoc_top'

Design Information
------------------
Command Line   : map -p xc6slx45-2-csg324 -detail -pr b -timing -ol high -w
-intstyle silent -o orpsoc_mapped.ncd -xe n orpsoc.ngd orpsoc.pcf 
Target Device  : xc6slx45
Target Package : csg324
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Wed Jul 29 16:25:26 2015

Design Summary
--------------
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 6,752 out of  54,576   12%
    Number used as Flip Flops:               6,711
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               41
  Number of Slice LUTs:                     12,542 out of  27,288   45%
    Number used as logic:                   12,037 out of  27,288   44%
      Number using O6 output only:           9,809
      Number using O5 output only:             261
      Number using O5 and O6:                1,967
      Number used as ROM:                        0
    Number used as Memory:                     456 out of   6,408    7%
      Number used as Dual Port RAM:            416
        Number using O6 output only:            16
        Number using O5 output only:             0
        Number using O5 and O6:                400
      Number used as Single Port RAM:            0
      Number used as Shift Register:            40
        Number using O6 output only:             8
        Number using O5 output only:             0
        Number using O5 and O6:                 32
    Number used exclusively as route-thrus:     49
      Number with same-slice register load:     39
      Number with same-slice carry load:        10
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 4,434 out of   6,822   64%
  Nummber of MUXCYs used:                    1,704 out of  13,644   12%
  Number of LUT Flip Flop pairs used:       13,546
    Number with an unused Flip Flop:         7,190 out of  13,546   53%
    Number with an unused LUT:               1,004 out of  13,546    7%
    Number of fully used LUT-FF pairs:       5,352 out of  13,546   39%
    Number of unique control sets:             550
    Number of slice register sites lost
      to control set restrictions:           2,529 out of  54,576    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       102 out of     218   46%
    Number of LOCed IOBs:                       82 out of     102   80%
    IOB Flip Flops:                             12

Specific Feature Utilization:
  Number of RAMB16BWERs:                        41 out of     116   35%
  Number of RAMB8BWERs:                          3 out of     232    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       8   12%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   5 out of     376    1%
    Number used as ILOGIC2s:                     5
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     376    6%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                  52 out of     376   13%
    Number used as OLOGIC2s:                     7
    Number used as OSERDES2s:                   45
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     256    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                            4 out of      58    6%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       2   50%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       4   25%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.50

Peak Memory Usage:  1062 MB
Total REAL time to MAP completion:  4 mins 35 secs 
Total CPU time to MAP completion:   4 mins 31 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Place:837 - Partially locked IO Bus is found. 
    Following components of the bus are not locked: 
   	 Comp: gpio0_io<23>
   	 Comp: gpio0_io<22>
   	 Comp: gpio0_io<21>
   	 Comp: gpio0_io<20>
   	 Comp: gpio0_io<19>
   	 Comp: gpio0_io<18>
   	 Comp: gpio0_io<17>
   	 Comp: gpio0_io<16>
   	 Comp: gpio0_io<15>
   	 Comp: gpio0_io<14>
   	 Comp: gpio0_io<13>
   	 Comp: gpio0_io<12>
   	 Comp: gpio0_io<11>
   	 Comp: gpio0_io<10>
   	 Comp: gpio0_io<9>
   	 Comp: gpio0_io<8>

WARNING:PhysDesignRules:367 - The signal <spi0/wfifo/Mram_mem1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <spi0/rfifo/Mram_mem1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uart16550_0/regs/transmitter/fifo_tx/tfifo/Mram_ram1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <uart16550_0/regs/receiver/fifo_rx/rfifo/Mram_ram1_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<
   24> has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_3 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_4 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_5 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_6 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_7 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_8 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_9 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_10 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_11 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_12 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_13 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_14 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_15 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_16 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_17 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_18 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_19 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_20 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_21 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_22 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_23 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_24 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_25 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_26 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_27 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_28 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_29 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_30 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_31 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_32 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_33 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_34 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_35 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_36 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_37 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_38 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_39 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_40 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_41 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_42 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_43 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_44 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_45 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_46 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_47 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_48 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_49 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_50 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_51 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_52 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_53 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_54 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_55 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_56 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_57 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_58 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_59 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_60 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_61 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_62 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_63 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_64 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_65 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_66 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_67 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_68 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_69 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_70 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_71 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_72 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_73 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_74 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_103 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_104 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_105 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_106 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_107 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_108 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_109 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_110 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_111 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_112 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_113 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_114 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_115 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_116 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_117 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_118 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_119 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_120 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_121 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_122 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_123 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_124 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_125 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_126 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_127 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_128 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_129 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_130 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_131 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_132 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_133 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_134 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_135 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_136 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_137 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_138 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_139 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_140 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_141 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_142 has no load.
INFO:LIT:243 - Logical network
   xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb
   _raw_wrapper_inst/int_sys_rst_143 has no load.
INFO:LIT:243 - Logical network N2277 has no load.
INFO:LIT:243 - Logical network N2279 has no load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo3/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo2/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo1/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/tx_fifo/fifo0/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo0/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo1/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo2/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo0/fifo3/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo0/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo1/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo2/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram31/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram30/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram29/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram28/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram27/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram26/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram25/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram24/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram23/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram22/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram21/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram20/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram19/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram18/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram17/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram16/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram15/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram14/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram13/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram12/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram11/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram10/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram09/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram08/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram07/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram06/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram05/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram04/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram03/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram02/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram01/SPO has no
   load.
INFO:LIT:243 - Logical network ethmac0/wishbone/rx_fifo1/fifo3/ram00/SPO has no
   load.
INFO:LIT:243 - Logical network
   uart16550_0/regs/transmitter/fifo_tx/tfifo/Mram_ram21/SPO has no load.
INFO:LIT:243 - Logical network
   uart16550_0/regs/transmitter/fifo_tx/tfifo/Mram_ram22/SPO has no load.
INFO:LIT:243 - Logical network
   uart16550_0/regs/receiver/fifo_rx/rfifo/Mram_ram22/SPO has no load.
INFO:LIT:243 - Logical network
   uart16550_0/regs/receiver/fifo_rx/rfifo/Mram_ram21/SPO has no load.
INFO:LIT:243 - Logical network spi0/rfifo/Mram_mem21/SPO has no load.
INFO:LIT:243 - Logical network spi0/rfifo/Mram_mem22/SPO has no load.
INFO:LIT:243 - Logical network spi0/wfifo/Mram_mem21/SPO has no load.
INFO:LIT:243 - Logical network spi0/wfifo/Mram_mem22/SPO has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 102 IOs, 82 are locked
   and 20 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp clkgen0/dcm0, consult the
   device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
 154 block(s) removed
   7 block(s) optimized away
 306 signal(s) removed
 431 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<24
>" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_24
" (FF) removed.
  The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<23
>" is loadless and has been removed.
   Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_23
" (FF) removed.
    The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<22
>" is loadless and has been removed.
     Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_22
" (FF) removed.
      The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<21
>" is loadless and has been removed.
       Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_21
" (FF) removed.
        The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<20
>" is loadless and has been removed.
         Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_20
" (FF) removed.
          The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<19
>" is loadless and has been removed.
           Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_19
" (FF) removed.
            The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<18
>" is loadless and has been removed.
             Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_18
" (FF) removed.
              The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<17
>" is loadless and has been removed.
               Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_17
" (FF) removed.
                The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<16
>" is loadless and has been removed.
                 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_16
" (FF) removed.
                  The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<15
>" is loadless and has been removed.
                   Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_15
" (FF) removed.
                    The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<14
>" is loadless and has been removed.
                     Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_14
" (FF) removed.
                      The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<13
>" is loadless and has been removed.
                       Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_13
" (FF) removed.
                        The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<12
>" is loadless and has been removed.
                         Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_12
" (FF) removed.
                          The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<11
>" is loadless and has been removed.
                           Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_11
" (FF) removed.
                            The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<10
>" is loadless and has been removed.
                             Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_10
" (FF) removed.
                              The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<9>
" is loadless and has been removed.
                               Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_9"
(FF) removed.
                                The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<8>
" is loadless and has been removed.
                                 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_8"
(FF) removed.
                                  The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<7>
" is loadless and has been removed.
                                   Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_7"
(FF) removed.
                                    The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<6>
" is loadless and has been removed.
                                     Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_6"
(FF) removed.
                                      The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<5>
" is loadless and has been removed.
                                       Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_5"
(FF) removed.
                                        The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<4>
" is loadless and has been removed.
                                         Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_4"
(FF) removed.
                                          The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<3>
" is loadless and has been removed.
                                           Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_3"
(FF) removed.
                                            The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<2>
" is loadless and has been removed.
                                             Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_2"
(FF) removed.
                                              The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<1>
" is loadless and has been removed.
                                               Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_1"
(FF) removed.
                                                The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r<0>
" is loadless and has been removed.
                                                 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst0_sync_r_0"
(FF) removed.
*The signal "xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_async_rst" is loadless and
has been removed.
* Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/rst_tmp1"
(ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_3" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_4" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_4" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_5" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_5" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_6" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_6" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_7" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_7" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_8" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_8" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_9" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_9" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_10" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_10" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_11" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_11" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_12" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_12" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_13" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_13" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_14" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_14" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_15" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_15" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_16" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_16" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_17" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_17" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_18" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_18" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_19" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_19" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_20" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_20" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_21" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_21" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_22" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_22" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_23" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_23" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_24" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_24" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_25" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_25" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_26" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_26" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_27" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_27" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_28" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_28" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_29" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_29" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_30" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_30" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_31" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_31" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_32" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_32" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_33" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_33" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_34" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_34" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_35" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_35" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_36" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_36" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_37" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_37" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_38" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_38" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_39" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_39" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_40" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_40" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_41" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_41" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_42" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_42" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_43" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_43" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_44" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_44" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_45" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_45" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_46" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_46" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_47" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_47" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_48" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_48" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_49" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_49" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_50" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_50" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_51" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_51" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_52" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_52" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_53" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_53" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_54" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_54" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_55" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_55" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_56" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_56" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_57" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_57" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_58" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_58" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_59" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_59" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_60" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_60" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_61" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_61" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_62" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_62" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_63" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_63" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_64" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_64" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_65" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_65" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_66" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_66" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_67" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_67" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_68" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_68" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_69" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_69" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_70" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_70" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_71" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_71" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_72" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_72" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_73" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_73" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_74" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_74" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_75" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_103" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_104" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_104" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_105" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_105" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_106" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_106" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_107" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_107" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_108" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_108" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_109" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_109" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_110" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_110" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_111" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_111" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_112" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_112" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_113" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_113" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_114" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_114" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_115" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_115" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_116" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_116" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_117" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_117" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_118" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_118" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_119" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_119" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_120" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_120" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_121" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_121" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_122" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_122" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_123" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_123" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_124" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_124" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_125" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_125" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_126" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_126" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_127" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_127" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_128" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_128" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_129" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_129" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_130" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_130" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_131" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_131" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_132" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_132" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_133" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_133" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_134" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_134" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_135" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_135" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_136" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_136" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_137" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_137" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_138" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_138" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_139" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_139" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_140" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_140" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_141" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_141" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_142" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_142" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_143" (ROM) removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst_143" is loadless and has been removed.
 Loadless block
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_r
aw_wrapper_inst/int_sys_rst11_144" (ROM) removed.
Loadless block "clkgen0/dcm0_clk2x_bufg" (CKBUF) removed.
 The signal "clkgen0/dcm0_clk2x_prebufg" is loadless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<0>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<28>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<29>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<30>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<31>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<24>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<25>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<26>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<27>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<28>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<29>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<2>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<30>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<31>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<24>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<25>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<26>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<27>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<28>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<29>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<30>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<31>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<3>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<24>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<25>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<26>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<27>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<28>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<29>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<30>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<31>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<4>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<5>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<6>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<7>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<0>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<1>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<2>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<3>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<1>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<4>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<5>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<6>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<7>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<0>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<1>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<2>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<3>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<4>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<5>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<2>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<6>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<7>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<8>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<9>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<10>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<11>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<12>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<13>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<14>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<15>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<3>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<8>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<9>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<10>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<11>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<12>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<13>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<14>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<15>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<8>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<9>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<4>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<10>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<11>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<12>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<13>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<14>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<15>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<8>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<9>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<10>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<11>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<5>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<12>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<13>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<14>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<15>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<16>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<17>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<18>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<19>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<20>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<21>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<6>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<22>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<23>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<16>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<17>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<18>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<19>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<20>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<21>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<22>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<23>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<7>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<16>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<17>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<18>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<19>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<20>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<21>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<22>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_doutb<23>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<16>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<17>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<0>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<18>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<19>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<20>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<21>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<22>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_doutb<23>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<24>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<25>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<26>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_doutb<27>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_doutb<1>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_douta<0>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_douta<2>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_douta<3>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_douta<4>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_douta<5>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_douta<6>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_douta<7>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_douta<0>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_douta<1>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_douta<2>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_douta<3>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_douta<1>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_douta<4>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_douta<5>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_douta<6>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.ram_douta<7>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_douta<0>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_douta<1>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_douta<2>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_douta<3>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_douta<4>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_douta<5>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_douta<2>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_douta<6>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.ram_douta<7>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_douta<3>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_douta<4>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_douta<5>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_douta<6>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.ram_douta<7>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_douta<0>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.ram_douta<1>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/en
b_array<1>" is sourceless and has been removed.
The signal
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/en
a_array<1>" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "gpio0/gpio_o[22]_wb_dat_i[6]_MUX_6437_o" is unused and has been
removed.
 Unused block "gpio0/gpio_o[22]_wb_dat_i[6]_MUX_6437_o1" (ROM) removed.
  The signal "gpio0/gpio_o<22>" is unused and has been removed.
   Unused block "gpio0/gpio_o_22" (SFF) removed.
The signal "gpio0/gpio_o[23]_wb_dat_i[7]_MUX_6436_o" is unused and has been
removed.
 Unused block "gpio0/gpio_o[23]_wb_dat_i[7]_MUX_6436_o1" (ROM) removed.
  The signal "gpio0/gpio_o<23>" is unused and has been removed.
   Unused block "gpio0/gpio_o_23" (SFF) removed.
Unused block "gpio0_io_22_IOBUF/OBUFT" (TRI) removed.
Unused block "gpio0_io_23_IOBUF/OBUFT" (TRI) removed.
Unused block
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/bi
ndec_a.bindec_inst_a/Mmux_ENOUT<1>11" (ROM) removed.
Unused block
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/bi
ndec_b.bindec_inst_b/Mmux_ENOUT<1>11" (ROM) removed.
Unused block
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram" (RAMB16BWER) removed.
Unused block
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[3].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram" (RAMB16BWER) removed.
Unused block
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[5].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram" (RAMB16BWER) removed.
Unused block
"xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ra
mloop[7].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram" (RAMB16BWER) removed.
Unused block "xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/GND" (ZERO) removed.
Unused block "xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT3
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_pre_norm_div/Msub_s_expa_in[9]
_GND_50_o_add_72_OUT8
   optimized to 0
INV
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_pre_norm_div/Msub_s_expa_in[9]
_GND_50_o_add_72_OUT_lut<0>91_INV_0
FDE
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/sel_pipe_0
   optimized to 0
FDE
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/sel_pipe_0
   optimized to 0
GND 		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/XST_GND

Redundant Block(s):
TYPE 		BLOCK
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<28>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<27>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<26>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<25>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<24>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<23>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<22>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<21>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<20>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<19>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<18>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<17>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<16>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<15>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<14>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<13>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<12>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<11>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<10>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<9>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<8>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<7>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<6>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<5>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<4>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<3>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<2>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_cy<1>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<14>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<13>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<12>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<11>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<10>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<9>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<8>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<7>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<6>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<5>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<4>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<3>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<2>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_cy<1>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<14>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<13>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<12>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<11>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<10>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<9>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<8>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<7>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<6>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<5>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<4>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<3>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<2>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_cy<1>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Msub_GND_190_o_GND_190_o_sub_8_OUT_cy<2>_rt
LUT1 		spi0/Mcount_clkcnt_cy<0>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<14>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<13>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<12>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<11>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<10>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<9>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<8>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<7>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<6>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<5>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<4>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<3>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<2>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_cy<1>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<15>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<14>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<13>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<12>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<11>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<10>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<9>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<8>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<7>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<6>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<5>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<4>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<3>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<2>_rt
LUT1 		dbg_if0/i_dbg_wb/Madd_n0739_cy<1>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<15>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<14>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<13>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<12>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<11>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<10>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<9>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<8>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<7>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<6>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<5>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<4>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<3>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<2>_rt
LUT1 		dbg_if0/i_dbg_cpu_or1k/Madd_n0445_cy<1>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<26>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<25>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<24>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<23>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<22>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<21>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<20>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<19>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<18>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<17>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<16>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<15>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<14>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<13>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<12>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<11>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<10>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<9>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<8>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<7>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<6>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<5>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_cy<4>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<23>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<22>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<21>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<20>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<19>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<18>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<17>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<16>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<15>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<14>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<13>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<12>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<11>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<10>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<9>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<8>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<7>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<6>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<5>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<4>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<3>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<2>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_cy<1>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<23>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<22>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<21>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<20>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<19>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<18>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<17>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<16>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<15>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<14>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<13>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<12>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<11>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<10>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<9>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<8>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<7>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<6>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<5>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<4>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<3>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<2>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Madd_n0289[24:0]
_cy<1>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<22>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<21>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<20>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<19>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<18>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<17>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<16>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<15>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<14>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<13>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<12>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<11>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<10>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<9>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<8>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<7>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<6>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<5>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<4>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<3>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<2>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/Madd_n0288_cy<1>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<30>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<29>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<28>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<27>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<26>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<25>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<24>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<23>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<22>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<21>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<20>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<19>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<18>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<17>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<16>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<15>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<14>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<13>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<12>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<11>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<10>
_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<9>_
rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<8>_
rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<7>_
rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<6>_
rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<5>_
rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_cy<4>_
rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<30>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<29>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<28>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<27>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<26>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<25>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<24>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<23>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<22>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<21>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<20>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<19>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<18>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<17>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<16>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<15>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<14>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<13>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<12>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<11>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<10>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<9>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<8>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<7>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<6>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<5>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<4>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<3>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<2>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_cy<1>_rt
LUT1 		ethmac0/wishbone/Madd_m_wb_adr_o[29]_GND_202_o_add_81_OUT_xor<29>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_ByteCnt_xor<15>_rt
LUT1 		ethmac0/txethmac1/txcounters1/Mcount_NibCnt_xor<15>_rt
LUT1
		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_
raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibrati
on_inst/Mcount_WAIT_200us_COUNTER_xor<15>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/Madd_s_fracto2
8_1[27]_GND_44_o_add_77_OUT_xor<27>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/Madd_s_frac2a[47
]_GND_49_o_add_165_OUT_xor<24>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_wbmux/Madd_muxin_d[31]_GND_70_o_add_3_OUT_xor<31
>_rt
LUT1 		or1200_top0/or1200_tt/Madd_ttcr[31]_GND_89_o_add_5_OUT_xor<31>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_mult_mac/Madd_b[31]_GND_61_o_add_11_OUT_cy<0>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_mult_mac/Madd_a[31]_GND_61_o_add_6_OUT_cy<0>_rt
LUT1 		or1200_top0/or1200_ic_top/tagcomp_miss1_cy_rt
LUT1
		or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/Msub_GND_53_o_GN
D_53_o_sub_19_OUT_cy<0>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_mult_mac/Madd_mul_prod_r[31]_GND_61_o_add_21_OUT
_cy<0>_rt
LUT1
		or1200_top0/or1200_cpu/or1200_mult_mac/Madd_div_quot_r[31]_GND_61_o_add_18_OUT
_cy<0>_rt
LUT1 		or1200_top0/or1200_cpu/or1200_alu/Madd_b[31]_GND_37_o_add_5_OUT_cy<0>_rt
LUT1 		or1200_top0/or1200_dc_top/tagcomp_miss1_cy_rt
INV 		xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_cache_we<15>1_INV_0
INV 		ethmac0/mrxdv_pad_i_inv1_INV_0
INV 		clkgen0/rst_n_pad_i_inv1_INV_0
LUT2
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/b
indec_a.bindec_inst_a/Mmux_ENOUT<0>11
LUT2
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/b
indec_b.bindec_inst_b/Mmux_ENOUT<0>11
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux129
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux210
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux310
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux410
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux510
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux610
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux710
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux810
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux910
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1010
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1110
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1210
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux131
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux141
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux151
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux161
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux171
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux181
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux191
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux201
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux211
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux221
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux231
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux241
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux251
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux261
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux271
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux281
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux291
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux301
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux311
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux321
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux331
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux341
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux351
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux361
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux371
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux381
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux391
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux401
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux411
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux421
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux431
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux441
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux451
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux461
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux471
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux481
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux491
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux501
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux511
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux521
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux531
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux541
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux551
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux561
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux571
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux581
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux591
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux601
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux611
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux621
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux631
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux641
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux651
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux661
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux671
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux681
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux691
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux701
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux711
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux721
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux731
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux741
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux751
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux761
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux771
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux781
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux791
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux801
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux811
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux821
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux831
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux841
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux851
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux861
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux871
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux881
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux891
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux901
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux911
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux921
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux931
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux941
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux951
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux961
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux971
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux981
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux991
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1001
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1011
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1021
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1031
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1041
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1051
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1061
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1071
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1081
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1091
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1101
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1111
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1121
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1131
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1141
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1151
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1161
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1171
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1181
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1191
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1201
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1211
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1221
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1231
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1241
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1251
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1261
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1271
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_b.B/Mmux_dout_mux1281
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux110
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux210
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux33
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux41
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux51
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux61
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux71
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux81
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux91
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux101
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux111
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux121
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux131
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux141
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux151
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux161
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux171
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux181
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux191
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux201
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux211
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux221
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux231
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux241
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux251
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux261
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux271
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux281
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux291
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux301
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux311
LUT3
		xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/h
as_mux_a.A/Mmux_dout_mux321

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr2_a<0>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<1>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<2>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<3>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<4>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<5>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<6>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<7>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<8>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<9>                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<10>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<11>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_a<12>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_ba<0>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_ba<1>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_ba<2>                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_cas_n                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_ck                            | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| ddr2_ck_n                          | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | OSERDES      |          |          |
| ddr2_cke                           | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_dm                            | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<0>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<1>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<2>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<3>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<4>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<5>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<6>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<7>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<8>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<9>                         | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<10>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<11>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<12>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<13>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<14>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dq<15>                        | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          |          |
| ddr2_dqs                           | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLDOWN |          |
| ddr2_dqs_n                         | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLUP   |          |
| ddr2_odt                           | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_ras_n                         | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_rzq                           | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          | DEFAULT  |
| ddr2_udm                           | IOB              | OUTPUT    | SSTL18_II            |       |          |      |              |          |          |
| ddr2_udqs                          | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLDOWN |          |
| ddr2_udqs_n                        | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      |              | PULLUP   |          |
| ddr2_we_n                          | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OSERDES      |          |          |
| ddr2_zio                           | IOB              | BIDIR     | SSTL18_II            |       |          |      |              |          | DEFAULT  |
| eth0_col                           | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| eth0_crs                           | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| eth0_dv                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth0_md_pad_io                     | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| eth0_mdc_pad_o                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| eth0_rst_n_o                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| eth0_rx_clk                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth0_rx_data<0>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth0_rx_data<1>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth0_rx_data<2>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth0_rx_data<3>                    | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth0_rx_er                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth0_tx_clk                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| eth0_tx_data<0>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| eth0_tx_data<1>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| eth0_tx_data<2>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| eth0_tx_data<3>                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| eth0_tx_en                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| eth0_tx_er                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | OFF          |          |          |
| gpio0_io<0>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<1>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<2>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<3>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<4>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<5>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<6>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<7>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<8>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<9>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<10>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<11>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<12>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<13>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<14>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<15>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<16>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<17>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<18>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<19>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<20>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<21>                       | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| gpio0_io<22>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| gpio0_io<23>                       | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| rst_n_pad_i                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| spi0_miso_i                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| spi0_mosi_o                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| spi0_sck_o                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| spi0_ss_o<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| sys_clk_in                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| tck_pad_i                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| tdi_pad_i                          | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| tdo_pad_o                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| tms_pad_i                          | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| uart0_srx_pad_i                    | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| uart0_stx_pad_o                    | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
DCM "clkgen0/dcm0":
CLKDV_DIVIDE:2.0
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DESKEW_ADJUST:5
DFS_FREQUENCY_MODE:LOW
DLL_FREQUENCY_MODE:LOW
DSS_MODE:NONE
DUTY_CYCLE_CORRECTION:TRUE
STARTUP_WAIT:FALSE
VERY_HIGH_FREQUENCY:FALSE
CLKFX_DIVIDE = 3
CLKFX_MULTIPLY = 8
CLKIN_PERIOD = 10.000000
PHASE_SHIFT = 0


PLL_ADV
"xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/u_pll_adv":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:INTERNAL
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 2
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 3.750000
CLKIN2_PERIOD = 3.75
CLKOUT0_DIVIDE = 1
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 1
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 180.0
CLKOUT2_DIVIDE = 16
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 8
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.005



Section 12 - Control Set Information
------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal                                                                   | Reset Signal                                                                                                                                                                                                                | Set Signal | Enable Signal                                                                                                                                                                                         | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth0_rx_clk_BUFGP                                                              |                                                                                                                                                                                                                             |            |                                                                                                                                                                                                       | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              |                                                                                                                                                                                                                             |            | GLOBAL_LOGIC1                                                                                                                                                                                         | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            |                                                                                                                                                                                                       | 28               | 71             |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/_n0143_inv                                                                                                                                                                                    | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/_n0364_inv                                                                                                                                                                            | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0273_inv                                                                                                                                                        | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0278_inv                                                                                                                                                        | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0283_inv                                                                                                                                                        | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0286_inv                                                                                                                                                        | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0289_inv                                                                                                                                                        | 2                | 8              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0313_inv                                                                                                                                                        | 2                | 8              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0337_inv                                                                                                                                                        | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0350_inv                                                                                                                                                        | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0354_inv                                                                                                                                                        | 2                | 16             |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0357_inv                                                                                                                                                        | 4                | 16             |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0363_inv                                                                                                                                                        | 1                | 5              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/_n0366_inv                                                                                                                                                        | 2                | 6              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/LoadRxStatus                                                                                                                                                                       | 5                | 24             |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/_n0102_inv                                                                                                                                                                         | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/_n0105_inv                                                                                                                                                                         | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/_n0108_inv                                                                                                                                                                         | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/_n0111_inv                                                                                                                                                                         | 2                | 2              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/_n0114_inv                                                                                                                                                                         | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/_n0128_inv                                                                                                                                                                         | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/mrxdv_pad_i_inv                                                                                                                                                                               | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/_n0107_inv                                                                                                                                                                          | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/_n0110_inv                                                                                                                                                                          | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/_n0112_inv                                                                                                                                                                          | 2                | 8              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/rxaddrcheck1/ByteCntEq7_RxCheckEn_AND_3209_o                                                                                                                                        | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/rxaddrcheck1/_n0101_inv                                                                                                                                                             | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/rxaddrcheck1/_n0114_inv                                                                                                                                                             | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/rxcounters1/_n0097_inv                                                                                                                                                              | 2                | 5              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/rxcounters1/_n0105_inv                                                                                                                                                              | 4                | 16             |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/rxstatem1/_n0075_inv                                                                                                                                                                | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/rxstatem1/_n0078_inv                                                                                                                                                                | 2                | 2              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/rxstatem1/_n0081_inv                                                                                                                                                                | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/rxethmac1/rxstatem1/_n0084_inv                                                                                                                                                                | 1                | 2              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/SetWriteRxDataToFifo                                                                                                                                                                 | 8                | 32             |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1446_inv                                                                                                                                                                           | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1449_inv                                                                                                                                                                           | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1452_inv                                                                                                                                                                           | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1461_inv                                                                                                                                                                           | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1464_inv                                                                                                                                                                           | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1472_inv                                                                                                                                                                           | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1475_inv                                                                                                                                                                           | 1                | 1              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1529_inv                                                                                                                                                                           | 1                | 2              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1538_inv                                                                                                                                                                           | 1                | 2              |
| eth0_rx_clk_BUFGP                                                              | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1562_inv                                                                                                                                                                           | 7                | 24             |
| eth0_rx_clk_BUFGP                                                              | ethmac0/rxethmac1/Reset_StateIdle_OR_2270_o                                                                                                                                                                                 |            | ethmac0/rxethmac1/StateData[0]_ByteCntEq6_AND_3228_o                                                                                                                                                  | 2                | 6              |
| eth0_rx_clk_BUFGP                                                              | ethmac0/rxethmac1/StateData<0>_inv                                                                                                                                                                                          |            |                                                                                                                                                                                                       | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth0_tx_clk_IBUF                                                               |                                                                                                                                                                                                                             |            |                                                                                                                                                                                                       | 2                | 2              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            |                                                                                                                                                                                                       | 35               | 78             |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/_n0139_inv                                                                                                                                                                                    | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/_n0388_inv                                                                                                                                                                            | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/_n0046_inv                                                                                                                                                                        | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/_n0049_inv                                                                                                                                                                        | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/_n0052_inv                                                                                                                                                                        | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/receivecontrol1/TxDoneIn_TxStartFrmOut_AND_2983_o                                                                                                                                 | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/transmitcontrol1/ByteCnt<0>_inv                                                                                                                                                   | 4                | 8              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/transmitcontrol1/_n0181_inv                                                                                                                                                       | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/transmitcontrol1/_n0184_inv                                                                                                                                                       | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/transmitcontrol1/_n0187_inv                                                                                                                                                       | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/transmitcontrol1/_n0190_inv                                                                                                                                                       | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/transmitcontrol1/_n0193_inv                                                                                                                                                       | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/maccontrol1/transmitcontrol1/_n0201_inv                                                                                                                                                       | 2                | 6              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/StartTxDone_StartTxAbort_OR_2431_o                                                                                                                                                 | 3                | 6              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/_n0122_inv                                                                                                                                                                         | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/macstatus1/_n0125_inv                                                                                                                                                                         | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/_n0186_inv                                                                                                                                                                          | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/_n0189_inv                                                                                                                                                                          | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/_n0192_inv                                                                                                                                                                          | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/_n0195_inv                                                                                                                                                                          | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/_n0198_inv                                                                                                                                                                          | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/_n0201_inv                                                                                                                                                                          | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/_n0204_inv                                                                                                                                                                          | 1                | 4              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/random1/StateJam_StateJam_q_AND_3171_o                                                                                                                                              | 2                | 10             |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txcounters1/_n0107_inv                                                                                                                                                              | 5                | 16             |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txcounters1/_n0110_inv                                                                                                                                                              | 2                | 16             |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txstatem1/_n0136_inv                                                                                                                                                                | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txstatem1/_n0139_inv                                                                                                                                                                | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txstatem1/_n0142_inv                                                                                                                                                                | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txstatem1/_n0145_inv                                                                                                                                                                | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txstatem1/_n0148_inv                                                                                                                                                                | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txstatem1/_n0151_inv                                                                                                                                                                | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txstatem1/_n0154_inv                                                                                                                                                                | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txstatem1/_n0157_inv                                                                                                                                                                | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/txethmac1/txstatem1/_n0160_inv                                                                                                                                                                | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/TxStartFrm_sync2_TxStartFrm_OR_2391_o                                                                                                                                                | 10               | 32             |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1356_inv                                                                                                                                                                           | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1386_inv                                                                                                                                                                           | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1410_inv                                                                                                                                                                           | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1413_inv                                                                                                                                                                           | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1419_inv                                                                                                                                                                           | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1422_inv                                                                                                                                                                           | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1425_inv                                                                                                                                                                           | 1                | 1              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1489_inv                                                                                                                                                                           | 4                | 8              |
| eth0_tx_clk_IBUF                                                               | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1520_inv                                                                                                                                                                           | 2                | 2              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tck_pad_i_BUFGP                                                                |                                                                                                                                                                                                                             |            |                                                                                                                                                                                                       | 1                | 3              |
| tck_pad_i_BUFGP                                                                |                                                                                                                                                                                                                             |            | GLOBAL_LOGIC1                                                                                                                                                                                         | 1                | 1              |
| tck_pad_i_BUFGP                                                                |                                                                                                                                                                                                                             |            | jtag_tap0/shift_dr                                                                                                                                                                                    | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            |                                                                                                                                                                                                       | 37               | 39             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/_n0131_inv                                                                                                                                                                                    | 2                | 6              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/_n0134_inv                                                                                                                                                                                    | 1                | 3              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/_n0137_inv                                                                                                                                                                                    | 2                | 3              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/_n0141_inv                                                                                                                                                                                    | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/_n0144_inv                                                                                                                                                                                    | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/_n0150_inv                                                                                                                                                                                    | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/_n0156_inv                                                                                                                                                                                    | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/data_shift_en                                                                                                                                                                                 | 1                | 4              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/GND_96_o_PWR_91_o_MUX_5679_o                                                                                                                                                   | 5                | 20             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/GND_96_o_long_q_MUX_5681_o                                                                                                                                                     | 8                | 32             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0507_inv                                                                                                                                                                     | 15               | 52             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0510_inv                                                                                                                                                                     | 1                | 3              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0513_inv                                                                                                                                                                     | 2                | 3              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0516_inv                                                                                                                                                                     | 3                | 4              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0522_inv                                                                                                                                                                     | 1                | 4              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0525_inv                                                                                                                                                                     | 2                | 6              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0528_inv                                                                                                                                                                     | 2                | 6              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0531_inv                                                                                                                                                                     | 5                | 20             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0536_inv                                                                                                                                                                     | 5                | 17             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0539_inv                                                                                                                                                                     | 8                | 32             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0550_inv                                                                                                                                                                     | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0554_inv                                                                                                                                                                     | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0569_inv                                                                                                                                                                     | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0574_inv                                                                                                                                                                     | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0591_inv                                                                                                                                                                     | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/cpu_reg_we                                                                                                                                                                     | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/crc_cnt_end_crc_cnt_end_q_AND_2591_o                                                                                                                                           | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/i_dbg_cpu_registers/_n0023_inv                                                                                                                                                 | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_crc32_d1_in/_n0065_inv                                                                                                                                                                  | 6                | 32             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_crc32_d1_out/_n0065_inv                                                                                                                                                                 | 7                | 32             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/GND_94_o_PWR_88_o_MUX_5520_o                                                                                                                                                         | 5                | 20             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/GND_94_o_acc_type[3]_MUX_5539_o                                                                                                                                                      | 5                | 32             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n0989_inv                                                                                                                                                                           | 20               | 52             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n0992_inv                                                                                                                                                                           | 2                | 3              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n0995_inv                                                                                                                                                                           | 1                | 3              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1010_inv                                                                                                                                                                           | 3                | 3              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1013_inv                                                                                                                                                                           | 1                | 4              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1020_inv                                                                                                                                                                           | 1                | 4              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1023_inv                                                                                                                                                                           | 2                | 6              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1026_inv                                                                                                                                                                           | 2                | 6              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1029_inv                                                                                                                                                                           | 5                | 20             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1034_inv                                                                                                                                                                           | 5                | 17             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1037_inv                                                                                                                                                                           | 6                | 32             |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1071_inv                                                                                                                                                                           | 1                | 2              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1095_inv                                                                                                                                                                           | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1098_inv                                                                                                                                                                           | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1114_inv                                                                                                                                                                           | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1135_inv                                                                                                                                                                           | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/crc_cnt_end_crc_cnt_end_q_AND_2498_o                                                                                                                                                 | 1                | 1              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/module_latch_en_crc_match_AND_2405_o                                                                                                                                                          | 1                | 4              |
| tck_pad_i_BUFGP                                                                | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | jtag_tap0/update_dr                                                                                                                                                                                   | 10               | 34             |
| tck_pad_i_BUFGP                                                                | jtag_tap0/capture_ir                                                                                                                                                                                                        |            | jtag_tap0/shift_ir                                                                                                                                                                                    | 1                | 3              |
| tck_pad_i_BUFGP                                                                | jtag_tap0/idcode_select_shift_dr_AND_100_o_inv                                                                                                                                                                              |            |                                                                                                                                                                                                       | 9                | 32             |
| tck_pad_i_BUFGP                                                                | jtag_tap0/tms_pad_i_1                                                                                                                                                                                                       |            |                                                                                                                                                                                                       | 8                | 8              |
| tck_pad_i_BUFGP                                                                | jtag_tap0/tms_reset                                                                                                                                                                                                         |            |                                                                                                                                                                                                       | 1                | 1              |
| tck_pad_i_BUFGP                                                                | jtag_tap0/tms_reset                                                                                                                                                                                                         |            | jtag_tap0/update_ir                                                                                                                                                                                   | 1                | 4              |
| tck_pad_i_BUFGP                                                                | tms_pad_i_IBUF                                                                                                                                                                                                              |            |                                                                                                                                                                                                       | 7                | 7              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| wb_clk                                                                         |                                                                                                                                                                                                                             |            |                                                                                                                                                                                                       | 351              | 1031           |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | GLOBAL_LOGIC1                                                                                                                                                                                         | 11               | 69             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | dbg_if0/i_dbg_cpu_or1k/cpu_end_PWR_91_o_MUX_5688_o                                                                                                                                                    | 8                | 32             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/rx_fifo0/write_we_ram0_AND_3522_o                                                                                                                                                    | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/rx_fifo0/write_we_ram1_AND_3524_o                                                                                                                                                    | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/rx_fifo0/write_we_ram2_AND_3526_o                                                                                                                                                    | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/rx_fifo0/write_we_ram3_AND_3528_o                                                                                                                                                    | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/rx_fifo1/write_we_ram0_AND_3522_o                                                                                                                                                    | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/rx_fifo1/write_we_ram1_AND_3524_o                                                                                                                                                    | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/rx_fifo1/write_we_ram2_AND_3526_o                                                                                                                                                    | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/rx_fifo1/write_we_ram3_AND_3528_o                                                                                                                                                    | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/tx_fifo/write_we_ram0_AND_3358_o                                                                                                                                                     | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/tx_fifo/write_we_ram1_AND_3360_o                                                                                                                                                     | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/tx_fifo/write_we_ram2_AND_3362_o                                                                                                                                                     | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | ethmac0/wishbone/tx_fifo/write_we_ram3_AND_3364_o                                                                                                                                                     | 8                | 64             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | gpio0/_n0252_inv                                                                                                                                                                                      | 4                | 8              |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_div/_n0150_inv                                                                                                                                        | 7                | 26             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_mul/s_state                                                                                                                                           | 12               | 48             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | or1200_top0/or1200_cpu/or1200_fpu/fpu_check_op                                                                                                                                                        | 2                | 7              |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | or1200_top0/or1200_cpu/or1200_rf/rf_enb                                                                                                                                                               | 2                | 5              |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | or1200_top0/or1200_cpu/or1200_rf/rf_we                                                                                                                                                                | 267              | 1024           |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | spi0/_n0196_inv                                                                                                                                                                                       | 1                | 2              |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | spi0/_n0202_inv                                                                                                                                                                                       | 2                | 7              |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | spi0/rfwe                                                                                                                                                                                             | 2                | 12             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | spi0/wfwe                                                                                                                                                                                             | 2                | 12             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | uart16550_0/regs/rf_push_pulse                                                                                                                                                                        | 2                | 12             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | uart16550_0/regs/tf_push                                                                                                                                                                              | 2                | 12             |
| wb_clk                                                                         |                                                                                                                                                                                                                             |            | wbm_d_dbg_ack_i                                                                                                                                                                                       | 14               | 32             |
| wb_clk                                                                         | arbiter_dbus0/Mcount_watchdog_timer_val                                                                                                                                                                                     |            | arbiter_dbus0/_n0116_inv                                                                                                                                                                              | 6                | 21             |
| wb_clk                                                                         | arbiter_ibus0/Mcount_watchdog_timer_val                                                                                                                                                                                     |            | arbiter_ibus0/_n0061_inv                                                                                                                                                                              | 6                | 21             |
| wb_clk                                                                         | arbiter_ibus0/wbm_stb_o_inv                                                                                                                                                                                                 |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | clkgen0/rst_n_pad_i_inv                                                                                                                                                                                                     |            |                                                                                                                                                                                                       | 3                | 16             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            |                                                                                                                                                                                                       | 213              | 384            |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0546_inv                                                                                                                                                                     | 9                | 33             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0557_inv                                                                                                                                                                     | 2                | 3              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0560_inv                                                                                                                                                                     | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0563_inv                                                                                                                                                                     | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/_n0566_inv                                                                                                                                                                     | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_cpu_or1k/i_dbg_cpu_registers/_n0027_inv                                                                                                                                                 | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1003_inv                                                                                                                                                                           | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1065_inv                                                                                                                                                                           | 8                | 32             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1117_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1120_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1123_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1126_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1129_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/_n1132_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | dbg_if0/i_dbg_wb/wb_we_dsff_PWR_88_o_MUX_5546_o                                                                                                                                                       | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/COLLCONF_Wr<0>                                                                                                                                                                        | 2                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/COLLCONF_Wr<2>                                                                                                                                                                        | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/CTRLMODER_Wr                                                                                                                                                                          | 1                | 3              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/HASH0_Wr<0>                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/HASH0_Wr<1>                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/HASH0_Wr<2>                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/HASH0_Wr<3>                                                                                                                                                                           | 3                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/HASH1_Wr<0>                                                                                                                                                                           | 3                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/HASH1_Wr<1>                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/HASH1_Wr<2>                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/HASH1_Wr<3>                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/INT_MASK_Wr                                                                                                                                                                           | 2                | 7              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/IPGR1_Wr                                                                                                                                                                              | 2                | 7              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/IPGR2_0/_n0011_inv                                                                                                                                                                    | 2                | 7              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/IPGT_0/_n0011_inv                                                                                                                                                                     | 2                | 7              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MAC_ADDR0_Wr<0>                                                                                                                                                                       | 3                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MAC_ADDR0_Wr<1>                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MAC_ADDR0_Wr<2>                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MAC_ADDR0_Wr<3>                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MAC_ADDR1_Wr<0>                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MAC_ADDR1_Wr<1>                                                                                                                                                                       | 3                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MIIADDRESS_Wr<0>                                                                                                                                                                      | 2                | 5              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MIIADDRESS_Wr<1>                                                                                                                                                                      | 2                | 5              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MIICOMMAND1/_n0006_inv                                                                                                                                                                | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MIICOMMAND2/_n0006_inv                                                                                                                                                                | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MIICOMMAND_Wr                                                                                                                                                                         | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MIIMODER_1/_n0006_inv                                                                                                                                                                 | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MIIMODER_Wr<0>                                                                                                                                                                        | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MIITX_DATA_Wr<0>                                                                                                                                                                      | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MIITX_DATA_Wr<1>                                                                                                                                                                      | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MODER_2/_n0006_inv                                                                                                                                                                    | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MODER_Wr<0>                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/MODER_Wr<1>                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/PACKETLEN_Wr<0>                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/PACKETLEN_Wr<1>                                                                                                                                                                       | 3                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/PACKETLEN_Wr<2>                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/PACKETLEN_Wr<3>                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/TXCTRL_2/_n0006_inv                                                                                                                                                                   | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/TXCTRL_Wr<0>                                                                                                                                                                          | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/TXCTRL_Wr<1>                                                                                                                                                                          | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/TX_BD_NUM_Wr                                                                                                                                                                          | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/_n0367_inv                                                                                                                                                                            | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/_n0370_inv                                                                                                                                                                            | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/_n0373_inv                                                                                                                                                                            | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/_n0376_inv                                                                                                                                                                            | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/_n0379_inv                                                                                                                                                                            | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/_n0382_inv                                                                                                                                                                            | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/ethreg1/_n0385_inv                                                                                                                                                                            | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/EndBusy_inv                                                                                                                                                                             | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/MdcEn                                                                                                                                                                                   | 7                | 19             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/MdcEn_n                                                                                                                                                                                 | 9                | 13             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/UpdateMIIRX_DATAReg                                                                                                                                                                     | 4                | 16             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/_n0136_inv                                                                                                                                                                              | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/_n0140_inv                                                                                                                                                                              | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/_n0143_inv                                                                                                                                                                              | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/_n0158_inv                                                                                                                                                                              | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/_n0167_inv                                                                                                                                                                              | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/clkgen/CountEq0                                                                                                                                                                         | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/shftrg/_n0059_inv                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/miim1/shftrg/_n0059_inv1                                                                                                                                                                      | 2                | 16             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/RxEn_RxBDRead_AND_3455_o                                                                                                                                                             | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/SetReadTxDataFromMemory                                                                                                                                                              | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/StartTxBDRead_TxBDReady_AND_3313_o_inv                                                                                                                                               | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/TxEn_TxBDRead_AND_3303_o                                                                                                                                                             | 5                | 20             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/WbEn_q_reduce_or_40_o_inv                                                                                                                                                            | 2                | 5              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1352_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1359_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1362_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1365_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1368_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1371_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1374_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1377_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1380_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1383_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1389_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1392_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1395_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1398_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1401_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1404_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1407_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1416_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1428_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1431_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1434_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1437_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1440_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1443_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1455_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1458_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1469_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1481_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1484_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1499_inv                                                                                                                                                                           | 4                | 16             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1504_inv                                                                                                                                                                           | 8                | 30             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1507_inv                                                                                                                                                                           | 9                | 32             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1511_inv                                                                                                                                                                           | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1515_inv                                                                                                                                                                           | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1532_inv                                                                                                                                                                           | 4                | 7              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/_n1535_inv                                                                                                                                                                           | 3                | 7              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/rx_fifo0/_n0085_inv                                                                                                                                                                  | 2                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/rx_fifo0/_n0088_inv                                                                                                                                                                  | 3                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/rx_fifo0/_n0092_inv                                                                                                                                                                  | 2                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/rx_fifo1/_n0085_inv                                                                                                                                                                  | 3                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/rx_fifo1/_n0088_inv                                                                                                                                                                  | 2                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/rx_fifo1/_n0092_inv                                                                                                                                                                  | 2                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/tx_fifo/_n0094_inv                                                                                                                                                                   | 3                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/tx_fifo/_n0097_inv                                                                                                                                                                   | 2                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | ethmac0/wishbone/tx_fifo/_n0101_inv                                                                                                                                                                   | 3                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | gpio0/_n0256_inv                                                                                                                                                                                      | 2                | 6              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | gpio0/_n0280_inv                                                                                                                                                                                      | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | gpio0/_n0312_inv                                                                                                                                                                                      | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | gpio0/wb_stb_i_wb_we_i_AND_3706_o                                                                                                                                                                     | 8                | 22             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | or1200_top0/dwb_biu/Mmux_wb_cti_nxt112                                                                                                                                                                | 10               | 34             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | or1200_top0/dwb_biu/_n0259_inv                                                                                                                                                                        | 2                | 7              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | or1200_top0/iwb_biu/Mmux_wb_cti_nxt112                                                                                                                                                                | 10               | 30             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | or1200_top0/iwb_biu/_n0259_inv                                                                                                                                                                        | 3                | 7              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | spi0/_n0196_inv                                                                                                                                                                                       | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | spi0/_n0206_inv                                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | spi0/_n0210_inv                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | spi0/rfifo/_n0045_inv                                                                                                                                                                                 | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | spi0/wfifo/_n0045_inv                                                                                                                                                                                 | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | spi0/wfifo/_n0048_inv                                                                                                                                                                                 | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/GND_214_o_dlab_MUX_6351_o                                                                                                                                                            | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/_n1163_inv                                                                                                                                                                           | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/_n1168_inv                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/_n1172_inv                                                                                                                                                                           | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/_n1236_inv                                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0237_inv                                                                                                                                                                  | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0256_inv                                                                                                                                                                  | 2                | 3              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0286_inv                                                                                                                                                                  | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0319_inv                                                                                                                                                                  | 2                | 11             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0322_inv                                                                                                                                                                  | 3                | 10             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0325_inv                                                                                                                                                                  | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0329_inv                                                                                                                                                                  | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0336_inv                                                                                                                                                                  | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0362_inv                                                                                                                                                                  | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0369_inv                                                                                                                                                                  | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/_n0397_inv                                                                                                                                                                  | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/fifo_rx/_n0304_inv                                                                                                                                                          | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/fifo_rx/_n0314_inv                                                                                                                                                          | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/fifo_rx/_n0331_inv                                                                                                                                                          | 2                | 5              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/fifo_rx/_n0347_inv                                                                                                                                                          | 16               | 48             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/receiver/fifo_rx/_n0350_inv                                                                                                                                                          | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/_n0170_inv                                                                                                                                                               | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/_n0189_inv                                                                                                                                                               | 2                | 5              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/_n0209_inv                                                                                                                                                               | 2                | 7              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/_n0237_inv                                                                                                                                                               | 1                | 3              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/_n0266_inv                                                                                                                                                               | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/_n0266_inv1                                                                                                                                                              | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/_n0290_inv                                                                                                                                                               | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/fifo_tx/_n0074_inv                                                                                                                                                       | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/fifo_tx/_n0084_inv                                                                                                                                                       | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/transmitter/fifo_tx/_n0101_inv                                                                                                                                                       | 2                | 5              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/wb_we_i_wb_addr_i[2]_AND_3640_o                                                                                                                                                      | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/wb_we_i_wb_addr_i[2]_AND_3642_o                                                                                                                                                      | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/wb_we_i_wb_addr_i[2]_AND_3643_o                                                                                                                                                      | 2                | 5              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | uart16550_0/regs/wb_we_i_wb_addr_i[2]_AND_3644_o                                                                                                                                                      | 2                | 8              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/_n0152_inv1                                                                                                                                                                             | 1                | 1              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/xilinx_ddr2_if0/_n0275_inv                                                                                                                                                              | 3                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_p0_cmd_en                                                                                                                                                          | 1                | 2              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/_n0207_inv                                                                                                                             | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/_n0210_inv                                                                                                                             | 1                | 4              |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/cache_line_validate<0>                                                                                                                 | 8                | 22             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/cache_line_validate<1>                                                                                                                 | 6                | 22             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/cache_line_validate<2>                                                                                                                 | 6                | 22             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/cache_line_validate<3>                                                                                                                 | 6                | 22             |
| wb_clk                                                                         | clkgen0/wb_rst_shr<15>                                                                                                                                                                                                      |            | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/wb_req_new_r_selected_cache_line_r[3]_AND_2640_o                                                                                       | 1                | 4              |
| wb_clk                                                                         | dbg_if0/i_dbg_cpu_or1k/curr_cmd_go_inv                                                                                                                                                                                      |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            |                                                                                                                                                                                                       | 135              | 387            |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/fpcsr_we                                                                                                                                                                       | 1                | 2              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_ctrl/_n0374_inv                                                                                                                                                         | 29               | 58             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_ctrl/ex_freeze_inv                                                                                                                                                      | 99               | 263            |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_ctrl/id_freeze_inv                                                                                                                                                      | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/_n0874_inv                                                                                                                                                       | 12               | 39             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/_n0875_inv                                                                                                                                                       | 9                | 30             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/_n0880_inv                                                                                                                                                       | 8                | 30             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/_n0889_inv                                                                                                                                                       | 18               | 32             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/_n0898_inv                                                                                                                                                       | 16               | 32             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/_n0914_inv                                                                                                                                                       | 7                | 16             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/_n0964_inv                                                                                                                                                       | 2                | 2              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/_n0970_inv                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/ex_freeze_prev_ex_void_OR_1672_o                                                                                                                                 | 4                | 4              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_except/trace_trap_ex_pc_val_AND_2196_o_inv                                                                                                                              | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_fpu/_n0254_inv                                                                                                                                                          | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_fpu/_n0257_inv                                                                                                                                                          | 4                | 9              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_fpu/_n0286_inv                                                                                                                                                          | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_freeze/_n0058_inv                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_freeze/_n0064_inv                                                                                                                                                       | 1                | 2              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_freeze/_n0067_inv                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_genpc/_n0116_inv                                                                                                                                                        | 9                | 30             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_genpc/_n0119_inv                                                                                                                                                        | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_if/_n0085_inv                                                                                                                                                           | 30               | 66             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_mult_mac/_n0233_inv                                                                                                                                                     | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_mult_mac/_n0241_inv                                                                                                                                                     | 27               | 64             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_mult_mac/_n0248_inv                                                                                                                                                     | 34               | 70             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_sprs/_n0195_inv                                                                                                                                                         | 8                | 15             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_cpu/or1200_sprs/_n0198_inv                                                                                                                                                         | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n0672_inv                                                                                                                                                    | 2                | 3              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n0715_inv                                                                                                                                                    | 9                | 29             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n1688_inv                                                                                                                                                    | 1                | 3              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n1843_inv                                                                                                                                                    | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n1890_inv                                                                                                                                                    | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n1939_inv                                                                                                                                                    | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n1943_inv                                                                                                                                                    | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n1970_inv                                                                                                                                                    | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n1970_inv2                                                                                                                                                   | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_dc_top/or1200_dc_fsm/_n2000_inv                                                                                                                                                    | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_du/dmr1_sel_spr_write_AND_2348_o                                                                                                                                                   | 1                | 2              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_du/dsr_sel_spr_write_AND_2349_o                                                                                                                                                    | 5                | 14             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_immu_top/_n0104_inv                                                                                                                                                                | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_immu_top/_n0107_inv                                                                                                                                                                | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_immu_top/icpu_adr_select                                                                                                                                                           | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_pic/picmr_sel_spr_write_AND_2354_o                                                                                                                                                 | 8                | 29             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_tt/_n0120_inv                                                                                                                                                                      | 9                | 32             |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_tt/_n0125_inv                                                                                                                                                                      | 1                | 1              |
| wb_clk                                                                         | or1200_rst                                                                                                                                                                                                                  |            | or1200_top0/or1200_tt/ttmr_sel_spr_write_AND_2389_o                                                                                                                                                   | 9                | 31             |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/a[30]_PWR_33_o_equal_22_o_inv                                                                                                                                                             |            |                                                                                                                                                                                                       | 2                | 2              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/a[30]_reduce_or_36_o                                                                                                                                                                      |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/b[30]_PWR_33_o_equal_24_o_inv                                                                                                                                                             |            |                                                                                                                                                                                                       | 2                | 2              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/b[30]_reduce_or_37_o                                                                                                                                                                      |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/Mcount_s_count_val                                                                                                                                                              |            | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/s_state                                                                                                                                                   | 1                | 6              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/_n0164                                                                                                                                                                          |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/_n0173                                                                                                                                                                          |            |                                                                                                                                                                                                       | 6                | 32             |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_addsub/s_fract_o[27]_s_signa_i_AND_563_o                                                                                                                                    |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_mul/Mcount_s_count_val                                                                                                                                                      |            | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_mul/s_state                                                                                                                                           | 2                | 5              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_mul/s_start_i                                                                                                                                                               |            |                                                                                                                                                                                                       | 2                | 2              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_mul/s_start_i                                                                                                                                                               |            | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_div/s_state                                                                                                                                           | 19               | 59             |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/n0240<6>                                                                                                                                                      |            |                                                                                                                                                                                                       | 2                | 6              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/s_exp_10b<8>_0                                                                                                                                                |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/s_exp_10b[9]_s_exp_10b[9]_OR_1136_o                                                                                                                           |            |                                                                                                                                                                                                       | 3                | 9              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div/s_opa_i[30]_s_opb_i[30]_AND_768_o_inv                                                                                                                         |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/_n0556_0                                                                                                                                                      |            |                                                                                                                                                                                                       | 1                | 6              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/n0316<6>                                                                                                                                                      |            |                                                                                                                                                                                                       | 2                | 6              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/s_exp_10a[9]_s_exp_10a[9]_OR_971_o                                                                                                                            |            |                                                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/s_fract_48_i<47>                                                                                                                                              |            |                                                                                                                                                                                                       | 4                | 6              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul/s_opa_i[30]_s_opb_i[30]_AND_733_o_inv                                                                                                                         |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/_n0376                                                                                                                                                      |            |                                                                                                                                                                                                       | 2                | 5              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/s_exp10<8>_0                                                                                                                                                |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/s_exp10[9]_s_exp10[9]_OR_762_o                                                                                                                              |            |                                                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub/s_lost_s_overflow_OR_775_o_inv                                                                                                                              |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/s_div_zero_o_inv                                                                                                                                                                |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/s_opa_i<22>                                                                                                                                                                     |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/s_output1[30]_GND_40_o_equal_49_o_inv                                                                                                                                           |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/s_output1[30]_PWR_34_o_equal_50_o_inv                                                                                                                                           |            |                                                                                                                                                                                                       | 2                | 2              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/s_output1[30]_reduce_or_53_o                                                                                                                                                    |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/s_start_i                                                                                                                                                                       |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/fpu_op_r2[2]_PWR_51_o_equal_18_o_inv                                                                                                                                    |            |                                                                                                                                                                                                       | 2                | 8              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/snan_d_inv                                                                                                                                                              |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u0/expa[7]_fracta[22]_AND_818_o_norst                                                                                                                                   |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u0/expa[7]_reduce_and_23_o_inv                                                                                                                                          |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u0/expa_ff_inv                                                                                                                                                          |            |                                                                                                                                                                                                       | 3                | 3              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4/fract_in[47]_reduce_or_66_o                                                                                                                                          |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | or1200_top0/or1200_cpu/or1200_rf/spr_cs_inv                                                                                                                                                                                 |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | spi0/_n0182_inv_0                                                                                                                                                                                                           |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | spi0/_n0184_inv_0                                                                                                                                                                                                           |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | spi0/ack_o_0                                                                                                                                                                                                                |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | spi0/spe_rst_i_OR_2501_o                                                                                                                                                                                                    |            |                                                                                                                                                                                                       | 1                | 2              |
| wb_clk                                                                         | spi0/spe_rst_i_OR_2501_o                                                                                                                                                                                                    |            | spi0/_n0222_inv                                                                                                                                                                                       | 2                | 11             |
| wb_clk                                                                         | spi0/spe_rst_i_OR_2501_o                                                                                                                                                                                                    |            | spi0/_n0249_inv                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | spi0/spif_inv                                                                                                                                                                                                               |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | spi0/wr_spsr_dat_i[6]_AND_3696_o_0                                                                                                                                                                                          |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | spi0/wr_spsr_dat_i[7]_AND_3694_o_0                                                                                                                                                                                          |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | xilinx_ddr2_0/Reset_OR_DriverANDClockEnable                                                                                                                                                                                 |            | xilinx_ddr2_0/_n0152_inv1                                                                                                                                                                             | 1                | 2              |
| wb_clk                                                                         | xilinx_ddr2_0/Reset_OR_DriverANDClockEnable2                                                                                                                                                                                |            | xilinx_ddr2_0/_n0157_inv1                                                                                                                                                                             | 2                | 4              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/Mcount_ddr2_cache_line_word_addr_val                                                                                                                                                          |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_p0_rd_empty_do_writeback_OR_1941_o                                                                                                                                 | 1                | 6              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/Reset_OR_DriverANDClockEnable                                                                                                                                                                 |            | xilinx_ddr2_0/xilinx_ddr2_if0/wb_req_new1                                                                                                                                                             | 1                | 1              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_p0_rd_empty                                                                                                                                                                              |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/do_writeback                                                                                                                                                                                  |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/do_writeback_inv                                                                                                                                                                              |            |                                                                                                                                                                                                       | 1                | 1              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/wb_req_addr_hit_0                                                                                                                                                                             |            |                                                                                                                                                                                                       | 2                | 2              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/Reset_OR_DriverANDClockEnable                                                                                                                                |            | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/fill_done1                                                                                                                             | 1                | 4              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/Reset_OR_DriverANDClockEnable4                                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/writeback_done_invalidate_clean_line_OR_1931_o1                                                                                        | 1                | 4              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/selected_cache_line_r<0>                                                                                                                                     |            |                                                                                                                                                                                                       | 1                | 2              |
| wb_clk                                                                         | xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0/wb_req_inv                                                                                                                                                   |            |                                                                                                                                                                                                       | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          |                                                                                                                                                                                                                             |            |                                                                                                                                                                                                       | 9                | 14             |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          |                                                                                                                                                                                                                             |            | GLOBAL_LOGIC1                                                                                                                                                                                         | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          |                                                                                                                                                                                                                             |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_RDY_BUSY_N                  | 5                | 13             |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          |                                                                                                                                                                                                                             |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_inv                         | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          |                                                                                                                                                                                                                             |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8 | 4                | 12             |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_val                                      |            |                                                                                                                                                                                                       | 1                | 6              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            |                                                                                                                                                                                                       | 22               | 43             |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0772_inv                      | 1                | 2              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0826_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0953_inv                      | 3                | 7              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1028_inv                      | 3                | 6              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1100_inv                      | 3                | 7              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1106_inv                      | 2                | 6              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1148_inv                      | 2                | 7              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1245_inv                      | 1                | 2              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1276_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv                      | 1                | 8              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1311_inv2                     | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1342_inv                      | 1                | 8              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1390_inv                      | 2                | 7              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv                      | 2                | 7              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1432_inv                      | 2                | 7              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1468_inv                      | 2                | 8              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1506_inv                      | 2                | 8              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1566_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1623_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1709_inv                      | 1                | 3              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4 | 2                | 8              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter[9]_PWR_107_o_LessThan_17_o                 |            |                                                                                                                                                                                                       | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0661_inv_0                                          |            |                                                                                                                                                                                                       | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0666_inv_0                                          |            |                                                                                                                                                                                                       | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt[2]_PWR_108_o_equal_27_o_0    |            |                                                                                                                                                                                                       | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_2711_o_inv     |            |                                                                                                                                                                                                       | 2                | 3              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state[3]_sync_rst_AND_2714_o_inv |            |                                                                                                                                                                                                       | 2                | 3              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4_0                 |            |                                                                                                                                                                                                       | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/n0008                                                 |            |                                                                                                                                                                                                       | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/non_violating_rst                                     |            |                                                                                                                                                                                                       | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_75                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0730_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_76                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_77                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_78                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_79                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_80                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_81                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_82                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_83                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_84                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_85                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n0736_inv                      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_86                                                                                                               |            |                                                                                                                                                                                                       | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_87                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_88                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_89                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_90                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_91                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_92                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_93                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_94                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_95                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_96                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_97                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_98                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_99                                                                                                               |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_100                                                                                                              |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_101                                                                                                              |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_mcb_drp_clk                          | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst_102                                                                                                              |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER<15>_inv      | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/clk0_bufg     | clkgen0/ddr2_if_rst_shr<15>                                                                                                                                                                                                 |            | xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/c3_pll_lock                                                                                                                                                    | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst/sys_clk_ibufg | clkgen0/rst_n_pad_i_inv                                                                                                                                                                                                     |            |                                                                                                                                                                                                       | 3                | 19             |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~tck_pad_i_BUFGP                                                               |                                                                                                                                                                                                                             |            |                                                                                                                                                                                                       | 6                | 9              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                              | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                                 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| orpsoc_top/                                         |           | 11/6235       | 0/6711        | 33/12542      | 0/456         | 0/44      | 0/4     | 2/7   | 0/0   | 0/0   | 0/1   | 0/1       | orpsoc_top                                                                                                                                                                                             |
| +arbiter_bytebus0                                   |           | 21/21         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/arbiter_bytebus0                                                                                                                                                                            |
| +arbiter_dbus0                                      |           | 94/94         | 26/26         | 159/159       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/arbiter_dbus0                                                                                                                                                                               |
| +arbiter_ibus0                                      |           | 48/48         | 25/25         | 69/69         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/arbiter_ibus0                                                                                                                                                                               |
| +clkgen0                                            |           | 7/7           | 35/35         | 11/11         | 0/0           | 0/0       | 0/0     | 3/3   | 0/0   | 0/0   | 1/1   | 0/0       | orpsoc_top/clkgen0                                                                                                                                                                                     |
| +dbg_if0                                            |           | 25/445        | 26/820        | 37/853        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/dbg_if0                                                                                                                                                                                     |
| ++i_dbg_cpu_or1k                                    |           | 159/169       | 354/363       | 292/293       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/dbg_if0/i_dbg_cpu_or1k                                                                                                                                                                      |
| +++i_dbg_cpu_registers                              |           | 10/10         | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/dbg_if0/i_dbg_cpu_or1k/i_dbg_cpu_registers                                                                                                                                                  |
| ++i_dbg_crc32_d1_in                                 |           | 12/12         | 32/32         | 28/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/dbg_if0/i_dbg_crc32_d1_in                                                                                                                                                                   |
| ++i_dbg_crc32_d1_out                                |           | 9/9           | 32/32         | 23/23         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/dbg_if0/i_dbg_crc32_d1_out                                                                                                                                                                  |
| ++i_dbg_wb                                          |           | 230/230       | 367/367       | 472/472       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/dbg_if0/i_dbg_wb                                                                                                                                                                            |
| +ethmac0                                            |           | 79/1065       | 51/1273       | 144/2095      | 1/386         | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0                                                                                                                                                                                     |
| ++ethreg1                                           |           | 60/149        | 21/302        | 91/100        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1                                                                                                                                                                             |
| +++COLLCONF_0                                       |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/COLLCONF_0                                                                                                                                                                  |
| +++COLLCONF_2                                       |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/COLLCONF_2                                                                                                                                                                  |
| +++CTRLMODER_0                                      |           | 1/1           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/CTRLMODER_0                                                                                                                                                                 |
| +++INT_MASK_0                                       |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/INT_MASK_0                                                                                                                                                                  |
| +++IPGR1_0                                          |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/IPGR1_0                                                                                                                                                                     |
| +++IPGR2_0                                          |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/IPGR2_0                                                                                                                                                                     |
| +++IPGT_0                                           |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/IPGT_0                                                                                                                                                                      |
| +++MAC_ADDR0_0                                      |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MAC_ADDR0_0                                                                                                                                                                 |
| +++MAC_ADDR0_1                                      |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MAC_ADDR0_1                                                                                                                                                                 |
| +++MAC_ADDR0_2                                      |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MAC_ADDR0_2                                                                                                                                                                 |
| +++MAC_ADDR0_3                                      |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MAC_ADDR0_3                                                                                                                                                                 |
| +++MAC_ADDR1_0                                      |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MAC_ADDR1_0                                                                                                                                                                 |
| +++MAC_ADDR1_1                                      |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MAC_ADDR1_1                                                                                                                                                                 |
| +++MIIADDRESS_0                                     |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIIADDRESS_0                                                                                                                                                                |
| +++MIIADDRESS_1                                     |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIIADDRESS_1                                                                                                                                                                |
| +++MIICOMMAND0                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIICOMMAND0                                                                                                                                                                 |
| +++MIICOMMAND1                                      |           | 1/1           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIICOMMAND1                                                                                                                                                                 |
| +++MIICOMMAND2                                      |           | 2/2           | 1/1           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIICOMMAND2                                                                                                                                                                 |
| +++MIIMODER_0                                       |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIIMODER_0                                                                                                                                                                  |
| +++MIIMODER_1                                       |           | 1/1           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIIMODER_1                                                                                                                                                                  |
| +++MIIRX_DATA                                       |           | 4/4           | 16/16         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIIRX_DATA                                                                                                                                                                  |
| +++MIITX_DATA_0                                     |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIITX_DATA_0                                                                                                                                                                |
| +++MIITX_DATA_1                                     |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MIITX_DATA_1                                                                                                                                                                |
| +++MODER_0                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MODER_0                                                                                                                                                                     |
| +++MODER_1                                          |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MODER_1                                                                                                                                                                     |
| +++MODER_2                                          |           | 2/2           | 1/1           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/MODER_2                                                                                                                                                                     |
| +++PACKETLEN_0                                      |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/PACKETLEN_0                                                                                                                                                                 |
| +++PACKETLEN_1                                      |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/PACKETLEN_1                                                                                                                                                                 |
| +++PACKETLEN_2                                      |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/PACKETLEN_2                                                                                                                                                                 |
| +++PACKETLEN_3                                      |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/PACKETLEN_3                                                                                                                                                                 |
| +++RXHASH0_0                                        |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/RXHASH0_0                                                                                                                                                                   |
| +++RXHASH0_1                                        |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/RXHASH0_1                                                                                                                                                                   |
| +++RXHASH0_2                                        |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/RXHASH0_2                                                                                                                                                                   |
| +++RXHASH0_3                                        |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/RXHASH0_3                                                                                                                                                                   |
| +++RXHASH1_0                                        |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/RXHASH1_0                                                                                                                                                                   |
| +++RXHASH1_1                                        |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/RXHASH1_1                                                                                                                                                                   |
| +++RXHASH1_2                                        |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/RXHASH1_2                                                                                                                                                                   |
| +++RXHASH1_3                                        |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/RXHASH1_3                                                                                                                                                                   |
| +++TXCTRL_0                                         |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/TXCTRL_0                                                                                                                                                                    |
| +++TXCTRL_1                                         |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/TXCTRL_1                                                                                                                                                                    |
| +++TXCTRL_2                                         |           | 3/3           | 1/1           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/TXCTRL_2                                                                                                                                                                    |
| +++TX_BD_NUM_0                                      |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/ethreg1/TX_BD_NUM_0                                                                                                                                                                 |
| ++maccontrol1                                       |           | 15/93         | 5/97          | 15/154        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/maccontrol1                                                                                                                                                                         |
| +++receivecontrol1                                  |           | 43/43         | 69/69         | 86/86         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/maccontrol1/receivecontrol1                                                                                                                                                         |
| +++transmitcontrol1                                 |           | 35/35         | 23/23         | 53/53         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/maccontrol1/transmitcontrol1                                                                                                                                                        |
| ++macstatus1                                        |           | 26/26         | 18/18         | 38/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/macstatus1                                                                                                                                                                          |
| ++miim1                                             |           | 22/42         | 36/74         | 21/69         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/miim1                                                                                                                                                                               |
| +++clkgen                                           |           | 7/7           | 8/8           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/miim1/clkgen                                                                                                                                                                        |
| +++outctrl                                          |           | 4/4           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/miim1/outctrl                                                                                                                                                                       |
| +++shftrg                                           |           | 9/9           | 25/25         | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/miim1/shftrg                                                                                                                                                                        |
| ++rxethmac1                                         |           | 25/87         | 40/103        | 18/165        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/rxethmac1                                                                                                                                                                           |
| +++crcrx                                            |           | 10/10         | 32/32         | 33/33         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/rxethmac1/crcrx                                                                                                                                                                     |
| +++rxaddrcheck1                                     |           | 24/24         | 4/4           | 43/43         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/rxethmac1/rxaddrcheck1                                                                                                                                                              |
| +++rxcounters1                                      |           | 19/19         | 21/21         | 54/54         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/rxethmac1/rxcounters1                                                                                                                                                               |
| +++rxstatem1                                        |           | 9/9           | 6/6           | 17/17         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/rxethmac1/rxstatem1                                                                                                                                                                 |
| ++txethmac1                                         |           | 31/114        | 20/116        | 40/248        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/txethmac1                                                                                                                                                                           |
| +++random1                                          |           | 8/8           | 20/20         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/txethmac1/random1                                                                                                                                                                   |
| +++txcounters1                                      |           | 39/39         | 32/32         | 120/120       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/txethmac1/txcounters1                                                                                                                                                               |
| +++txcrc                                            |           | 10/10         | 32/32         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/txethmac1/txcrc                                                                                                                                                                     |
| +++txstatem1                                        |           | 26/26         | 12/12         | 39/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/txethmac1/txstatem1                                                                                                                                                                 |
| ++wishbone                                          |           | 317/475       | 458/512       | 648/1177      | 1/385         | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone                                                                                                                                                                            |
| +++bd_ram                                           |           | 9/9           | 0/0           | 23/23         | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/bd_ram                                                                                                                                                                     |
| +++rx_fifo0                                         |           | 11/43         | 18/18         | 29/157        | 0/128         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo0                                                                                                                                                                   |
| ++++fifo0                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo0/fifo0                                                                                                                                                             |
| ++++fifo1                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo0/fifo1                                                                                                                                                             |
| ++++fifo2                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo0/fifo2                                                                                                                                                             |
| ++++fifo3                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo0/fifo3                                                                                                                                                             |
| +++rx_fifo1                                         |           | 15/47         | 18/18         | 27/155        | 0/128         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo1                                                                                                                                                                   |
| ++++fifo0                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo1/fifo0                                                                                                                                                             |
| ++++fifo1                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo1/fifo1                                                                                                                                                             |
| ++++fifo2                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo1/fifo2                                                                                                                                                             |
| ++++fifo3                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/rx_fifo1/fifo3                                                                                                                                                             |
| +++tx_fifo                                          |           | 27/59         | 18/18         | 66/194        | 0/128         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/tx_fifo                                                                                                                                                                    |
| ++++fifo0                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/tx_fifo/fifo0                                                                                                                                                              |
| ++++fifo1                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/tx_fifo/fifo1                                                                                                                                                              |
| ++++fifo2                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/tx_fifo/fifo2                                                                                                                                                              |
| ++++fifo3                                           |           | 8/8           | 0/0           | 32/32         | 32/32         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/ethmac0/wishbone/tx_fifo/fifo3                                                                                                                                                              |
| +gpio0                                              |           | 51/51         | 53/53         | 79/79         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/gpio0                                                                                                                                                                                       |
| +jtag_tap0                                          |           | 38/38         | 67/67         | 13/13         | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/jtag_tap0                                                                                                                                                                                   |
| +or1200_top0                                        |           | 0/3880        | 0/3631        | 0/8123        | 0/35          | 0/39      | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0                                                                                                                                                                                 |
| ++dwb_biu                                           |           | 20/20         | 46/46         | 21/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/dwb_biu                                                                                                                                                                         |
| ++iwb_biu                                           |           | 23/23         | 43/43         | 20/20         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/iwb_biu                                                                                                                                                                         |
| ++or1200_cpu                                        |           | 4/3433        | 0/3190        | 3/7440        | 0/35          | 0/0       | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu                                                                                                                                                                      |
| +++or1200_alu                                       |           | 157/157       | 0/0           | 320/320       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_alu                                                                                                                                                           |
| +++or1200_cfgr                                      |           | 6/6           | 0/0           | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_cfgr                                                                                                                                                          |
| +++or1200_ctrl                                      |           | 77/77         | 140/140       | 150/150       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_ctrl                                                                                                                                                          |
| +++or1200_except                                    |           | 162/162       | 233/233       | 322/322       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_except                                                                                                                                                        |
| +++or1200_fpu                                       |           | 39/1050       | 32/1169       | 62/2774       | 1/35          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu                                                                                                                                                           |
| ++++fpu_arith                                       |           | 111/763       | 150/965       | 241/2047      | 0/33          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith                                                                                                                                                 |
| +++++fpu_addsub                                     |           | 32/32         | 29/29         | 80/80         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_addsub                                                                                                                                      |
| +++++fpu_div                                        |           | 63/63         | 134/134       | 144/144       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_div                                                                                                                                         |
| +++++fpu_mul                                        |           | 76/76         | 104/104       | 175/175       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_mul                                                                                                                                         |
| +++++fpu_post_norm_div                              |           | 101/101       | 175/175       | 293/293       | 6/6           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_div                                                                                                                               |
| +++++fpu_post_norm_mul                              |           | 191/191       | 201/201       | 608/608       | 23/23         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_post_norm_mul                                                                                                                               |
| +++++fpu_postnorm_addsub                            |           | 75/75         | 75/75         | 225/225       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_postnorm_addsub                                                                                                                             |
| +++++fpu_pre_norm_div                               |           | 31/31         | 16/16         | 61/61         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_pre_norm_div                                                                                                                                |
| +++++fpu_pre_norm_mul                               |           | 7/7           | 10/10         | 23/23         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_pre_norm_mul                                                                                                                                |
| +++++fpu_prenorm_addsub                             |           | 76/76         | 71/71         | 197/197       | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_arith/fpu_prenorm_addsub                                                                                                                              |
| ++++fpu_fcmp                                        |           | 31/31         | 0/0           | 72/72         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_fcmp                                                                                                                                                  |
| ++++fpu_intfloat_conv                               |           | 65/217        | 102/172       | 119/593       | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv                                                                                                                                         |
| +++++u0                                             |           | 8/8           | 7/7           | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u0                                                                                                                                      |
| +++++u4                                             |           | 144/144       | 63/63         | 465/465       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_fpu/fpu_intfloat_conv/u4                                                                                                                                      |
| +++or1200_freeze                                    |           | 18/18         | 4/4           | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_freeze                                                                                                                                                        |
| +++or1200_genpc                                     |           | 90/90         | 31/31         | 202/202       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_genpc                                                                                                                                                         |
| +++or1200_if                                        |           | 58/58         | 67/67         | 93/93         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_if                                                                                                                                                            |
| +++or1200_lsu                                       |           | 21/71         | 8/8           | 45/101        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_lsu                                                                                                                                                           |
| ++++or1200_mem2reg                                  |           | 24/24         | 0/0           | 27/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_lsu/or1200_mem2reg                                                                                                                                            |
| ++++or1200_reg2mem                                  |           | 26/26         | 0/0           | 29/29         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_lsu/or1200_reg2mem                                                                                                                                            |
| +++or1200_mult_mac                                  |           | 226/261       | 212/340       | 591/591       | 0/0           | 0/0       | 0/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_mult_mac                                                                                                                                                      |
| ++++or1200_gmultp2_32x32                            |           | 35/35         | 128/128       | 0/0           | 0/0           | 0/0       | 4/4     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_mult_mac/or1200_gmultp2_32x32                                                                                                                                 |
| +++or1200_operandmuxes                              |           | 66/66         | 108/108       | 66/66         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_operandmuxes                                                                                                                                                  |
| +++or1200_rf                                        |           | 16/939        | 7/1041        | 22/1735       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_rf                                                                                                                                                            |
| ++++rf_a                                            |           | 465/465       | 5/5           | 1393/1393     | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_rf/rf_a                                                                                                                                                       |
| ++++rf_b                                            |           | 458/458       | 1029/1029     | 320/320       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_rf/rf_b                                                                                                                                                       |
| +++or1200_sprs                                      |           | 217/217       | 16/16         | 475/475       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_sprs                                                                                                                                                          |
| +++or1200_wbmux                                     |           | 257/257       | 33/33         | 569/569       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_cpu/or1200_wbmux                                                                                                                                                         |
| ++or1200_dc_top                                     |           | 65/113        | 0/45          | 67/172        | 0/0           | 0/18      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dc_top                                                                                                                                                                   |
| +++or1200_dc_fsm                                    |           | 48/48         | 45/45         | 105/105       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dc_top/or1200_dc_fsm                                                                                                                                                     |
| +++or1200_dc_ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dc_top/or1200_dc_ram                                                                                                                                                     |
| ++++dc_ram                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 16/16     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dc_top/or1200_dc_ram/dc_ram                                                                                                                                              |
| +++or1200_dc_tag                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dc_top/or1200_dc_tag                                                                                                                                                     |
| ++++dc_tag0                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dc_top/or1200_dc_tag/dc_tag0                                                                                                                                             |
| ++or1200_dmmu_top                                   |           | 17/27         | 1/1           | 19/34         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dmmu_top                                                                                                                                                                 |
| +++or1200_dmmu_tlb                                  |           | 10/10         | 0/0           | 15/15         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dmmu_top/or1200_dmmu_tlb                                                                                                                                                 |
| ++++dtlb_ram                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dmmu_top/or1200_dmmu_tlb/dtlb_ram                                                                                                                                        |
| ++++dtlb_tr_ram                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_dmmu_top/or1200_dmmu_tlb/dtlb_tr_ram                                                                                                                                     |
| ++or1200_du                                         |           | 37/37         | 66/66         | 39/39         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_du                                                                                                                                                                       |
| ++or1200_ic_top                                     |           | 60/93         | 0/39          | 90/158        | 0/0           | 0/17      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_ic_top                                                                                                                                                                   |
| +++or1200_ic_fsm                                    |           | 33/33         | 39/39         | 68/68         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_ic_top/or1200_ic_fsm                                                                                                                                                     |
| +++or1200_ic_ram                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/16      | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_ic_top/or1200_ic_ram                                                                                                                                                     |
| ++++ic_ram0                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 16/16     | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_ic_top/or1200_ic_ram/ic_ram0                                                                                                                                             |
| +++or1200_ic_tag                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_ic_top/or1200_ic_tag                                                                                                                                                     |
| ++++ic_tag0                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_ic_top/or1200_ic_tag/ic_tag0                                                                                                                                             |
| ++or1200_immu_top                                   |           | 71/84         | 77/77         | 107/124       | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_immu_top                                                                                                                                                                 |
| +++or1200_immu_tlb                                  |           | 13/13         | 0/0           | 17/17         | 0/0           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_immu_top/or1200_immu_tlb                                                                                                                                                 |
| ++++itlb_mr_ram                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_immu_top/or1200_immu_tlb/itlb_mr_ram                                                                                                                                     |
| ++++itlb_tr_ram                                     |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_immu_top/or1200_immu_tlb/itlb_tr_ram                                                                                                                                     |
| ++or1200_pic                                        |           | 20/20         | 60/60         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_pic                                                                                                                                                                      |
| ++or1200_tt                                         |           | 30/30         | 64/64         | 81/81         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/or1200_top0/or1200_tt                                                                                                                                                                       |
| +rom0                                               |           | 9/9           | 33/33         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/rom0                                                                                                                                                                                        |
| +spi0                                               |           | 32/45         | 57/67         | 71/97         | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/spi0                                                                                                                                                                                        |
| ++rfifo                                             |           | 7/7           | 5/5           | 13/13         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/spi0/rfifo                                                                                                                                                                                  |
| ++wfifo                                             |           | 6/6           | 5/5           | 13/13         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/spi0/wfifo                                                                                                                                                                                  |
| +uart16550_0                                        |           | 0/162         | 0/283         | 0/360         | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0                                                                                                                                                                                 |
| ++regs                                              |           | 55/148        | 107/259       | 116/358       | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0/regs                                                                                                                                                                            |
| +++i_uart_sync_flops                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0/regs/i_uart_sync_flops                                                                                                                                                          |
| +++receiver                                         |           | 29/69         | 54/116        | 79/191        | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0/regs/receiver                                                                                                                                                                   |
| ++++fifo_rx                                         |           | 38/40         | 62/62         | 104/112       | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0/regs/receiver/fifo_rx                                                                                                                                                           |
| +++++rfifo                                          |           | 2/2           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0/regs/receiver/fifo_rx/rfifo                                                                                                                                                     |
| +++transmitter                                      |           | 17/23         | 22/35         | 33/51         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0/regs/transmitter                                                                                                                                                                |
| ++++fifo_tx                                         |           | 4/6           | 13/13         | 10/18         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0/regs/transmitter/fifo_tx                                                                                                                                                        |
| +++++tfifo                                          |           | 2/2           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0/regs/transmitter/fifo_tx/tfifo                                                                                                                                                  |
| ++wb_interface                                      |           | 14/14         | 24/24         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/uart16550_0/wb_interface                                                                                                                                                                    |
| +xilinx_ddr2_0                                      |           | 63/359        | 7/398         | 87/616        | 0/2           | 0/4       | 0/0     | 0/2   | 0/0   | 0/0   | 0/0   | 0/1       | orpsoc_top/xilinx_ddr2_0                                                                                                                                                                               |
| ++xilinx_ddr2_if0                                   |           | 52/296        | 30/391        | 86/529        | 1/2           | 0/4       | 0/0     | 0/2   | 0/0   | 0/0   | 0/0   | 0/1       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0                                                                                                                                                               |
| +++cache_addr[0].cache_addr_reg_inst                |           | 11/11         | 23/23         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_addr[0].cache_addr_reg_inst                                                                                                                             |
| +++cache_addr[1].cache_addr_reg_inst                |           | 9/9           | 23/23         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_addr[1].cache_addr_reg_inst                                                                                                                             |
| +++cache_addr[2].cache_addr_reg_inst                |           | 9/9           | 23/23         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_addr[2].cache_addr_reg_inst                                                                                                                             |
| +++cache_addr[3].cache_addr_reg_inst                |           | 9/9           | 23/23         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_addr[3].cache_addr_reg_inst                                                                                                                             |
| +++cache_mem0                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0                                                                                                                                                    |
| ++++BU2                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2                                                                                                                                                |
| +++++U0                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0                                                                                                                                             |
| ++++++blk_mem_generator                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator                                                                                                                           |
| +++++++valid.cstr                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr                                                                                                                |
| ++++++++ramloop[0].ram.r                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r                                                                                               |
| +++++++++s6_noinit.ram                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                                                                                 |
| ++++++++ramloop[2].ram.r                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r                                                                                               |
| +++++++++s6_noinit.ram                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/s6_noinit.ram                                                                                 |
| ++++++++ramloop[4].ram.r                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r                                                                                               |
| +++++++++s6_noinit.ram                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram                                                                                 |
| ++++++++ramloop[6].ram.r                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r                                                                                               |
| +++++++++s6_noinit.ram                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/cache_mem0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[6].ram.r/s6_noinit.ram                                                                                 |
| +++ddr2_mig                                         |           | 0/188         | 0/237         | 0/378         | 0/1           | 0/0       | 0/0     | 0/2   | 0/0   | 0/0   | 0/0   | 0/1       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig                                                                                                                                                      |
| ++++memc3_infrastructure_inst                       |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 2/2   | 0/0   | 0/0   | 0/0   | 1/1       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_infrastructure_inst                                                                                                                            |
| ++++memc3_wrapper_inst                              |           | 0/187         | 0/236         | 0/378         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst                                                                                                                                   |
| +++++mcb_ui_top_inst                                |           | 0/187         | 0/236         | 0/378         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst                                                                                                                   |
| ++++++mcb_raw_wrapper_inst                          |           | 25/187        | 1/236         | 32/378        | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst                                                                                              |
| +++++++gen_term_calib.mcb_soft_calibration_top_inst |           | 1/162         | 0/235         | 1/346         | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst                                                 |
| ++++++++mcb_soft_calibration_inst                   |           | 126/161       | 161/235       | 299/345       | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst                       |
| +++++++++iodrp_controller                           |           | 18/18         | 42/42         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller      |
| +++++++++iodrp_mcb_controller                       |           | 17/17         | 32/32         | 27/27         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/ddr2_mig/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller  |
| +++xilinx_ddr2_wb_if_cache_control0                 |           | 18/18         | 32/32         | 30/30         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | orpsoc_top/xilinx_ddr2_0/xilinx_ddr2_if0/xilinx_ddr2_wb_if_cache_control0                                                                                                                              |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
