vhdl work "writeByte.vhd"
vhdl work "tempRead.vhd"
vhdl work "readByte.vhd"
vhdl work "modul.vhd"
verilog work "sequenceTestSchema.vf"
vhdl work "Memory.vhd"
vhdl work "controler.vhd"
verilog work "seq_controler.vf"
