vendor_name = ModelSim
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/VGA/FFD/FFD.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/VGA/DIVFREQ2/DIVFREQ2.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/VGA/DIVFREQ2/DIVFREQ2.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Eduardo/Desktop/Logica_Progra/VGA/DIVFREQ2/db/DIVFREQ2.cbx.xml
design_name = hard_block
design_name = DIVFREQ2
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, DIVFREQ2, 1
instance = comp, \F~output\, F~output, DIVFREQ2, 1
instance = comp, \clk~input\, clk~input, DIVFREQ2, 1
instance = comp, \I0|q~0\, I0|q~0, DIVFREQ2, 1
instance = comp, \reset~input\, reset~input, DIVFREQ2, 1
instance = comp, \I0|q\, I0|q, DIVFREQ2, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, DIVFREQ2, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, DIVFREQ2, 1
