/* SPDX-License-Identifier: (GPL-2.0 OR MIT) */
/*
 * Synaptics MYNA2 clock tree IDs
 *
 * Copyright (C) 2023 Synaptics Incorporated
 *
 * Author: Benson Gui <begu@synaptics.com>
 */

/* common clks */
#define CLK_CPUFASTREF		0
#define CLK_MEMFASTREF		1
#define CLK_CFG			2
#define CLK_ATB			3
#define CLK_APBCORE		4
#define CLK_USB2TEST480MG0	5
#define CLK_USB2TEST480MG1	6
#define CLK_USB2TEST480MG2	7
#define CLK_USB2TEST100MG0	8
#define CLK_USB2TEST100MG1	9
#define CLK_USB2TEST100MG2	10
#define CLK_USB2TEST100MG3	11
#define CLK_USB2TEST100MG4	12
#define CLK_PERIFTEST125MG0	13
#define CLK_PERIFTEST250MG0	14
#define CLK_PERIFTEST500MG0	15
#define CLK_PERIFTEST200MG0	16
#define CLK_PERIFTEST200MG1	17
#define CLK_EMMC		18
#define CLK_SD0			19
#define CLK_GETHRGMII		20
#define CLK_USB2TEST		21
#define CLK_USB3CORE		22
#define CLK_NFCECC		23
#define CLK_NFCCORE		24
#define CLK_GPU			25
#define CLK_SYS			26
#define CLK_AIOSYS		27
#define CLK_PERIFSYS		28
#define CLK_AVIO		29
#define CLK_AVSYS		30
#define CLK_LCDC1SCAN		31
#define CLK_LCDC2SCAN		32


/* gate clks */
#define CLK_USB0CORE		0
#define CLK_SDIOSYS		1
#define CLK_EMMCSYS		2
#define CLK_PBRIDGECORE		3
#define CLK_GPUAXI		4
#define CLK_GETHRGMIISYS	5
#define CLK_NFCSYS		6
