timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_S_45039047_X1_Y1_1679678943_1679678944 PMOS_S_45039047_X1_Y1_1679678943_1679678944_0 -1 0 516 0 1 1512
use PMOS_S_45039047_X1_Y1_1679678943_1679678944 PMOS_S_45039047_X1_Y1_1679678943_1679678944_1 1 0 516 0 1 1512
use NMOS_S_42092372_X1_Y1_1679678942_1679678944 NMOS_S_42092372_X1_Y1_1679678942_1679678944_0 -1 0 516 0 -1 1512
use NMOS_S_42092372_X1_Y1_1679678942_1679678944 NMOS_S_42092372_X1_Y1_1679678942_1679678944_1 1 0 516 0 -1 1512
node "m1_312_1400#" 1 127.926 312 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "m1_656_560#" 5 813.542 656 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 107072 3936 0 0 0 0 0 0 0 0
node "li_405_571#" 556 1114.54 405 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 97500 4200 42112 2176 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_312_1400#" "li_405_571#" 24.7611
cap "m1_312_1400#" "m1_656_560#" 18.2537
cap "m1_656_560#" "li_405_571#" 143.945
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_230_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" 7.58489
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/w_0_0#" 37.5282
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#" 372.474
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/w_0_0#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#" 25.6876
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" 328.11
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/w_0_0#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" 3.08459
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" 118.405
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_230_315#" 22.1983
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_230_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#" 39.1573
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#" 7.3405
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#" 198.338
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/w_0_0#" 61.0423
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/w_0_0#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" 515.88
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/w_0_0#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#" 984.813
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_230_315#" 15.3753
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_230_315#" 1.89461
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_230_315#" 16.6599
cap "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/w_0_0#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_230_315#" 112.023
cap "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" 1.88825
merge "NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_230_315#" "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_200_252#" -3009.03 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -15232 -992 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_200_252#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_230_315#"
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_230_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#"
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_200_252#" "li_405_571#"
merge "NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_147_315#" "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_147_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/VSUBS"
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/VSUBS" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/VSUBS"
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/VSUBS" "VSUBS"
merge "NMOS_S_42092372_X1_Y1_1679678942_1679678944_0/a_230_315#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_230_315#" -267.046 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/a_230_315#" "m1_312_1400#"
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/w_0_0#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_0/w_0_0#" -1011.64 0 0 0 0 0 -3024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "NMOS_S_42092372_X1_Y1_1679678942_1679678944_1/a_200_252#" "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" -1252.45 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_45039047_X1_Y1_1679678943_1679678944_1/a_200_252#" "m1_656_560#"
