<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/r200.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - r200.c<span style="font-size: 80%;"> (source / <a href="r200.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">280</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      30 </span>            : #include &quot;radeon_reg.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      33 </span>            : 
<span class="lineNum">      34 </span>            : #include &quot;r100d.h&quot;
<span class="lineNum">      35 </span>            : #include &quot;r200_reg_safe.h&quot;
<span class="lineNum">      36 </span>            : 
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;r100_track.h&quot;</a>
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span><span class="lineNoCov">          0 : static int r200_get_vtx_size_0(uint32_t vtx_fmt_0)</span>
<span class="lineNum">      40 </span>            : {
<span class="lineNum">      41 </span>            :         int vtx_size, i;
<span class="lineNum">      42 </span>            :         vtx_size = 2;
<span class="lineNum">      43 </span>            : 
<span class="lineNum">      44 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_Z0)</span>
<span class="lineNum">      45 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">      46 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_W0)</span>
<span class="lineNum">      47 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">      48 </span>            :         /* blend weight */
<span class="lineNum">      49 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; (0x7 &lt;&lt; R200_VTX_WEIGHT_COUNT_SHIFT))</span>
<span class="lineNum">      50 </span><span class="lineNoCov">          0 :                 vtx_size += (vtx_fmt_0 &gt;&gt; R200_VTX_WEIGHT_COUNT_SHIFT) &amp; 0x7;</span>
<span class="lineNum">      51 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_PV_MATRIX_SEL)</span>
<span class="lineNum">      52 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">      53 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_N0)</span>
<span class="lineNum">      54 </span><span class="lineNoCov">          0 :                 vtx_size += 3;</span>
<span class="lineNum">      55 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_POINT_SIZE)</span>
<span class="lineNum">      56 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">      57 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_DISCRETE_FOG)</span>
<span class="lineNum">      58 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">      59 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_SHININESS_0)</span>
<span class="lineNum">      60 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">      61 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_SHININESS_1)</span>
<span class="lineNum">      62 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">      63 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 8; i++) {</span>
<span class="lineNum">      64 </span><span class="lineNoCov">          0 :                 int color_size = (vtx_fmt_0 &gt;&gt; (11 + 2*i)) &amp; 0x3;</span>
<span class="lineNum">      65 </span><span class="lineNoCov">          0 :                 switch (color_size) {</span>
<span class="lineNum">      66 </span>            :                 case 0: break;
<span class="lineNum">      67 </span><span class="lineNoCov">          0 :                 case 1: vtx_size++; break;</span>
<span class="lineNum">      68 </span><span class="lineNoCov">          0 :                 case 2: vtx_size += 3; break;</span>
<span class="lineNum">      69 </span><span class="lineNoCov">          0 :                 case 3: vtx_size += 4; break;</span>
<span class="lineNum">      70 </span>            :                 }
<span class="lineNum">      71 </span>            :         }
<span class="lineNum">      72 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_XY1)</span>
<span class="lineNum">      73 </span><span class="lineNoCov">          0 :                 vtx_size += 2;</span>
<span class="lineNum">      74 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_Z1)</span>
<span class="lineNum">      75 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">      76 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_W1)</span>
<span class="lineNum">      77 </span><span class="lineNoCov">          0 :                 vtx_size++;</span>
<span class="lineNum">      78 </span><span class="lineNoCov">          0 :         if (vtx_fmt_0 &amp; R200_VTX_N1)</span>
<span class="lineNum">      79 </span><span class="lineNoCov">          0 :                 vtx_size += 3;</span>
<span class="lineNum">      80 </span><span class="lineNoCov">          0 :         return vtx_size;</span>
<a name="81"><span class="lineNum">      81 </span>            : }</a>
<span class="lineNum">      82 </span>            : 
<span class="lineNum">      83 </span><span class="lineNoCov">          0 : struct radeon_fence *r200_copy_dma(struct radeon_device *rdev,</span>
<span class="lineNum">      84 </span>            :                                    uint64_t src_offset,
<span class="lineNum">      85 </span>            :                                    uint64_t dst_offset,
<span class="lineNum">      86 </span>            :                                    unsigned num_gpu_pages,
<span class="lineNum">      87 </span>            :                                    struct reservation_object *resv)
<span class="lineNum">      88 </span>            : {
<span class="lineNum">      89 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">      90 </span><span class="lineNoCov">          0 :         struct radeon_fence *fence;</span>
<span class="lineNum">      91 </span>            :         uint32_t size;
<span class="lineNum">      92 </span>            :         uint32_t cur_size;
<span class="lineNum">      93 </span>            :         int i, num_loops;
<span class="lineNum">      94 </span>            :         int r = 0;
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            :         /* radeon pitch is /64 */
<span class="lineNum">      97 </span><span class="lineNoCov">          0 :         size = num_gpu_pages &lt;&lt; RADEON_GPU_PAGE_SHIFT;</span>
<span class="lineNum">      98 </span><span class="lineNoCov">          0 :         num_loops = DIV_ROUND_UP(size, 0x1FFFFF);</span>
<span class="lineNum">      99 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, num_loops * 4 + 64);</span>
<span class="lineNum">     100 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     101 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: moving bo (%d).\n&quot;, r);</span>
<span class="lineNum">     102 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">     103 </span>            :         }
<span class="lineNum">     104 </span>            :         /* Must wait for 2D idle &amp; clean before DMA or hangs might happen */
<span class="lineNum">     105 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_WAIT_UNTIL, 0));</span>
<span class="lineNum">     106 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (1 &lt;&lt; 16));</span>
<span class="lineNum">     107 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_loops; i++) {</span>
<span class="lineNum">     108 </span>            :                 cur_size = size;
<span class="lineNum">     109 </span><span class="lineNoCov">          0 :                 if (cur_size &gt; 0x1FFFFF) {</span>
<span class="lineNum">     110 </span>            :                         cur_size = 0x1FFFFF;
<span class="lineNum">     111 </span>            :                 }
<span class="lineNum">     112 </span><span class="lineNoCov">          0 :                 size -= cur_size;</span>
<span class="lineNum">     113 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET0(0x720, 2));</span>
<span class="lineNum">     114 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, src_offset);</span>
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, dst_offset);</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, cur_size | (1 &lt;&lt; 31) | (1 &lt;&lt; 30));</span>
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :                 src_offset += cur_size;</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :                 dst_offset += cur_size;</span>
<span class="lineNum">     119 </span>            :         }
<span class="lineNum">     120 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET0(RADEON_WAIT_UNTIL, 0));</span>
<span class="lineNum">     121 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, RADEON_WAIT_DMA_GUI_IDLE);</span>
<span class="lineNum">     122 </span><span class="lineNoCov">          0 :         r = radeon_fence_emit(rdev, &amp;fence, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">     123 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">     124 </span><span class="lineNoCov">          0 :                 radeon_ring_unlock_undo(rdev, ring);</span>
<span class="lineNum">     125 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">     126 </span>            :         }
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         return fence;</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 : }</span>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span><span class="lineNoCov">          0 : static int r200_get_vtx_size_1(uint32_t vtx_fmt_1)</span>
<span class="lineNum">     133 </span>            : {
<span class="lineNum">     134 </span>            :         int vtx_size, i, tex_size;
<span class="lineNum">     135 </span>            :         vtx_size = 0;
<span class="lineNum">     136 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 6; i++) {</span>
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :                 tex_size = (vtx_fmt_1 &gt;&gt; (i * 3)) &amp; 0x7;</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :                 if (tex_size &gt; 4)</span>
<span class="lineNum">     139 </span>            :                         continue;
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :                 vtx_size += tex_size;</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     142 </span><span class="lineNoCov">          0 :         return vtx_size;</span>
<a name="143"><span class="lineNum">     143 </span>            : }</a>
<span class="lineNum">     144 </span>            : 
<span class="lineNum">     145 </span><span class="lineNoCov">          0 : int r200_packet0_check(struct radeon_cs_parser *p,</span>
<span class="lineNum">     146 </span>            :                        struct radeon_cs_packet *pkt,
<span class="lineNum">     147 </span>            :                        unsigned idx, unsigned reg)
<span class="lineNum">     148 </span>            : {
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         struct radeon_bo_list *reloc;</span>
<span class="lineNum">     150 </span>            :         struct r100_cs_track *track;
<span class="lineNum">     151 </span>            :         volatile uint32_t *ib;
<span class="lineNum">     152 </span>            :         uint32_t tmp;
<span class="lineNum">     153 </span>            :         int r;
<span class="lineNum">     154 </span>            :         int i;
<span class="lineNum">     155 </span>            :         int face;
<span class="lineNum">     156 </span>            :         u32 tile_flags = 0;
<span class="lineNum">     157 </span>            :         u32 idx_value;
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span><span class="lineNoCov">          0 :         ib = p-&gt;ib.ptr;</span>
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         track = (struct r100_cs_track *)p-&gt;track;</span>
<span class="lineNum">     161 </span><span class="lineNoCov">          0 :         idx_value = radeon_get_ib_value(p, idx);</span>
<span class="lineNum">     162 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">     163 </span>            :         case RADEON_CRTC_GUI_TRIG_VLINE:
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                 r = r100_cs_packet_parse_vline(p);</span>
<span class="lineNum">     165 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     167 </span>            :                                   idx, reg);
<span class="lineNum">     168 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     170 </span>            :                 }
<span class="lineNum">     171 </span>            :                 break;
<span class="lineNum">     172 </span>            :                 /* FIXME: only allow PACKET3 blit? easier to check for out of
<span class="lineNum">     173 </span>            :                  * range access */
<span class="lineNum">     174 </span>            :         case RADEON_DST_PITCH_OFFSET:
<span class="lineNum">     175 </span>            :         case RADEON_SRC_PITCH_OFFSET:
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 r = r100_reloc_pitch_offset(p, pkt, idx, reg);</span>
<span class="lineNum">     177 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">     178 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     179 </span>            :                 break;
<span class="lineNum">     180 </span>            :         case RADEON_RB3D_DEPTHOFFSET:
<span class="lineNum">     181 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     182 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     183 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     184 </span>            :                                   idx, reg);
<span class="lineNum">     185 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     186 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     187 </span>            :                 }
<span class="lineNum">     188 </span><span class="lineNoCov">          0 :                 track-&gt;zb.robj = reloc-&gt;robj;</span>
<span class="lineNum">     189 </span><span class="lineNoCov">          0 :                 track-&gt;zb.offset = idx_value;</span>
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     193 </span>            :         case RADEON_RB3D_COLOROFFSET:
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     196 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     197 </span>            :                                   idx, reg);
<span class="lineNum">     198 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     200 </span>            :                 }
<span class="lineNum">     201 </span><span class="lineNoCov">          0 :                 track-&gt;cb[0].robj = reloc-&gt;robj;</span>
<span class="lineNum">     202 </span><span class="lineNoCov">          0 :                 track-&gt;cb[0].offset = idx_value;</span>
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     206 </span>            :         case R200_PP_TXOFFSET_0:
<span class="lineNum">     207 </span>            :         case R200_PP_TXOFFSET_1:
<span class="lineNum">     208 </span>            :         case R200_PP_TXOFFSET_2:
<span class="lineNum">     209 </span>            :         case R200_PP_TXOFFSET_3:
<span class="lineNum">     210 </span>            :         case R200_PP_TXOFFSET_4:
<span class="lineNum">     211 </span>            :         case R200_PP_TXOFFSET_5:
<span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 i = (reg - R200_PP_TXOFFSET_0) / 24;</span>
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     215 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     216 </span>            :                                   idx, reg);
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     219 </span>            :                 }
<span class="lineNum">     220 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">     221 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :                                 tile_flags |= R200_TXO_MACRO_TILE;</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">     224 </span><span class="lineNoCov">          0 :                                 tile_flags |= R200_TXO_MICRO_TILE;</span>
<span class="lineNum">     225 </span>            : 
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                         tmp = idx_value &amp; ~(0x7 &lt;&lt; 2);</span>
<span class="lineNum">     227 </span><span class="lineNoCov">          0 :                         tmp |= tile_flags;</span>
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :                         ib[idx] = tmp + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">     230 </span><span class="lineNoCov">          0 :                         ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].robj = reloc-&gt;robj;</span>
<span class="lineNum">     232 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     234 </span>            :         case R200_PP_CUBIC_OFFSET_F1_0:
<span class="lineNum">     235 </span>            :         case R200_PP_CUBIC_OFFSET_F2_0:
<span class="lineNum">     236 </span>            :         case R200_PP_CUBIC_OFFSET_F3_0:
<span class="lineNum">     237 </span>            :         case R200_PP_CUBIC_OFFSET_F4_0:
<span class="lineNum">     238 </span>            :         case R200_PP_CUBIC_OFFSET_F5_0:
<span class="lineNum">     239 </span>            :         case R200_PP_CUBIC_OFFSET_F1_1:
<span class="lineNum">     240 </span>            :         case R200_PP_CUBIC_OFFSET_F2_1:
<span class="lineNum">     241 </span>            :         case R200_PP_CUBIC_OFFSET_F3_1:
<span class="lineNum">     242 </span>            :         case R200_PP_CUBIC_OFFSET_F4_1:
<span class="lineNum">     243 </span>            :         case R200_PP_CUBIC_OFFSET_F5_1:
<span class="lineNum">     244 </span>            :         case R200_PP_CUBIC_OFFSET_F1_2:
<span class="lineNum">     245 </span>            :         case R200_PP_CUBIC_OFFSET_F2_2:
<span class="lineNum">     246 </span>            :         case R200_PP_CUBIC_OFFSET_F3_2:
<span class="lineNum">     247 </span>            :         case R200_PP_CUBIC_OFFSET_F4_2:
<span class="lineNum">     248 </span>            :         case R200_PP_CUBIC_OFFSET_F5_2:
<span class="lineNum">     249 </span>            :         case R200_PP_CUBIC_OFFSET_F1_3:
<span class="lineNum">     250 </span>            :         case R200_PP_CUBIC_OFFSET_F2_3:
<span class="lineNum">     251 </span>            :         case R200_PP_CUBIC_OFFSET_F3_3:
<span class="lineNum">     252 </span>            :         case R200_PP_CUBIC_OFFSET_F4_3:
<span class="lineNum">     253 </span>            :         case R200_PP_CUBIC_OFFSET_F5_3:
<span class="lineNum">     254 </span>            :         case R200_PP_CUBIC_OFFSET_F1_4:
<span class="lineNum">     255 </span>            :         case R200_PP_CUBIC_OFFSET_F2_4:
<span class="lineNum">     256 </span>            :         case R200_PP_CUBIC_OFFSET_F3_4:
<span class="lineNum">     257 </span>            :         case R200_PP_CUBIC_OFFSET_F4_4:
<span class="lineNum">     258 </span>            :         case R200_PP_CUBIC_OFFSET_F5_4:
<span class="lineNum">     259 </span>            :         case R200_PP_CUBIC_OFFSET_F1_5:
<span class="lineNum">     260 </span>            :         case R200_PP_CUBIC_OFFSET_F2_5:
<span class="lineNum">     261 </span>            :         case R200_PP_CUBIC_OFFSET_F3_5:
<span class="lineNum">     262 </span>            :         case R200_PP_CUBIC_OFFSET_F4_5:
<span class="lineNum">     263 </span>            :         case R200_PP_CUBIC_OFFSET_F5_5:
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                 i = (reg - R200_PP_TXOFFSET_0) / 24;</span>
<span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 face = (reg - ((i * 24) + R200_PP_TXOFFSET_0)) / 4;</span>
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     268 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     269 </span>            :                                   idx, reg);
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     271 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     272 </span>            :                 }
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].cube_info[face - 1].offset = idx_value;</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     275 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].cube_info[face - 1].robj = reloc-&gt;robj;</span>
<span class="lineNum">     276 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     278 </span>            :         case RADEON_RE_WIDTH_HEIGHT:
<span class="lineNum">     279 </span><span class="lineNoCov">          0 :                 track-&gt;maxy = ((idx_value &gt;&gt; 16) &amp; 0x7FF);</span>
<span class="lineNum">     280 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     283 </span>            :         case RADEON_RB3D_COLORPITCH:
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     285 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     286 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     287 </span>            :                                   idx, reg);
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     290 </span>            :                 }
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :                 if (!(p-&gt;cs_flags &amp; RADEON_CS_KEEP_TILING_FLAGS)) {</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MACRO)</span>
<span class="lineNum">     294 </span><span class="lineNoCov">          0 :                                 tile_flags |= RADEON_COLOR_TILE_ENABLE;</span>
<span class="lineNum">     295 </span><span class="lineNoCov">          0 :                         if (reloc-&gt;tiling_flags &amp; RADEON_TILING_MICRO)</span>
<span class="lineNum">     296 </span><span class="lineNoCov">          0 :                                 tile_flags |= RADEON_COLOR_MICROTILE_ENABLE;</span>
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :                         tmp = idx_value &amp; ~(0x7 &lt;&lt; 16);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :                         tmp |= tile_flags;</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :                         ib[idx] = tmp;</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :                 } else</span>
<span class="lineNum">     302 </span><span class="lineNoCov">          0 :                         ib[idx] = idx_value;</span>
<span class="lineNum">     303 </span>            : 
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :                 track-&gt;cb[0].pitch = idx_value &amp; RADEON_COLORPITCH_MASK;</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">     306 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     307 </span>            :         case RADEON_RB3D_DEPTHPITCH:
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :                 track-&gt;zb.pitch = idx_value &amp; RADEON_DEPTHPITCH_MASK;</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     311 </span>            :         case RADEON_RB3D_CNTL:
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :                 switch ((idx_value &gt;&gt; RADEON_RB3D_COLOR_FORMAT_SHIFT) &amp; 0x1f) {</span>
<span class="lineNum">     313 </span>            :                 case 7:
<span class="lineNum">     314 </span>            :                 case 8:
<span class="lineNum">     315 </span>            :                 case 9:
<span class="lineNum">     316 </span>            :                 case 11:
<span class="lineNum">     317 </span>            :                 case 12:
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                         track-&gt;cb[0].cpp = 1;</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     320 </span>            :                 case 3:
<span class="lineNum">     321 </span>            :                 case 4:
<span class="lineNum">     322 </span>            :                 case 15:
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                         track-&gt;cb[0].cpp = 2;</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     325 </span>            :                 case 6:
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                         track-&gt;cb[0].cpp = 4;</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     328 </span>            :                 default:
<span class="lineNum">     329 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Invalid color buffer format (%d) !\n&quot;,</span>
<span class="lineNum">     330 </span>            :                                   ((idx_value &gt;&gt; RADEON_RB3D_COLOR_FORMAT_SHIFT) &amp; 0x1f));
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     332 </span>            :                 }
<span class="lineNum">     333 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; RADEON_DEPTHXY_OFFSET_ENABLE) {</span>
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No support for depth xy offset in kms\n&quot;);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">     336 </span>            :                 }
<span class="lineNum">     337 </span>            : 
<span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 track-&gt;z_enabled = !!(idx_value &amp; RADEON_Z_ENABLE);</span>
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 track-&gt;cb_dirty = true;</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     342 </span>            :         case RADEON_RB3D_ZSTENCILCNTL:
<span class="lineNum">     343 </span><span class="lineNoCov">          0 :                 switch (idx_value &amp; 0xf) {</span>
<span class="lineNum">     344 </span>            :                 case 0:
<span class="lineNum">     345 </span><span class="lineNoCov">          0 :                         track-&gt;zb.cpp = 2;</span>
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     347 </span>            :                 case 2:
<span class="lineNum">     348 </span>            :                 case 3:
<span class="lineNum">     349 </span>            :                 case 4:
<span class="lineNum">     350 </span>            :                 case 5:
<span class="lineNum">     351 </span>            :                 case 9:
<span class="lineNum">     352 </span>            :                 case 11:
<span class="lineNum">     353 </span><span class="lineNoCov">          0 :                         track-&gt;zb.cpp = 4;</span>
<span class="lineNum">     354 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     355 </span>            :                 default:
<span class="lineNum">     356 </span>            :                         break;
<span class="lineNum">     357 </span>            :                 }
<span class="lineNum">     358 </span><span class="lineNoCov">          0 :                 track-&gt;zb_dirty = true;</span>
<span class="lineNum">     359 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     360 </span>            :         case RADEON_RB3D_ZPASS_ADDR:
<span class="lineNum">     361 </span><span class="lineNoCov">          0 :                 r = radeon_cs_packet_next_reloc(p, &amp;reloc, 0);</span>
<span class="lineNum">     362 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;No reloc for ib[%d]=0x%04X\n&quot;,</span>
<span class="lineNum">     364 </span>            :                                   idx, reg);
<span class="lineNum">     365 </span><span class="lineNoCov">          0 :                         radeon_cs_dump_packet(p, pkt);</span>
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">     367 </span>            :                 }
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 ib[idx] = idx_value + ((u32)reloc-&gt;gpu_offset);</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     370 </span>            :         case RADEON_PP_CNTL:
<span class="lineNum">     371 </span>            :                 {
<span class="lineNum">     372 </span><span class="lineNoCov">          0 :                         uint32_t temp = idx_value &gt;&gt; 4;</span>
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                         for (i = 0; i &lt; track-&gt;num_texture; i++)</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                                 track-&gt;textures[i].enabled = !!(temp &amp; (1 &lt;&lt; i));</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                         track-&gt;tex_dirty = true;</span>
<span class="lineNum">     376 </span>            :                 }
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     378 </span>            :         case RADEON_SE_VF_CNTL:
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 track-&gt;vap_vf_cntl = idx_value;</span>
<span class="lineNum">     380 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     381 </span>            :         case 0x210c:
<span class="lineNum">     382 </span>            :                 /* VAP_VF_MAX_VTX_INDX */
<span class="lineNum">     383 </span><span class="lineNoCov">          0 :                 track-&gt;max_indx = idx_value &amp; 0x00FFFFFFUL;</span>
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     385 </span>            :         case R200_SE_VTX_FMT_0:
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :                 track-&gt;vtx_size = r200_get_vtx_size_0(idx_value);</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     388 </span>            :         case R200_SE_VTX_FMT_1:
<span class="lineNum">     389 </span><span class="lineNoCov">          0 :                 track-&gt;vtx_size += r200_get_vtx_size_1(idx_value);</span>
<span class="lineNum">     390 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     391 </span>            :         case R200_PP_TXSIZE_0:
<span class="lineNum">     392 </span>            :         case R200_PP_TXSIZE_1:
<span class="lineNum">     393 </span>            :         case R200_PP_TXSIZE_2:
<span class="lineNum">     394 </span>            :         case R200_PP_TXSIZE_3:
<span class="lineNum">     395 </span>            :         case R200_PP_TXSIZE_4:
<span class="lineNum">     396 </span>            :         case R200_PP_TXSIZE_5:
<span class="lineNum">     397 </span><span class="lineNoCov">          0 :                 i = (reg - R200_PP_TXSIZE_0) / 32;</span>
<span class="lineNum">     398 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].width = (idx_value &amp; RADEON_TEX_USIZE_MASK) + 1;</span>
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].height = ((idx_value &amp; RADEON_TEX_VSIZE_MASK) &gt;&gt; RADEON_TEX_VSIZE_SHIFT) + 1;</span>
<span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     402 </span>            :         case R200_PP_TXPITCH_0:
<span class="lineNum">     403 </span>            :         case R200_PP_TXPITCH_1:
<span class="lineNum">     404 </span>            :         case R200_PP_TXPITCH_2:
<span class="lineNum">     405 </span>            :         case R200_PP_TXPITCH_3:
<span class="lineNum">     406 </span>            :         case R200_PP_TXPITCH_4:
<span class="lineNum">     407 </span>            :         case R200_PP_TXPITCH_5:
<span class="lineNum">     408 </span><span class="lineNoCov">          0 :                 i = (reg - R200_PP_TXPITCH_0) / 32;</span>
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].pitch = idx_value + 32;</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     412 </span>            :         case R200_PP_TXFILTER_0:
<span class="lineNum">     413 </span>            :         case R200_PP_TXFILTER_1:
<span class="lineNum">     414 </span>            :         case R200_PP_TXFILTER_2:
<span class="lineNum">     415 </span>            :         case R200_PP_TXFILTER_3:
<span class="lineNum">     416 </span>            :         case R200_PP_TXFILTER_4:
<span class="lineNum">     417 </span>            :         case R200_PP_TXFILTER_5:
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :                 i = (reg - R200_PP_TXFILTER_0) / 32;</span>
<span class="lineNum">     419 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].num_levels = ((idx_value &amp; R200_MAX_MIP_LEVEL_MASK)</span>
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :                                                  &gt;&gt; R200_MAX_MIP_LEVEL_SHIFT);</span>
<span class="lineNum">     421 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 23) &amp; 0x7;</span>
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                 if (tmp == 2 || tmp == 6)</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].roundup_w = false;</span>
<span class="lineNum">     424 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 27) &amp; 0x7;</span>
<span class="lineNum">     425 </span><span class="lineNoCov">          0 :                 if (tmp == 2 || tmp == 6)</span>
<span class="lineNum">     426 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].roundup_h = false;</span>
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     429 </span>            :         case R200_PP_TXMULTI_CTL_0:
<span class="lineNum">     430 </span>            :         case R200_PP_TXMULTI_CTL_1:
<span class="lineNum">     431 </span>            :         case R200_PP_TXMULTI_CTL_2:
<span class="lineNum">     432 </span>            :         case R200_PP_TXMULTI_CTL_3:
<span class="lineNum">     433 </span>            :         case R200_PP_TXMULTI_CTL_4:
<span class="lineNum">     434 </span>            :         case R200_PP_TXMULTI_CTL_5:
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                 i = (reg - R200_PP_TXMULTI_CTL_0) / 32;</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     437 </span>            :         case R200_PP_TXFORMAT_X_0:
<span class="lineNum">     438 </span>            :         case R200_PP_TXFORMAT_X_1:
<span class="lineNum">     439 </span>            :         case R200_PP_TXFORMAT_X_2:
<span class="lineNum">     440 </span>            :         case R200_PP_TXFORMAT_X_3:
<span class="lineNum">     441 </span>            :         case R200_PP_TXFORMAT_X_4:
<span class="lineNum">     442 </span>            :         case R200_PP_TXFORMAT_X_5:
<span class="lineNum">     443 </span><span class="lineNoCov">          0 :                 i = (reg - R200_PP_TXFORMAT_X_0) / 32;</span>
<span class="lineNum">     444 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].txdepth = idx_value &amp; 0x7;</span>
<span class="lineNum">     445 </span><span class="lineNoCov">          0 :                 tmp = (idx_value &gt;&gt; 16) &amp; 0x3;</span>
<span class="lineNum">     446 </span>            :                 /* 2D, 3D, CUBE */
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :                 switch (tmp) {</span>
<span class="lineNum">     448 </span>            :                 case 0:
<span class="lineNum">     449 </span>            :                 case 3:
<span class="lineNum">     450 </span>            :                 case 4:
<span class="lineNum">     451 </span>            :                 case 5:
<span class="lineNum">     452 </span>            :                 case 6:
<span class="lineNum">     453 </span>            :                 case 7:
<span class="lineNum">     454 </span>            :                         /* 1D/2D */
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].tex_coord_type = 0;</span>
<span class="lineNum">     456 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     457 </span>            :                 case 1:
<span class="lineNum">     458 </span>            :                         /* CUBE */
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].tex_coord_type = 2;</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     461 </span>            :                 case 2:
<span class="lineNum">     462 </span>            :                         /* 3D */
<span class="lineNum">     463 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].tex_coord_type = 1;</span>
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     465 </span>            :                 }
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     468 </span>            :         case R200_PP_TXFORMAT_0:
<span class="lineNum">     469 </span>            :         case R200_PP_TXFORMAT_1:
<span class="lineNum">     470 </span>            :         case R200_PP_TXFORMAT_2:
<span class="lineNum">     471 </span>            :         case R200_PP_TXFORMAT_3:
<span class="lineNum">     472 </span>            :         case R200_PP_TXFORMAT_4:
<span class="lineNum">     473 </span>            :         case R200_PP_TXFORMAT_5:
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :                 i = (reg - R200_PP_TXFORMAT_0) / 32;</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; R200_TXFORMAT_NON_POWER2) {</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].use_pitch = 1;</span>
<span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].use_pitch = 0;</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].width = 1 &lt;&lt; ((idx_value &gt;&gt; RADEON_TXFORMAT_WIDTH_SHIFT) &amp; RADEON_TXFORMAT_WIDTH_MASK);</span>
<span class="lineNum">     480 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].height = 1 &lt;&lt; ((idx_value &gt;&gt; RADEON_TXFORMAT_HEIGHT_SHIFT) &amp; RADEON_TXFORMAT_HEIGHT_MASK);</span>
<span class="lineNum">     481 </span>            :                 }
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :                 if (idx_value &amp; R200_TXFORMAT_LOOKUP_DISABLE)</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].lookup_disable = true;</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :                 switch ((idx_value &amp; RADEON_TXFORMAT_FORMAT_MASK)) {</span>
<span class="lineNum">     485 </span>            :                 case R200_TXFORMAT_I8:
<span class="lineNum">     486 </span>            :                 case R200_TXFORMAT_RGB332:
<span class="lineNum">     487 </span>            :                 case R200_TXFORMAT_Y8:
<span class="lineNum">     488 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 1;</span>
<span class="lineNum">     489 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     491 </span>            :                 case R200_TXFORMAT_AI88:
<span class="lineNum">     492 </span>            :                 case R200_TXFORMAT_ARGB1555:
<span class="lineNum">     493 </span>            :                 case R200_TXFORMAT_RGB565:
<span class="lineNum">     494 </span>            :                 case R200_TXFORMAT_ARGB4444:
<span class="lineNum">     495 </span>            :                 case R200_TXFORMAT_VYUY422:
<span class="lineNum">     496 </span>            :                 case R200_TXFORMAT_YVYU422:
<span class="lineNum">     497 </span>            :                 case R200_TXFORMAT_LDVDU655:
<span class="lineNum">     498 </span>            :                 case R200_TXFORMAT_DVDU88:
<span class="lineNum">     499 </span>            :                 case R200_TXFORMAT_AVYU4444:
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 2;</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">     502 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     503 </span>            :                 case R200_TXFORMAT_ARGB8888:
<span class="lineNum">     504 </span>            :                 case R200_TXFORMAT_RGBA8888:
<span class="lineNum">     505 </span>            :                 case R200_TXFORMAT_ABGR8888:
<span class="lineNum">     506 </span>            :                 case R200_TXFORMAT_BGR111110:
<span class="lineNum">     507 </span>            :                 case R200_TXFORMAT_LDVDU8888:
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 4;</span>
<span class="lineNum">     509 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_NONE;</span>
<span class="lineNum">     510 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     511 </span>            :                 case R200_TXFORMAT_DXT1:
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 1;</span>
<span class="lineNum">     513 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_DXT1;</span>
<span class="lineNum">     514 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     515 </span>            :                 case R200_TXFORMAT_DXT23:
<span class="lineNum">     516 </span>            :                 case R200_TXFORMAT_DXT45:
<span class="lineNum">     517 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cpp = 1;</span>
<span class="lineNum">     518 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].compress_format = R100_TRACK_COMP_DXT1;</span>
<span class="lineNum">     519 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     520 </span>            :                 }
<span class="lineNum">     521 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].cube_info[4].width = 1 &lt;&lt; ((idx_value &gt;&gt; 16) &amp; 0xf);</span>
<span class="lineNum">     522 </span><span class="lineNoCov">          0 :                 track-&gt;textures[i].cube_info[4].height = 1 &lt;&lt; ((idx_value &gt;&gt; 20) &amp; 0xf);</span>
<span class="lineNum">     523 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     524 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     525 </span>            :         case R200_PP_CUBIC_FACES_0:
<span class="lineNum">     526 </span>            :         case R200_PP_CUBIC_FACES_1:
<span class="lineNum">     527 </span>            :         case R200_PP_CUBIC_FACES_2:
<span class="lineNum">     528 </span>            :         case R200_PP_CUBIC_FACES_3:
<span class="lineNum">     529 </span>            :         case R200_PP_CUBIC_FACES_4:
<span class="lineNum">     530 </span>            :         case R200_PP_CUBIC_FACES_5:
<span class="lineNum">     531 </span>            :                 tmp = idx_value;
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 i = (reg - R200_PP_CUBIC_FACES_0) / 32;</span>
<span class="lineNum">     533 </span><span class="lineNoCov">          0 :                 for (face = 0; face &lt; 4; face++) {</span>
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cube_info[face].width = 1 &lt;&lt; ((tmp &gt;&gt; (face * 8)) &amp; 0xf);</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                         track-&gt;textures[i].cube_info[face].height = 1 &lt;&lt; ((tmp &gt;&gt; ((face * 8) + 4)) &amp; 0xf);</span>
<span class="lineNum">     536 </span>            :                 }
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 track-&gt;tex_dirty = true;</span>
<span class="lineNum">     538 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">     539 </span>            :         default:
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR &quot;Forbidden register 0x%04X in cs at %d\n&quot;,</span>
<span class="lineNum">     541 </span>            :                        reg, idx);
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     543 </span>            :         }
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="545"><span class="lineNum">     545 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     546 </span>            : 
<span class="lineNum">     547 </span><span class="lineNoCov">          0 : void r200_set_safe_registers(struct radeon_device *rdev)</span>
<span class="lineNum">     548 </span>            : {
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r100.reg_safe_bm = r200_reg_safe_bm;</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r100.reg_safe_bm_size = ARRAY_SIZE(r200_reg_safe_bm);</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
