// Seed: 1159684749
`timescale 1ps / 1ps
module module_0 (
    input  reg id_0,
    output reg id_1
);
  type_4(
      1, id_1
  );
  always @(posedge 1 or id_0 - id_0) begin
    id_1 <= id_0;
  end
endmodule
