$date
	Sun Sep 07 19:01:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module digital_lock_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 4 # in_seq [3:0] $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 4 % in_seq [3:0] $end
$var wire 1 $ rst $end
$var parameter 3 & OPEN_STATE $end
$var parameter 3 ' S0 $end
$var parameter 3 ( S1 $end
$var parameter 3 ) S2 $end
$var parameter 3 * S3 $end
$var reg 3 + next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 , state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 *
b10 )
b1 (
b0 '
b100 &
$end
#0
$dumpvars
b0 ,
b0 +
b0 %
1$
b0 #
0"
0!
$end
#5000
1"
0$
#10000
0"
#15000
1"
#20000
0"
#25000
1"
b1010 #
b1010 %
#30000
0"
#35000
1"
b110 #
b110 %
#40000
0"
#45000
b1 +
1"
b1101 #
b1101 %
#50000
0"
#55000
b10 +
b1 ,
1"
b111 #
b111 %
#60000
0"
#65000
b0 +
b10 ,
1"
