
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000665                       # Number of seconds simulated
sim_ticks                                   665252000                       # Number of ticks simulated
final_tick                               2255106736500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               38312576                       # Simulator instruction rate (inst/s)
host_op_rate                                 38312471                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              260110597                       # Simulator tick rate (ticks/s)
host_mem_usage                                 736364                       # Number of bytes of host memory used
host_seconds                                     2.56                       # Real time elapsed on the host
sim_insts                                    97986726                       # Number of instructions simulated
sim_ops                                      97986726                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       111552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       227648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             339200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       111552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        111552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       154368                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          154368                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         3557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2412                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2412                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    167683825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    342198144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             509881970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    167683825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        167683825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       232044398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            232044398                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       232044398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    167683825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    342198144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            741926368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5300                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2412                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5300                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2412                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 336960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  153024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  339200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               154368                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              124                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               82                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     663011500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5300                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2412                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.125490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.685339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.067280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          939     46.03%     46.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          498     24.41%     70.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          197      9.66%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           99      4.85%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           76      3.73%     88.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           39      1.91%     90.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      0.83%     91.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      1.42%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          146      7.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2040                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.493056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.097662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.972594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              7      4.86%      4.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            46     31.94%     36.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            25     17.36%     54.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            20     13.89%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            14      9.72%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            12      8.33%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      4.17%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             4      2.78%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      1.39%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      1.39%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            2      1.39%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.69%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      1.39%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           144                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          144                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.604167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.573860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              105     72.92%     72.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.69%     73.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     20.14%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      5.56%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           144                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     74196750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               172915500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14092.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32842.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       506.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    509.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    232.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1580                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.51                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85971.41                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7680960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4191000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                19601400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                9493200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            370652760                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             72120750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              526967670                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            795.913962                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    118671000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     522264000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7741440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4224000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21450000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6000480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             43227600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            402175755                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             44469000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              529288275                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            799.418925                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     72226750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     568535750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                600461500     90.33%     90.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1270500      0.19%     90.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                63030500      9.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            664762500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          432607000     65.08%     65.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            232148500     34.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18282                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              199414                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.907669                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    25.981561                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   486.018439                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.050745                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.949255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          351                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1180278                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1180278                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132869                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132869                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        59001                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59001                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2233                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2233                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2379                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2379                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191870                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191870                       # number of overall hits
system.cpu.dcache.overall_hits::total          191870                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26381                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26381                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67241                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67241                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          395                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          395                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93622                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93622                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93622                       # number of overall misses
system.cpu.dcache.overall_misses::total         93622                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    686904997                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    686904997                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1802551296                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1802551296                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      7025250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      7025250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   2489456293                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2489456293                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   2489456293                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2489456293                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       159250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159250                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2379                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285492                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285492                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285492                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285492                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165658                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165658                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.532636                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.532636                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.150304                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.150304                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.327932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.327932                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.327932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.327932                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 26037.868049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26037.868049                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26807.324341                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26807.324341                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17785.443038                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17785.443038                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 26590.505362                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26590.505362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 26590.505362                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26590.505362                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        73506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4598                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.986516                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13027                       # number of writebacks
system.cpu.dcache.writebacks::total             13027                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17409                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58148                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58148                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          176                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          176                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75557                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75557                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75557                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8972                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9093                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          219                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          219                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18065                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18065                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18065                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    220681253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    220681253                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    247967548                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    247967548                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      4097750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4097750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    468648801                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    468648801                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    468648801                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    468648801                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       227500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       227500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072028                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063277                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063277                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063277                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063277                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24596.662171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24596.662171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 27270.158144                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27270.158144                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 18711.187215                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18711.187215                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 25942.363742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25942.363742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 25942.363742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25942.363742                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       227500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       227500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10398                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.872143                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              363187                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10398                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.928544                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    22.804412                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   489.067731                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.044540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.955210                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            333503                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           333503                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       149594                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          149594                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       149594                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           149594                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       149594                       # number of overall hits
system.cpu.icache.overall_hits::total          149594                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        11958                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11958                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        11958                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11958                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        11958                       # number of overall misses
system.cpu.icache.overall_misses::total         11958                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    303815715                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    303815715                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    303815715                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    303815715                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    303815715                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    303815715                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161552                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.074020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074020                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.074020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.074020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074020                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 25406.900401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25406.900401                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 25406.900401                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25406.900401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 25406.900401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25406.900401                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2609                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                74                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    35.256757                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1559                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1559                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1559                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1559                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1559                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1559                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10399                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10399                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10399                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10399                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10399                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10399                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    244694767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    244694767                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    244694767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    244694767                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    244694767                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    244694767                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.064369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.064369                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.064369                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.064369                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.064369                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.064369                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23530.605539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23530.605539                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23530.605539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23530.605539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23530.605539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23530.605539                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      5328                       # number of replacements
system.l2.tags.tagsinuse                 16197.389650                       # Cycle average of tags in use
system.l2.tags.total_refs                       24859                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5328                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.665728                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7952.884175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       3028.025311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3294.601998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1179.947320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   741.930846                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.485406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.184816                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.201087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.072018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.045284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988610                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16037                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3627                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          999                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978821                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    681680                       # Number of tag accesses
system.l2.tags.data_accesses                   681680                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         8652                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         7569                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16221                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13027                       # number of Writeback hits
system.l2.Writeback_hits::total                 13027                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         7156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7156                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          8652                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         14725                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23377                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         8652                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        14725                       # number of overall hits
system.l2.overall_hits::total                   23377                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1743                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         1619                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3362                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1939                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1743                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         3558                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5301                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1743                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         3558                       # number of overall misses
system.l2.overall_misses::total                  5301                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    143190250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    134667250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       277857500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    161751500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     161751500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    143190250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    296418750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        439609000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    143190250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    296418750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       439609000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10395                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9188                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19583                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13027                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13027                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9095                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10395                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18283                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28678                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10395                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18283                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28678                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.167677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.176208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.171680                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.213194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.213194                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.167677                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.194607                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184846                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.167677                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.194607                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184846                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 82151.606426                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83179.277332                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82646.490184                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83420.061888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83420.061888                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 82151.606426                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83310.497470                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82929.447274                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 82151.606426                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83310.497470                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82929.447274                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2412                       # number of writebacks
system.l2.writebacks::total                      2412                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1743                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         1619                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3362                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1939                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         3558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5301                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         3558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5301                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    121371750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    114520750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    235892500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    137750500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    137750500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    121371750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    252271250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    373643000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    121371750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    252271250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    373643000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       214500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       214500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       214500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.167677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.176208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.171680                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.213194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.213194                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.167677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.194607                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184846                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.167677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.194607                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184846                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 69633.820998                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 70735.484867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70164.336704                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71042.031975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71042.031975                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 69633.820998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70902.543564                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70485.380117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 69633.820998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70902.543564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70485.380117                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       214500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       214500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       214500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                3362                       # Transaction distribution
system.membus.trans_dist::ReadResp               3361                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback              2412                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1939                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1939                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        13016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13016                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       493568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       493576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  493576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7714                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    7714    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7714                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            18954500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           28090000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          233138                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       192996                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11060                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       165758                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           81609                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     49.233823                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           14119                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          423                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181546                       # DTB read hits
system.switch_cpus.dtb.read_misses               3052                       # DTB read misses
system.switch_cpus.dtb.read_acv                    20                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59529                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136673                       # DTB write hits
system.switch_cpus.dtb.write_misses              1214                       # DTB write misses
system.switch_cpus.dtb.write_acv                   56                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25180                       # DTB write accesses
system.switch_cpus.dtb.data_hits               318219                       # DTB hits
system.switch_cpus.dtb.data_misses               4266                       # DTB misses
system.switch_cpus.dtb.data_acv                    76                       # DTB access violations
system.switch_cpus.dtb.data_accesses            84709                       # DTB accesses
system.switch_cpus.itb.fetch_hits               57771                       # ITB hits
system.switch_cpus.itb.fetch_misses              1310                       # ITB misses
system.switch_cpus.itb.fetch_acv                   17                       # ITB acv
system.switch_cpus.itb.fetch_accesses           59081                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1330504                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       354624                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1250178                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              233138                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        95728                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                766935                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31810                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles          497                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        50670                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161556                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          6995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1188772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.051655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.399792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           956090     80.43%     80.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14535      1.22%     81.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            28223      2.37%     84.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17764      1.49%     85.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            43903      3.69%     89.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            10473      0.88%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18150      1.53%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             8044      0.68%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91590      7.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1188772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.175225                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.939627                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           276658                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        712383                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            152707                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         32454                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14569                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11103                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1374                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1071629                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4324                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14569                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           294441                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          198364                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       340895                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            166458                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        174044                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1017630                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           703                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          25155                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          10574                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         104606                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       680536                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1304812                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1301609                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2786                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        493870                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           186658                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31741                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3565                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            218440                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       190518                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       147225                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        35144                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        22008                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             929637                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        26900                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            872170                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1532                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       229267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       133476                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18161                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1188772                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.733673                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.422831                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       834257     70.18%     70.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       138521     11.65%     81.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71532      6.02%     87.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        58194      4.90%     92.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        44107      3.71%     96.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        22190      1.87%     98.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13318      1.12%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4507      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2146      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1188772                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1277      4.49%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15582     54.80%     59.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11575     40.71%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        516014     59.16%     59.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          758      0.09%     59.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1246      0.14%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       194151     22.26%     81.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139980     16.05%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         872170                       # Type of FU issued
system.switch_cpus.iq.rate                   0.655519                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               28434                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032601                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2954442                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1182301                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       827016                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8635                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4456                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4095                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         895641                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4503                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7303                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        52152                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          978                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        18419                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16611                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14569                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          104797                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         56718                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       976388                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4403                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        190518                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       147225                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21543                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         55201                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          978                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        10038                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13795                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        859030                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185775                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        13139                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19851                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               324087                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117194                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138312                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.645643                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 838726                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                831111                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            403067                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            542286                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.624659                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.743274                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       224712                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8739                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12505                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1149914                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.645213                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.630936                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       880126     76.54%     76.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       125982     10.96%     87.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        49698      4.32%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19741      1.72%     93.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        23082      2.01%     95.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7779      0.68%     96.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         7895      0.69%     96.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6142      0.53%     97.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        29469      2.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1149914                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       741940                       # Number of instructions committed
system.switch_cpus.commit.committedOps         741940                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267172                       # Number of memory references committed
system.switch_cpus.commit.loads                138366                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98742                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712715                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433600     58.44%     60.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142554     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129152     17.41%     97.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       741940                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         29469                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2069884                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1972581                       # The number of ROB writes
system.switch_cpus.timesIdled                    4964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  141732                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727265                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727265                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.829462                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.829462                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.546609                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546609                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1142850                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          573578                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2672                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2486                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25395                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15008                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19587                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19586                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13027                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9095                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        20794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49597                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       665280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2003784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2669064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               4                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41711                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41711    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41711                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33883000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          15927728                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27976747                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.024800                       # Number of seconds simulated
sim_ticks                                 24799823000                       # Number of ticks simulated
final_tick                               2280500830500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1347259                       # Simulator instruction rate (inst/s)
host_op_rate                                  1347259                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              220162380                       # Simulator tick rate (ticks/s)
host_mem_usage                                 738412                       # Number of bytes of host memory used
host_seconds                                   112.64                       # Real time elapsed on the host
sim_insts                                   151759677                       # Number of instructions simulated
sim_ops                                     151759677                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       220608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       744064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             964672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       220608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        220608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1179648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1179648                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         3447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        11626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         18432                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              18432                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      8895547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     30002795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38898342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      8895547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8895547                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        47566791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             47566791                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        47566791                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      8895547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     30002795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             86465133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       15074                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      33984                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15074                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    33984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 963200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1508480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  964736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2174976                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10414                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           29                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1301                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        19                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   24802049000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15074                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                33984                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    5160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     28                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    509.967416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   292.159143                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   428.514588                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1341     27.66%     27.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          834     17.20%     44.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          338      6.97%     51.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          159      3.28%     55.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          141      2.91%     58.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          101      2.08%     60.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      1.44%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           82      1.69%     63.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1783     36.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4849                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.922118                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.543434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            253     78.82%     78.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           46     14.33%     93.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           12      3.74%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3      0.93%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.93%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           321                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      73.426791                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     30.184750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    133.395565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31           243     75.70%     75.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             6      1.87%     77.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             1      0.31%     77.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      0.31%     78.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            3      0.93%     79.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            2      0.62%     79.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      1.87%     81.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           11      3.43%     85.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           13      4.05%     89.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            6      1.87%     90.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            2      0.62%     91.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.31%     91.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.31%     92.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.62%     92.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.31%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.93%     94.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.31%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            4      1.25%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.31%     95.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            3      0.93%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            2      0.62%     97.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.31%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.31%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.31%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            2      0.62%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            3      0.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           321                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    179404500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               461592000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   75250000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11920.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30670.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        38.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12662                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21108                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     505565.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 32606280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 17791125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                87344400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              111371760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1701641760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2222781120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          13682015250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            17855551695                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            685.353899                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  22523213750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     828100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1452495250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 30315600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 16541250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               103373400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               67916880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1701641760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2146609170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          13748832750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            17815230810                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            683.806253                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  22711946500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     828100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1263532000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       95                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      51697                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     1784     38.38%     38.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.80%     39.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      26      0.56%     39.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2801     60.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4648                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1782     49.13%     49.13% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      1.02%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       26      0.72%     50.87% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1782     49.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3627                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              24130393000     97.30%     97.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                18983000      0.08%     97.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9914000      0.04%     97.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               641244000      2.59%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          24800534000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998879                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.636201                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.780336                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.11%      1.11% # number of syscalls executed
system.cpu.kern.syscall::3                         65     72.22%     73.33% # number of syscalls executed
system.cpu.kern.syscall::4                          6      6.67%     80.00% # number of syscalls executed
system.cpu.kern.syscall::6                          2      2.22%     82.22% # number of syscalls executed
system.cpu.kern.syscall::17                         4      4.44%     86.67% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.11%     87.78% # number of syscalls executed
system.cpu.kern.syscall::45                         1      1.11%     88.89% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.11%     90.00% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.11%     91.11% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.11%     92.22% # number of syscalls executed
system.cpu.kern.syscall::71                         3      3.33%     95.56% # number of syscalls executed
system.cpu.kern.syscall::73                         1      1.11%     96.67% # number of syscalls executed
system.cpu.kern.syscall::144                        1      1.11%     97.78% # number of syscalls executed
system.cpu.kern.syscall::256                        1      1.11%     98.89% # number of syscalls executed
system.cpu.kern.syscall::257                        1      1.11%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     90                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   144      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.30% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4250      8.48%      8.78% # number of callpals executed
system.cpu.kern.callpal::rdps                     185      0.37%      9.15% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      9.15% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      9.15% # number of callpals executed
system.cpu.kern.callpal::rti                      335      0.67%      9.82% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.23%     10.05% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     10.05% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     89.95%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50142                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               447                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 286                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  32                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 297                      
system.cpu.kern.mode_good::user                   286                      
system.cpu.kern.mode_good::idle                    11                      
system.cpu.kern.mode_switch_good::kernel     0.664430                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.343750                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.776471                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1504978000      6.07%      6.07% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          15185892000     61.23%     67.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           8109664000     32.70%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      144                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             39311                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.955860                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14811560                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             39311                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.779019                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   511.955860                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          487                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          59944422                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         59944422                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data     10235454                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10235454                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      4545716                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4545716                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        13721                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13721                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        13878                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        13878                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     14781170                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14781170                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     14781170                       # number of overall hits
system.cpu.dcache.overall_hits::total        14781170                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        86477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         86477                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        80167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80167                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          861                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          861                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       166644                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         166644                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       166644                       # number of overall misses
system.cpu.dcache.overall_misses::total        166644                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   3109752764                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3109752764                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3664180735                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3664180735                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     14849500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     14849500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   6773933499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6773933499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   6773933499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6773933499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data     10321931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10321931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      4625883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4625883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        14582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        13879                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        13879                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     14947814                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     14947814                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     14947814                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     14947814                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.008378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008378                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.017330                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017330                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.059045                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059045                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000072                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000072                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.011148                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011148                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.011148                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011148                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 35960.460747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35960.460747                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 45706.846146                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45706.846146                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 17246.806039                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17246.806039                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 40649.129276                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40649.129276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 40649.129276                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40649.129276                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       329814                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           56                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10431                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.618637                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           56                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        25460                       # number of writebacks
system.cpu.dcache.writebacks::total             25460                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        62175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62175                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        65758                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        65758                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          236                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          236                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       127933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       127933                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       127933                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       127933                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        24302                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24302                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        14409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14409                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          625                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          625                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        38711                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38711                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        38711                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        38711                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          678                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          678                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1439                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1439                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    676493501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    676493501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    598866924                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    598866924                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     10390750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     10390750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1275360425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1275360425                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1275360425                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1275360425                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    155331500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    155331500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    125437500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    125437500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    280769000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    280769000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002354                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.042861                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.042861                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000072                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002590                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002590                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002590                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002590                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 27836.947617                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27836.947617                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 41562.004580                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41562.004580                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 16625.200000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16625.200000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 32945.685335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32945.685335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 32945.685335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32945.685335                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 204114.980289                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 204114.980289                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 185011.061947                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 185011.061947                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 195113.968033                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 195113.968033                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            230241                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999428                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9775330                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            230241                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             42.456947                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.999428                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20215032                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20215032                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      9754766                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9754766                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      9754766                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9754766                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      9754766                       # number of overall hits
system.cpu.icache.overall_hits::total         9754766                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       237623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        237623                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       237623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         237623                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       237623                       # number of overall misses
system.cpu.icache.overall_misses::total        237623                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   3341631616                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3341631616                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   3341631616                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3341631616                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   3341631616                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3341631616                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      9992389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9992389                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      9992389                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9992389                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      9992389                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9992389                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.023780                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023780                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.023780                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023780                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.023780                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023780                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 14062.744835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14062.744835                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 14062.744835                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14062.744835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 14062.744835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14062.744835                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1080                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    49.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         7368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7368                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         7368                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7368                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         7368                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7368                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst       230255                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       230255                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst       230255                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       230255                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst       230255                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       230255                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2888066624                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2888066624                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2888066624                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2888066624                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2888066624                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2888066624                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.023043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.023043                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.023043                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.023043                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.023043                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.023043                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12542.905144                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12542.905144                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12542.905144                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12542.905144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12542.905144                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12542.905144                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16230                       # Transaction distribution
system.iobus.trans_dist::WriteResp                678                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2878                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34066                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          904                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2571                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998235                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               189000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               84000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              830000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              975000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            90966976                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2200000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15648516                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                15594                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        15552                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        15552                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           42                       # number of demand (read+write) misses
system.iocache.demand_misses::total                42                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           42                       # number of overall misses
system.iocache.overall_misses::total               42                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5061475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5061475                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   3328835985                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   3328835985                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5061475                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5061475                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5061475                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5061475                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        15552                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           42                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              42                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           42                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             42                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120511.309524                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120511.309524                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214045.523727                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214045.523727                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120511.309524                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120511.309524                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120511.309524                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120511.309524                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         28789                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 4013                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.173935                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        15552                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           42                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           42                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      2852475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2852475                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   2520100017                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   2520100017                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      2852475                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      2852475                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      2852475                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      2852475                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67916.071429                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67916.071429                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162043.468171                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162043.468171                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67916.071429                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67916.071429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67916.071429                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67916.071429                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     10215                       # number of replacements
system.l2.tags.tagsinuse                 15081.861573                       # Cycle average of tags in use
system.l2.tags.total_refs                       77052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10215                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.543025                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5016.982650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1918.172898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1622.789121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3364.321692                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3159.595211                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.306212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.117076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.099047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.205342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.192846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.920524                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16277                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1296                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          947                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10148                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.993469                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4750295                       # Number of tag accesses
system.l2.tags.data_accesses                  4750295                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst       226790                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        19243                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  246033                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            25460                       # number of Writeback hits
system.l2.Writeback_hits::total                 25460                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8428                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8428                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst        226790                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         27671                       # number of demand (read+write) hits
system.l2.demand_hits::total                   254461                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst       226790                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        27671                       # number of overall hits
system.l2.overall_hits::total                  254461                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         3448                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5680                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9128                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         5972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5972                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         3448                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        11652                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15100                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         3448                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        11652                       # number of overall misses
system.l2.overall_misses::total                 15100                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    275650000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    456085500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       731735500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        31499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        31499                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    491341225                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     491341225                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    275650000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    947426725                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1223076725                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    275650000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    947426725                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1223076725                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst       230238                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        24923                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              255161                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        25460                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             25460                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               14                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        14400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14400                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst       230238                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        39323                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               269561                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst       230238                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        39323                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              269561                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.014976                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.227902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.035773                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.285714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.285714                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.414722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.414722                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.014976                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.296315                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056017                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.014976                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.296315                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056017                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79944.895592                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 80296.742958                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 80163.836547                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  7874.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7874.750000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82274.150201                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82274.150201                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79944.895592                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 81310.223567                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80998.458609                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79944.895592                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 81310.223567                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80998.458609                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2880                       # number of writebacks
system.l2.writebacks::total                      2880                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         3448                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5680                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9128                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         5972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5972                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         3448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        11652                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         3448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        11652                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15100                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          761                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          678                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          678                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1439                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1439                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    232547000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    385372500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    617919500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        73503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        73503                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    417503275                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    417503275                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    232547000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    802875775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1035422775                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    232547000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    802875775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1035422775                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    144677500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    144677500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    116623500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    116623500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    261301000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    261301000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.014976                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.227902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.035773                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.414722                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.414722                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.014976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.296315                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056017                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.014976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.296315                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056017                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67444.025522                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 67847.271127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67694.949606                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18375.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18375.750000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69910.126423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69910.126423                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67444.025522                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 68904.546430                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68571.044702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67444.025522                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 68904.546430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68571.044702                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 190114.980289                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 190114.980289                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 172011.061947                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 172011.061947                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 181585.128562                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 181585.128562                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                9931                       # Transaction distribution
system.membus.trans_dist::ReadResp               9929                       # Transaction distribution
system.membus.trans_dist::WriteReq                678                       # Transaction distribution
system.membus.trans_dist::WriteResp               678                       # Transaction distribution
system.membus.trans_dist::Writeback             18432                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        15552                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        15552                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               29                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              29                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5947                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5947                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        46698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        46698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2878                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        33085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        35965                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  82663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1990656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1990656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2571                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1148992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1151563                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3142219                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               42                       # Total snoops (count)
system.membus.snoop_fanout::samples             50588                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   50588    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               50588                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2505500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           188913719                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15790484                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           81697722                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        13169956                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     10720161                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       285568                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     11571225                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         6399209                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     55.302779                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          417257                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1522                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits             11466099                       # DTB read hits
system.switch_cpus.dtb.read_misses               3280                       # DTB read misses
system.switch_cpus.dtb.read_acv                    28                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         11122935                       # DTB read accesses
system.switch_cpus.dtb.write_hits             4854131                       # DTB write hits
system.switch_cpus.dtb.write_misses              5545                       # DTB write misses
system.switch_cpus.dtb.write_acv                   64                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         4649423                       # DTB write accesses
system.switch_cpus.dtb.data_hits             16320230                       # DTB hits
system.switch_cpus.dtb.data_misses               8825                       # DTB misses
system.switch_cpus.dtb.data_acv                    92                       # DTB access violations
system.switch_cpus.dtb.data_accesses         15772358                       # DTB accesses
system.switch_cpus.itb.fetch_hits             9671434                       # ITB hits
system.switch_cpus.itb.fetch_misses              6589                       # ITB misses
system.switch_cpus.itb.fetch_acv                  152                       # ITB acv
system.switch_cpus.itb.fetch_accesses         9678023                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 33553189                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     15039091                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               65413129                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            13169956                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      6816466                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              16981448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          683036                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               1309                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         2241                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       527725                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        15431                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           22                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           9992390                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        208441                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples     32908793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.987710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.904170                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         19020315     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2435782      7.40%     65.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1579511      4.80%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1448504      4.40%     74.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1276206      3.88%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1369565      4.16%     82.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           974720      2.96%     85.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           761676      2.31%     87.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4042514     12.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     32908793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.392510                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.949535                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         13808954                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       6119600                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          11555369                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1087050                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         337820                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      1763073                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          3758                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       62224777                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         10502                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         337820                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles         14294030                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1152802                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2464633                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          12141302                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2518206                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       61001912                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          9207                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        2059199                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          26142                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         123716                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     44347087                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      80243611                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     79970119                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       273117                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      39726144                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          4620931                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       255559                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        26201                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           5339491                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     11848660                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      5021687                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       405748                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       148546                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           58100651                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       727909                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          56525805                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         9752                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5769873                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      2833836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       642545                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     32908793                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.717651                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.798390                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     11840466     35.98%     35.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5445457     16.55%     52.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5905864     17.95%     70.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4536203     13.78%     84.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2450444      7.45%     91.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1286191      3.91%     95.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       866502      2.63%     98.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       393060      1.19%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       184606      0.56%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     32908793                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           41160      9.22%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         209700     46.96%     56.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        195665     43.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           24      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      39688043     70.21%     70.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        28318      0.05%     70.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     70.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        66051      0.12%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     70.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        57315      0.10%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            9      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11709839     20.72%     91.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4895525      8.66%     99.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        80680      0.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       56525805                       # Type of FU issued
system.switch_cpus.iq.rate                   1.684663                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              446525                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.007899                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    145802749                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     64294470                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55440064                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       613932                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       307154                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       289036                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       56660296                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          312010                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      1126635                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1231062                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2694                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         7786                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       380912                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         4914                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        48707                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         337820                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          850608                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        190402                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     59762610                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       226439                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      11848660                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      5021687                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       694473                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2423                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        187580                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         7786                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       134519                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       225809                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       360328                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      56065171                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      11516045                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       460635                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                934050                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             16376302                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          9549471                       # Number of branches executed
system.switch_cpus.iew.exec_stores            4860257                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.670934                       # Inst execution rate
system.switch_cpus.iew.wb_sent               55835235                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              55729100                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          35013174                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          47207383                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.660918                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.741689                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      5800977                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        85364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       333567                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     32002055                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.685999                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.273096                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12663382     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      7570305     23.66%     63.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      5710510     17.84%     81.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1050711      3.28%     84.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1152939      3.60%     87.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       855685      2.67%     90.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       352289      1.10%     91.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       361799      1.13%     92.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2284435      7.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     32002055                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     53955446                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53955446                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               15258370                       # Number of memory references committed
system.switch_cpus.commit.loads              10617595                       # Number of loads committed
system.switch_cpus.commit.membars               19768                       # Number of memory barriers committed
system.switch_cpus.commit.branches            9003034                       # Number of branches committed
system.switch_cpus.commit.fp_insts             281056                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          51641121                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       384393                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       896803      1.66%      1.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     37547948     69.59%     71.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27806      0.05%     71.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     71.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        66016      0.12%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     71.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        57311      0.11%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            9      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10637363     19.72%     91.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4641509      8.60%     99.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        80680      0.15%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53955446                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       2284435                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             89453765                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           120421129                       # The number of ROB writes
system.switch_cpus.timesIdled                  132712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  644396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             16046457                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            53058667                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53058667                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.632379                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.632379                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.581330                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.581330                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         75644106                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        41574446                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            272428                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           180283                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          527752                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          92106                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             255981                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            255962                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               678                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              678                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            25460                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        15568                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             15                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14400                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       460492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       107039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                567531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14735168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4150219                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18885387                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           15652                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           312102                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.050016                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.217978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 296492     95.00%     95.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  15610      5.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             312102                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          174045000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            37500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         346085876                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          61903527                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.518216                       # Number of seconds simulated
sim_ticks                                518216381500                       # Number of ticks simulated
final_tick                               2798717212000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 445719                       # Simulator instruction rate (inst/s)
host_op_rate                                   445719                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              237781775                       # Simulator tick rate (ticks/s)
host_mem_usage                                 738412                       # Number of bytes of host memory used
host_seconds                                  2179.38                       # Real time elapsed on the host
sim_insts                                   971390399                       # Number of instructions simulated
sim_ops                                     971390399                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst        58368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       606976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             665344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       219136                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          219136                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         9484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3424                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3424                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       112632                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      1171279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1283912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       112632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           112632                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          422866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               422866                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          422866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       112632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      1171279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1706777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       10396                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3424                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10396                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 664960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  219200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  665344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               219136                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              370                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  518216376500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10396                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3424                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2477                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    357.206298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   194.792298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   375.723094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1006     40.61%     40.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          439     17.72%     58.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          208      8.40%     66.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           94      3.79%     70.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          125      5.05%     75.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           31      1.25%     76.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           68      2.75%     79.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      0.89%     80.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          484     19.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2477                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.932692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.094710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.866308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7               5      2.40%      2.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             10      4.81%      7.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            32     15.38%     22.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            35     16.83%     39.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            35     16.83%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            21     10.10%     66.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            13      6.25%     72.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            14      6.73%     79.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             7      3.37%     82.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      1.44%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.48%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             6      2.88%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            6      2.88%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.48%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            4      1.92%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      1.92%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.48%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            3      1.44%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.48%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183            1      0.48%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            2      0.96%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           208                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.466346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.439116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.987273                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              165     79.33%     79.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.96%     80.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34     16.35%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      1.44%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.96%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.96%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           208                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    147233750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               342046250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   51950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14170.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32920.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.02                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9034                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2310                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   37497567.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 41958000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22893750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               131484600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              121564800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          35549361120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          14208619995                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         314101122750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           364177005015                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            669.105141                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 499773491250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   17304560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1138329500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 39712680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 21668625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               140376600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               80021520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          35549361120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          14164259175                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         314140027500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           364135427220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.028767                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 499727580500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   17304560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1185247500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                    7312431                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                  2432175     49.94%     49.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     530      0.01%     49.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 2437182     50.05%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              4869887                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   2432175     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      530      0.01%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  2432175     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               4864880                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             387127671500     74.70%     74.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               174748000      0.03%     74.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            130913560500     25.26%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         518215980000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.997946                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998972                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                         32      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::71                        32      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::73                        27      0.00%      0.00% # number of syscalls executed
system.cpu.kern.syscall::74                        32      0.00%      0.01% # number of syscalls executed
system.cpu.kern.syscall::256                   809600     33.33%     33.34% # number of syscalls executed
system.cpu.kern.syscall::257                  1619200     66.66%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                2428923                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   190      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               2439801     33.38%     33.38% # number of callpals executed
system.cpu.kern.callpal::rdps                    1120      0.02%     33.40% # number of callpals executed
system.cpu.kern.callpal::rti                  2429556     33.24%     66.63% # number of callpals executed
system.cpu.kern.callpal::callsys              2428988     33.23%     99.86% # number of callpals executed
system.cpu.kern.callpal::rdunique               10048      0.14%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                7309703                       # number of callpals executed
system.cpu.kern.mode_switch::kernel           2429746                       # number of protection mode switches
system.cpu.kern.mode_switch::user             2429357                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel             2429357                      
system.cpu.kern.mode_good::user               2429357                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.999840                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999920                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       293190447000     56.58%     56.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         225025533000     43.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      190                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            731857                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263378362                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            731857                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            359.876809                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1065224373                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1065224373                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    155491267                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       155491267                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    109590386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      109590386                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         6044                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6044                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         7169                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7169                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    265081653                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        265081653                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    265081653                       # number of overall hits
system.cpu.dcache.overall_hits::total       265081653                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       755847                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        755847                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       271088                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       271088                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1328                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1328                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      1026935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1026935                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      1026935                       # number of overall misses
system.cpu.dcache.overall_misses::total       1026935                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  10010752748                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10010752748                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   7529776356                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7529776356                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     20355500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     20355500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  17540529104                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17540529104                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  17540529104                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17540529104                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    156247114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    156247114                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    109861474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    109861474                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         7372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         7372                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         7169                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7169                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    266108588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    266108588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    266108588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    266108588                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.004838                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004838                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002468                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.180141                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.180141                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.003859                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003859                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.003859                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003859                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 13244.416857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13244.416857                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 27776.133049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27776.133049                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 15327.936747                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15327.936747                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 17080.466733                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17080.466733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 17080.466733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17080.466733                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       421779                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             16479                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.594939                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       669063                       # number of writebacks
system.cpu.dcache.writebacks::total            669063                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        85877                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        85877                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       210381                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       210381                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          133                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          133                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       296258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       296258                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       296258                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       296258                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data       669970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       669970                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        60707                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        60707                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1195                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1195                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       730677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       730677                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       730677                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       730677                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          530                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          530                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          530                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          530                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   7849018252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7849018252                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1347003237                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1347003237                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16309000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   9196021489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9196021489                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   9196021489                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9196021489                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    118594000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    118594000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    118594000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    118594000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004288                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000553                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.162100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.162100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002746                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002746                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002746                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002746                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 11715.477189                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11715.477189                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22188.598300                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22188.598300                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13647.698745                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13647.698745                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12585.617843                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12585.617843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12585.617843                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12585.617843                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223762.264151                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223762.264151                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223762.264151                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223762.264151                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             76843                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.999975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           129171747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             76843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1680.982614                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.999975                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         272244506                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        272244506                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    136001494                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       136001494                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    136001494                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        136001494                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    136001494                       # number of overall hits
system.cpu.icache.overall_hits::total       136001494                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        82330                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         82330                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        82330                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          82330                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        82330                       # number of overall misses
system.cpu.icache.overall_misses::total         82330                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1113563035                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1113563035                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1113563035                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1113563035                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1113563035                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1113563035                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    136083824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    136083824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    136083824                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    136083824                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    136083824                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    136083824                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000605                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000605                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000605                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000605                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000605                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000605                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 13525.604701                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13525.604701                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 13525.604701                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13525.604701                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 13525.604701                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13525.604701                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          243                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.375000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         5472                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5472                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         5472                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5472                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         5472                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5472                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        76858                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        76858                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        76858                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        76858                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        76858                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        76858                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    948732148                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    948732148                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    948732148                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    948732148                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    948732148                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    948732148                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000565                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 12343.960915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12343.960915                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 12343.960915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12343.960915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 12343.960915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12343.960915                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                 530                       # Transaction distribution
system.iobus.trans_dist::WriteResp                530                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1060                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     4240                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1060000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              530000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     10394                       # number of replacements
system.l2.tags.tagsinuse                 16253.772374                       # Cycle average of tags in use
system.l2.tags.total_refs                      306033                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10394                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.443236                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9626.876333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        787.131508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        280.785626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2463.655606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  3095.323301                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.587578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.048043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.017138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.150370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.188924                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992052                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16262                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997986                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23715641                       # Number of tag accesses
system.l2.tags.data_accesses                 23715641                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        75932                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data       670567                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  746499                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           669063                       # number of Writeback hits
system.l2.Writeback_hits::total                669063                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        51806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 51806                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         75932                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data        722373                       # number of demand (read+write) hits
system.l2.demand_hits::total                   798305                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        75932                       # number of overall hits
system.l2.overall_hits::switch_cpus.data       722373                       # number of overall hits
system.l2.overall_hits::total                  798305                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          912                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          596                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1508                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         8889                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8889                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          912                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         9485                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10397                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          912                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         9485                       # number of overall misses
system.l2.overall_misses::total                 10397                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     72755250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     53910250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       126665500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    740636500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     740636500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     72755250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    794546750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        867302000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     72755250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    794546750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       867302000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        76844                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data       671163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              748007                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       669063                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            669063                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               14                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        60695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60695                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        76844                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       731858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               808702                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        76844                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       731858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              808702                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.011868                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000888                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002016                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.146454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.146454                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.011868                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.012960                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012856                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.011868                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.012960                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012856                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 79775.493421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 90453.439597                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83995.689655                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 83320.564743                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83320.564743                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 79775.493421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83768.766473                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83418.486102                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 79775.493421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83768.766473                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83418.486102                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3424                       # number of writebacks
system.l2.writebacks::total                      3424                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          912                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          596                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1508                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         8889                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8889                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         9485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10397                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         9485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10397                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          530                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          530                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          530                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          530                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     61355750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     46600250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    107956000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    630846500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    630846500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     61355750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    677446750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    738802500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     61355750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    677446750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    738802500                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    111704000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    111704000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    111704000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    111704000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.011868                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000888                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002016                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.146454                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.146454                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.011868                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.012960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.011868                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.012960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012856                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67276.041667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78188.338926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 71588.859416                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 70969.344133                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70969.344133                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67276.041667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71422.957301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71059.199769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67276.041667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71422.957301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71059.199769                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210762.264151                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210762.264151                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210762.264151                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210762.264151                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1508                       # Transaction distribution
system.membus.trans_dist::ReadResp               1507                       # Transaction distribution
system.membus.trans_dist::WriteReq                530                       # Transaction distribution
system.membus.trans_dist::WriteResp               530                       # Transaction distribution
system.membus.trans_dist::Writeback              3424                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8889                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8889                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1060                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        24216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        25278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25278                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         4240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       884480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       888720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  888720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             14351                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   14351    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               14351                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1199000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            30343000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           55103500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       139547234                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     92229718                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      1894308                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     71180246                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        47980460                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     67.406988                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        18854470                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         2282                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            163610084                       # DTB read hits
system.switch_cpus.dtb.read_misses               6048                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses         60960364                       # DTB read accesses
system.switch_cpus.dtb.write_hits           114008113                       # DTB write hits
system.switch_cpus.dtb.write_misses              1395                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses        23475971                       # DTB write accesses
system.switch_cpus.dtb.data_hits            277618197                       # DTB hits
system.switch_cpus.dtb.data_misses               7443                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses         84436335                       # DTB accesses
system.switch_cpus.itb.fetch_hits            90708881                       # ITB hits
system.switch_cpus.itb.fetch_misses           2546308                       # ITB misses
system.switch_cpus.itb.fetch_acv                  114                       # ITB acv
system.switch_cpus.itb.fetch_accesses        93255189                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1036432792                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    145943404                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1183996479                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           139547234                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     66834930                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             710433102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        18444722                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         9364                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles    170589257                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         136083824                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        859098                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1036197488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.142636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.571771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        836623150     80.74%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         14442629      1.39%     82.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          9603757      0.93%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         15428715      1.49%     84.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         27106902      2.62%     87.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         12204060      1.18%     88.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         10363467      1.00%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         10966983      1.06%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         99457825      9.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1036197488                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.134642                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.142377                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        109008900                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     763446152                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         122802459                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      31721818                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9218159                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     20146967                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4281                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1000430481                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         15340                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9218159                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        129058448                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         6993392                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles    662355060                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         139251990                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      89320439                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      937590605                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         28513                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        5775338                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       13452627                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         118521                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands    640105914                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    1123602237                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    900698512                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    215616289                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps     602624462                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         37481468                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts     71468638                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      2437682                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         241131401                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    165958594                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    115523581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4550433                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       218166                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          856003972                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded     27061908                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         861612517                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        20356                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     63435177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     12157706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved     14872901                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1036197488                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.831514                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.490492                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    678657985     65.50%     65.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    154101114     14.87%     80.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     61905766      5.97%     86.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     55199413      5.33%     91.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     44615646      4.31%     95.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     19367674      1.87%     97.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     15722780      1.52%     99.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      4552882      0.44%     99.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2074228      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1036197488                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2026139      5.48%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         19467      0.05%      5.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        818128      2.21%      7.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      7.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult       389362      1.05%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv           137      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt          126      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       17931619     48.52%     57.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      15772117     42.68%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass      2428868      0.28%      0.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     409565592     47.53%     47.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         9353      0.00%     47.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     47.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     73084546      8.48%     56.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      9237266      1.07%     57.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     10464680      1.21%     58.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     28273384      3.28%     61.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      1914156      0.22%     62.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       409696      0.05%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    165967143     19.26%     81.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    114022110     13.23%     94.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess     46235723      5.37%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      861612517                       # Type of FU issued
system.switch_cpus.iq.rate                   0.831325                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            36957095                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042893                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2427175313                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    758451008                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    669327605                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    369224660                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    188063700                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    183168253                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      710455352                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       185685392                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      7320546                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      3458633                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         8560                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        13892                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      3224852                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          392                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        56264                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9218159                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         4941273                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        920731                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    928259529                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      1048141                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     165958594                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    115523581                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts     27046646                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          14142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        896698                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        13892                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1769194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      7497785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      9266979                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     852935879                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     163628010                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8676638                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              45193649                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            277638628                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         98917843                       # Number of branches executed
system.switch_cpus.iew.exec_stores          114010618                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.822953                       # Inst execution rate
system.switch_cpus.iew.wb_sent              852522066                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             852495858                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         390293192                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         480570381                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.822529                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.812146                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     73117840                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls     12189007                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      9202537                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1022130925                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.836611                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.925047                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    742979952     72.69%     72.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    125112950     12.24%     84.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     42529807      4.16%     89.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     25320302      2.48%     91.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     14803799      1.45%     93.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     13056649      1.28%     94.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7882199      0.77%     95.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6361591      0.62%     95.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     44083676      4.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1022130925                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    855125650                       # Number of instructions committed
system.switch_cpus.commit.committedOps      855125650                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              274798693                       # Number of memory references committed
system.switch_cpus.commit.loads             162499964                       # Number of loads committed
system.switch_cpus.commit.membars               11703                       # Number of memory barriers committed
system.switch_cpus.commit.branches           88579566                       # Number of branches committed
system.switch_cpus.commit.fp_insts          181925418                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         685273114                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     13076357                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass     37923792      4.43%      4.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    373434731     43.67%     48.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         7367      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     48.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     72704207      8.50%     56.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp      9156800      1.07%     57.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     10446496      1.22%     58.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     28083200      3.28%     62.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      1912032      0.22%     62.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt       409600      0.05%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    162511667     19.00%     81.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    112300048     13.13%     94.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess     46235710      5.41%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    855125650                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      44083676                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1906253565                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1870554033                       # The number of ROB writes
system.switch_cpus.timesIdled                   38078                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  235304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           819630722                       # Number of Instructions Simulated
system.switch_cpus.committedOps             819630722                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.264512                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.264512                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.790819                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.790819                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        877337795                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       470044676                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         211802944                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        148072103                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads       305650933                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes       39736725                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             748021                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            748020                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               530                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              530                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           669063                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              14                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60695                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       153702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2133867                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2287569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4918016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     89663120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               94581136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              14                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1478323                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1478323    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1478323                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1408489500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         115524352                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1099158748                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.007435                       # Number of seconds simulated
sim_ticks                                  7434625500                       # Number of ticks simulated
final_tick                               2806151837500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               21689111                       # Simulator instruction rate (inst/s)
host_op_rate                                 21689107                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              162056865                       # Simulator tick rate (ticks/s)
host_mem_usage                                 739436                       # Number of bytes of host memory used
host_seconds                                    45.88                       # Real time elapsed on the host
sim_insts                                   995023369                       # Number of instructions simulated
sim_ops                                     995023369                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       299712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       713344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1013056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       299712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        299712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       715200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          715200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4683                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        11146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               15829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11175                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11175                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     40312992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     95948881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             136261874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     40312992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40312992                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        96198524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96198524                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        96198524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     40312992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     95948881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            232460398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       15828                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11367                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15828                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11367                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1012800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  723200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1012992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               727488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    56                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              727                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    7434207500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15828                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                11367                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         8337                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.236056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   135.297527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.345731                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3851     46.19%     46.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2287     27.43%     73.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          889     10.66%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          373      4.47%     88.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          274      3.29%     92.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          159      1.91%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          105      1.26%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           45      0.54%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          354      4.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         8337                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.092105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.526815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.662066                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3              19      2.78%      2.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               3      0.44%      3.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              4      0.58%      3.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            50      7.31%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           178     26.02%     37.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           180     26.32%     63.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           105     15.35%     78.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            59      8.63%     87.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            27      3.95%     91.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            19      2.78%     94.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            10      1.46%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            10      1.46%     97.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.58%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             5      0.73%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.29%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.29%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             2      0.29%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.29%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.15%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           684                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.520468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.476858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.308108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              554     80.99%     80.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.73%     81.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               82     11.99%     93.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      3.22%     96.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.88%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      1.17%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.44%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.15%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.15%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           684                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    325128500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               621847250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   79125000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20545.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39295.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       136.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        97.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    136.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.37                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    12072                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    6717                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     273366.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 70005600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 38197500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               178924200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              156932640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          36035035920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          15199538490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         317693417250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           369372051600                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            669.503300                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   5970402500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     248040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1217166250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 74692800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 40755000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               216379800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              117877680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          36035035920                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          15394117680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         317522733750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           369401592630                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            669.556845                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   5618260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     248040000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1568311000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      32899                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      999     43.91%     43.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      11      0.48%     44.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.35%     44.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1257     55.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 2275                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       997     49.53%     49.53% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       11      0.55%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.40%     50.47% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      997     49.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2013                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               7173458000     96.49%     96.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 6373000      0.09%     96.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 2955500      0.04%     96.62% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               251465500      3.38%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           7434252000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997998                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.793158                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.884835                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      1.96%      1.96% # number of syscalls executed
system.cpu.kern.syscall::3                          2      3.92%      5.88% # number of syscalls executed
system.cpu.kern.syscall::4                         26     50.98%     56.86% # number of syscalls executed
system.cpu.kern.syscall::6                          3      5.88%     62.75% # number of syscalls executed
system.cpu.kern.syscall::17                         1      1.96%     64.71% # number of syscalls executed
system.cpu.kern.syscall::19                         1      1.96%     66.67% # number of syscalls executed
system.cpu.kern.syscall::33                         1      1.96%     68.63% # number of syscalls executed
system.cpu.kern.syscall::45                         4      7.84%     76.47% # number of syscalls executed
system.cpu.kern.syscall::48                         1      1.96%     78.43% # number of syscalls executed
system.cpu.kern.syscall::54                         1      1.96%     80.39% # number of syscalls executed
system.cpu.kern.syscall::59                         1      1.96%     82.35% # number of syscalls executed
system.cpu.kern.syscall::71                         6     11.76%     94.12% # number of syscalls executed
system.cpu.kern.syscall::73                         2      3.92%     98.04% # number of syscalls executed
system.cpu.kern.syscall::74                         1      1.96%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     51                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   120      0.38%      0.38% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.02%      0.40% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2019      6.45%      6.85% # number of callpals executed
system.cpu.kern.callpal::rdps                      81      0.26%      7.11% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.12% # number of callpals executed
system.cpu.kern.callpal::rti                      237      0.76%      7.88% # number of callpals executed
system.cpu.kern.callpal::callsys                   68      0.22%      8.09% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.03%      8.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               28752     91.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  31294                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               355                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 222                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 223                      
system.cpu.kern.mode_good::user                   222                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.628169                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.770294                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1026647000     13.81%     13.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           6398296000     86.07%     99.87% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle              9309000      0.13%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      120                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             27016                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7031738                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27528                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            255.439480                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21718952                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21718952                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data      3340187                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3340187                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      1938342                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1938342                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        11943                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        11943                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        12028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12028                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      5278529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5278529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      5278529                       # number of overall hits
system.cpu.dcache.overall_hits::total         5278529                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        40593                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40593                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        79247                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        79247                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          636                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          636                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            8                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       119840                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         119840                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       119840                       # number of overall misses
system.cpu.dcache.overall_misses::total        119840                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   1897557995                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1897557995                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3955503812                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3955503812                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     21921998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     21921998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data       145502                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total       145502                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   5853061807                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5853061807                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   5853061807                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5853061807                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      3380780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3380780                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      2017589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2017589                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        12579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        12579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        12036                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12036                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      5398369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5398369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      5398369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5398369                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012007                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.039278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039278                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.050560                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.050560                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000665                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000665                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.022199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.022199                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022199                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 46745.941295                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 46745.941295                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 49913.609499                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49913.609499                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 34468.550314                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34468.550314                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 18187.750000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 18187.750000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 48840.635906                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48840.635906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 48840.635906                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48840.635906                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       302611                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           79                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6832                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.293179                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           79                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        17457                       # number of writebacks
system.cpu.dcache.writebacks::total             17457                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        25531                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25531                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        67721                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        67721                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          207                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          207                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        93252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        93252                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        93252                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        93252                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        15062                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15062                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data        11526                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11526                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          429                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          429                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            8                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        26588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26588                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        26588                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26588                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          333                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          333                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          194                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          194                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    601437506                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    601437506                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    608607812                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    608607812                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     11403251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     11403251                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data       133498                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total       133498                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   1210045318                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1210045318                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   1210045318                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1210045318                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     72970500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     72970500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data     40234000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total     40234000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    113204500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    113204500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004455                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005713                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.034104                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.034104                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000665                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000665                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004925                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004925                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004925                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004925                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 39930.786483                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39930.786483                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 52803.037654                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52803.037654                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 26581.004662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26581.004662                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 16687.250000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 16687.250000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 45510.956747                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45510.956747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 45510.956747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45510.956747                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 219130.630631                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 219130.630631                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 207391.752577                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 207391.752577                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 214809.297913                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 214809.297913                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             48113                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.986680                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11038140                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             48625                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            227.005450                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.986680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          433                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8520658                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8520658                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst      4184021                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4184021                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      4184021                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4184021                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      4184021                       # number of overall hits
system.cpu.icache.overall_hits::total         4184021                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        52248                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         52248                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        52248                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          52248                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        52248                       # number of overall misses
system.cpu.icache.overall_misses::total         52248                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   1091095946                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1091095946                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   1091095946                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1091095946                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   1091095946                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1091095946                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      4236269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4236269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      4236269                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4236269                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      4236269                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4236269                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.012333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012333                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.012333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012333                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.012333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012333                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 20883.018412                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20883.018412                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 20883.018412                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20883.018412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 20883.018412                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20883.018412                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1884                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                64                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    29.437500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         4129                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4129                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         4129                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4129                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         4129                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4129                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        48119                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        48119                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        48119                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        48119                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        48119                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        48119                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    902124291                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    902124291                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    902124291                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    902124291                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    902124291                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    902124291                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.011359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011359                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.011359                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011359                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.011359                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011359                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18747.777198                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18747.777198                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18747.777198                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18747.777198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18747.777198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18747.777198                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  336                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 336                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 386                       # Transaction distribution
system.iobus.trans_dist::WriteResp                194                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp          192                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           50                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1444                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          809                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    13121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 9000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              500000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              117000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             1064425                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              860000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              199500                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                  195                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  211                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide          192                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total          192                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       358497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       358497                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide     37221428                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total     37221428                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       358497                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       358497                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       358497                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       358497                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide          192                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          192                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       119499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       119499                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 193861.604167                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 193861.604167                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       119499                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       119499                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           165                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.892857                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             192                       # number of writebacks
system.iocache.writebacks::total                  192                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide          192                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          192                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide     27237428                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     27237428                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       199497                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       199497                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       199497                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       199497                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 141861.604167                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 141861.604167                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        66499                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        66499                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     15623                       # number of replacements
system.l2.tags.tagsinuse                 16117.377792                       # Cycle average of tags in use
system.l2.tags.total_refs                     1867997                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31681                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     58.962691                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10281.635561                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        520.954138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        188.356420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3503.243359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1623.188313                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.627541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.031797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.011496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.213821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.099072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983727                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16058                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          287                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3065                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        10061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1639                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.980103                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1508421                       # Number of tag accesses
system.l2.tags.data_accesses                  1508421                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        43421                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        10146                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   53567                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            17457                       # number of Writeback hits
system.l2.Writeback_hits::total                 17457                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         5722                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5722                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         43421                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15868                       # number of demand (read+write) hits
system.l2.demand_hits::total                    59289                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        43421                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15868                       # number of overall hits
system.l2.overall_hits::total                   59289                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4682                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5340                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10022                       # number of ReadReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data         5808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5808                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4682                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        11148                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15830                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4682                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        11148                       # number of overall misses
system.l2.overall_misses::total                 15830                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    397569250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    488603250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       886172500                       # number of ReadReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62498                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    535561248                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     535561248                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    397569250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   1024164498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1421733748                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    397569250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   1024164498                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1421733748                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        48103                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        15486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               63589                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        17457                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             17457                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data        11530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11530                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        48103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        27016                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                75119                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        48103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        27016                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               75119                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.097333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.344828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.157606                       # miss rate for ReadReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.503729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.503729                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.097333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.412644                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.210732                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.097333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.412644                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.210732                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 84914.406237                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 91498.735955                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88422.720016                       # average ReadReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus.data        31249                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        31249                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92210.958678                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92210.958678                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 84914.406237                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 91869.797094                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89812.618320                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 84914.406237                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 91869.797094                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89812.618320                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10983                       # number of writebacks
system.l2.writebacks::total                     10983                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5340                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10022                       # number of ReadReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         5808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5808                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4682                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        11148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15830                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4682                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        11148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15830                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          333                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          333                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          194                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          194                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data          527                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    338953750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    421835250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    760789000                       # number of ReadReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data    463755752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    463755752                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    338953750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    885591002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1224544752                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    338953750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    885591002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1224544752                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     68308500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     68308500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data     37712000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     37712000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    106020500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    106020500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.097333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.344828                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.157606                       # mshr miss rate for ReadReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.503729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.503729                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.097333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.412644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.210732                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.097333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.412644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.210732                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 72395.076890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78995.365169                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75911.893834                       # average ReadReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17751                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 79847.753444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79847.753444                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72395.076890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 79439.451202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77355.954011                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72395.076890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 79439.451202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77355.954011                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 205130.630631                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 205130.630631                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 194391.752577                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 194391.752577                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 201177.419355                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 201177.419355                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               10358                       # Transaction distribution
system.membus.trans_dist::ReadResp              10359                       # Transaction distribution
system.membus.trans_dist::WriteReq                194                       # Transaction distribution
system.membus.trans_dist::WriteResp               194                       # Transaction distribution
system.membus.trans_dist::Writeback             11175                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          192                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          192                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               4                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5806                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5806                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1054                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        42648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        43702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        24576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          809                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1715968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1716777                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1741353                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoop_fanout::samples             27729                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   27729    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27729                       # Request fanout histogram
system.membus.reqLayer0.occupancy              848000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            77930527                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             208500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           84702246                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5111783                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4155022                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       108608                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2841484                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2273924                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     80.025930                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS          307083                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          930                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits              3864105                       # DTB read hits
system.switch_cpus.dtb.read_misses               3396                       # DTB read misses
system.switch_cpus.dtb.read_acv                    30                       # DTB read access violations
system.switch_cpus.dtb.read_accesses          3655726                       # DTB read accesses
system.switch_cpus.dtb.write_hits             2122626                       # DTB write hits
system.switch_cpus.dtb.write_misses              1409                       # DTB write misses
system.switch_cpus.dtb.write_acv                   51                       # DTB write access violations
system.switch_cpus.dtb.write_accesses         1964957                       # DTB write accesses
system.switch_cpus.dtb.data_hits              5986731                       # DTB hits
system.switch_cpus.dtb.data_misses               4805                       # DTB misses
system.switch_cpus.dtb.data_acv                    81                       # DTB access violations
system.switch_cpus.dtb.data_accesses          5620683                       # DTB accesses
system.switch_cpus.itb.fetch_hits             4056730                       # ITB hits
system.switch_cpus.itb.fetch_misses              4023                       # ITB misses
system.switch_cpus.itb.fetch_acv                  247                       # ITB acv
system.switch_cpus.itb.fetch_accesses         4060753                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 14854860                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      5202646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               29179497                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             5111783                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2581007                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               8733201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          305910                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 57                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles          740                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       231551                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles         1619                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines           4236269                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         81762                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     14322860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.037267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.013445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          8461730     59.08%     59.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           905056      6.32%     65.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           785038      5.48%     70.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           441169      3.08%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           544253      3.80%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           378851      2.65%     80.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           424983      2.97%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           294547      2.06%     85.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2087233     14.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14322860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.344115                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.964306                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          4244202                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       4972723                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           4050010                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        909018                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         146907                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       537999                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          6114                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       26989806                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         23527                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         146907                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          4609207                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          734298                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1897808                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           4590646                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       2343994                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       26474195                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1897                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1964199                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          11956                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         165809                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands     20615983                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      39109924                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     39044716                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        64721                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps      18949606                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1666373                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       172879                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        16709                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4704788                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      3970424                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2185437                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       356176                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       109390                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           25244211                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       471423                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          24788141                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         4618                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2082665                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1025923                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       411410                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     14322860                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.730670                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.667058                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      4521221     31.57%     31.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2588351     18.07%     49.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3105120     21.68%     71.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2086106     14.56%     85.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1047143      7.31%     93.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       488989      3.41%     96.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       344016      2.40%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       101693      0.71%     99.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        40221      0.28%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14322860                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           11713      3.67%      3.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            210      0.07%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         180337     56.56%     60.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        126587     39.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          499      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      18427500     74.34%     74.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       172624      0.70%     75.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     75.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        13651      0.06%     75.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp         4098      0.02%     75.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         8198      0.03%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          245      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3970131     16.02%     91.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2136626      8.62%     99.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        54568      0.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       24788141                       # Type of FU issued
system.switch_cpus.iq.rate                   1.668689                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              318847                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.012863                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     64081107                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     27741637                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     24442003                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       141499                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        70901                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        70440                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       25035490                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           70999                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       452583                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       426922                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         3110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        14290                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       155381                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        16719                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        35460                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         146907                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          519881                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        166108                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     26011789                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       141963                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       3970424                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      2185437                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       450539                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        162781                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        14290                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        72154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        67810                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       139964                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      24654366                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       3897569                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       133774                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                296155                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              6022042                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          3006773                       # Number of branches executed
system.switch_cpus.iew.exec_stores            2124473                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.659683                       # Inst execution rate
system.switch_cpus.iew.wb_sent               24543762                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              24512443                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          16479544                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          24602845                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.650130                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.669823                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts      2090201                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        60013                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       135459                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     13983038                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.710047                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.035305                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      4965227     35.51%     35.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2260174     16.16%     51.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      4385092     31.36%     83.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       526748      3.77%     86.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       498493      3.56%     90.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       273454      1.96%     92.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       249666      1.79%     94.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       151664      1.08%     95.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       672520      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     13983038                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     23911648                       # Number of instructions committed
system.switch_cpus.commit.committedOps       23911648                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                5573558                       # Number of memory references committed
system.switch_cpus.commit.loads               3543502                       # Number of loads committed
system.switch_cpus.commit.membars               15773                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2884988                       # Number of branches committed
system.switch_cpus.commit.fp_insts              70145                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          23319113                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       279729                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       279176      1.17%      1.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     17792359     74.41%     75.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       169619      0.71%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        13641      0.06%     76.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp         4097      0.02%     76.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         8194      0.03%     76.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            1      0.00%     76.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          245      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3559275     14.89%     91.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      2030473      8.49%     99.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        54568      0.23%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     23911648                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        672520                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             39291483                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            52349793                       # The number of ROB writes
system.switch_cpus.timesIdled                   21034                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  532000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles                14391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts            23632970                       # Number of Instructions Simulated
system.switch_cpus.committedOps              23632970                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.628565                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.628565                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.590925                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.590925                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         37469696                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        19629110                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             64625                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            31518                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          192235                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          66653                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              63941                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             63942                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               194                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              194                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            17457                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          192                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11530                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11530                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        96223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        72564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3078656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2847273                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5925929                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             214                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            93323                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.002090                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.045664                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  93128     99.79%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    195      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              93323                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           64118000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          73085957                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          42563247                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
