#ifndef DPU_BASE_ADDR_H
#define DPU_BASE_ADDR_H 
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_BASE 0x10941000
#define ATF_SUB_RESERVED_BL31_SHARE_MEM_PHYMEM_SIZE (0x10000)
#define SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_BASE 0x11691000
#define SUB_RESERVED_LCD_GAMMA_MEM_PHYMEM_SIZE 0x1000
#endif
