/// Auto-generated register definitions for PWR
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32g0::pwr {

// ============================================================================
// PWR - Power control
// Base Address: 0x40007000
// ============================================================================

/// PWR Register Structure
struct PWR_Registers {

    /// Power control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000208
    /// Access: read-write
    volatile uint32_t CR1;

    /// Power control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR2;

    /// Power control register 3
    /// Offset: 0x0008
    /// Reset value: 0x00008000
    /// Access: read-write
    volatile uint32_t CR3;

    /// Power control register 4
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR4;

    /// Power status register 1
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR1;

    /// Power status register 2
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t SR2;

    /// Power status clear register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t SCR;
    uint8_t RESERVED_001C[4]; ///< Reserved

    /// Power Port A pull-up control register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PUCRA;

    /// Power Port A pull-down control register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PDCRA;

    /// Power Port B pull-up control register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PUCRB;

    /// Power Port B pull-down control register
    /// Offset: 0x002C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PDCRB;

    /// Power Port C pull-up control register
    /// Offset: 0x0030
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PUCRC;

    /// Power Port C pull-down control register
    /// Offset: 0x0034
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PDCRC;

    /// Power Port D pull-up control register
    /// Offset: 0x0038
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PUCRD;

    /// Power Port D pull-down control register
    /// Offset: 0x003C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PDCRD;

    /// Power Port E pull-UP control register
    /// Offset: 0x0040
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PUCRE;

    /// Power Port E pull-down control register
    /// Offset: 0x0044
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PDCRE;

    /// Power Port F pull-up control register
    /// Offset: 0x0048
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PUCRF;

    /// Power Port F pull-down control register
    /// Offset: 0x004C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PDCRF;
};

static_assert(sizeof(PWR_Registers) >= 80, "PWR_Registers size mismatch");

/// PWR peripheral instance
inline PWR_Registers* PWR() {
    return reinterpret_cast<PWR_Registers*>(0x40007000);
}

}  // namespace alloy::hal::st::stm32g0::pwr
