( ( nil
  version "2.1"
  mapType "incremental"
  blockName "adder_4bit"
  repList "behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog schematic symbol"
  stopList "verilog pld_verilog lai_verilog lmsi_verilog symbol"
  hierDelim "."
  hierPrefix "test.top"
  globalHierPrefix "cds_globals."
  netlistDir "/home/mbax3jp2/Cadence/COMP12111/adder_4bit_run1"
  busRef   "ORDERED"
  netType   "BUS"
  leftStr  "["
  rangeStr  ":"
  rightStr  "]"
 )
( instViewTable
 )
( defbus
 )
( net
 )
( inst
 )
( model
( "COMP12111/halfadder/schematic" "halfadder" )
( "COMP12111/adder_4bit/schematic" "adder_4bit" )
( "COMP12111/fulladder/schematic" "fulladder" )
 )
( term
 )
( param
 )
( "adder_4bit" "ihnl/cds2/map" )
( "halfadder" "ihnl/cds0/map" )
( "fulladder" "ihnl/cds1/map" )
 )
