
---------- Begin Simulation Statistics ----------
final_tick                                 3975112500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67686956                       # Number of bytes of host memory used
host_seconds                                    41.32                       # Real time elapsed on the host
host_tick_rate                               96196095                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.003975                       # Number of seconds simulated
sim_ticks                                  3975112500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8086705                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5933861                       # number of cc regfile writes
system.cpu.committedInsts::0                  3810237                       # Number of Instructions Simulated
system.cpu.committedInsts::1                  3810237                       # Number of Instructions Simulated
system.cpu.committedInsts::total              7620474                       # Number of Instructions Simulated
system.cpu.committedOps::0                    6845422                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                    6845422                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total               13690844                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            2.086544                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            2.086544                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.043272                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    456646                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   246274                       # number of floating regfile writes
system.cpu.idleCycles                          196634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                73778                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0                731582                       # Number of branches executed
system.cpu.iew.exec_branches::1                731834                       # Number of branches executed
system.cpu.iew.exec_branches::total           1463416                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.953407                       # Inst execution rate
system.cpu.iew.exec_refs::0                   1570842                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                   1570983                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total               3141825                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                  468909                       # Number of stores executed
system.cpu.iew.exec_stores::1                  469090                       # Number of stores executed
system.cpu.iew.exec_stores::total              937999                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 2051549                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2212031                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               2001                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1040797                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            16606659                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0            1101933                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1            1101893                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total        2203826                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            107127                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              15530031                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10805                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6197                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  68617                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 24489                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            343                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        52399                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          21379                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0                9773961                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1                9791094                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total           19565055                       # num instructions consuming a value
system.cpu.iew.wb_count::0                    7674184                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                    7678060                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total               15352244                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.585696                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.585389                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.585543                       # average fanout of values written-back
system.cpu.iew.wb_producers::0                5724572                       # num instructions producing a value
system.cpu.iew.wb_producers::1                5731600                       # num instructions producing a value
system.cpu.iew.wb_producers::total           11456172                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    0.965279                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    0.965766                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                1.931045                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                     7676683                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                     7680644                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total                15357327                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24179669                       # number of integer regfile reads
system.cpu.int_regfile_writes                12734768                       # number of integer regfile writes
system.cpu.ipc::0                            0.479261                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.479261                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.958523                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             91902      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5991288     75.77%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  525      0.01%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 46526      0.59%     77.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               11697      0.15%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1520      0.02%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8744      0.11%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31658      0.40%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  184      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                21617      0.27%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               22073      0.28%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1491      0.02%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               5      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             198      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             66      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              1      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1149190     14.53%     93.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              444841      5.63%     98.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           49677      0.63%     99.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          33676      0.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7906880                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass             91832      1.16%      1.16% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu               5994324     75.78%     76.94% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult                  525      0.01%     76.94% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 46551      0.59%     77.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               11690      0.15%     77.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                1521      0.02%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 8736      0.11%     77.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     77.81% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                31702      0.40%     78.21% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                  178      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                21712      0.27%     78.49% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               22037      0.28%     78.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     78.77% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift               1476      0.02%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd               5      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt             199      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult             65      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              1      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     78.79% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead              1149721     14.53%     93.32% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite              444948      5.62%     98.95% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead           49433      0.62%     99.57% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite          33792      0.43%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total                7910449                       # Type of FU issued
system.cpu.iq.FU_type::total                 15817329      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                  692875                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1076191                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       338178                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             532726                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                  4585987                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                  4566301                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total              9152288                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.289934                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.288690                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.578624                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4836429     52.84%     52.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    178      0.00%     52.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  434510      4.75%     57.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 22510      0.25%     57.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     57.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                  2169      0.02%     57.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     57.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     57.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     57.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     57.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     57.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                  15647      0.17%     58.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     58.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  40460      0.44%     58.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    350      0.00%     58.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  37186      0.41%     58.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 36719      0.40%     59.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 3220      0.04%     59.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                10      0.00%     59.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt               214      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 2      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              126      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2663770     29.10%     88.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1058788     11.57%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               33236080                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           56737475                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     15014066                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          18990070                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   16603847                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  15817329                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2812                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2915794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            130056                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            165                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3993568                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7753592                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.040000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.988225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2842742     36.66%     36.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1017955     13.13%     49.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              712133      9.18%     58.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              804265     10.37%     69.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1218530     15.72%     85.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              896990     11.57%     96.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              228782      2.95%     99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               27009      0.35%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                5186      0.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7753592                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.989545                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             16536                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             8442                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1104769                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              520194                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads             16438                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores             8297                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads              1107262                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores              520603                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6361596                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1584                       # number of misc regfile writes
system.cpu.numCycles                          7950226                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            4510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  117                       # Number of system calls
system.cpu.workload1.numSyscalls                  117                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1268                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         50565                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          132                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       121864                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           27                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       244468                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             27                       # Total number of snoops made to the snoop filter.
sim_insts                                     7620474                       # Number of instructions simulated
sim_ops                                      13690844                       # Number of ops (including micro ops) simulated
host_inst_rate                                 184405                       # Simulator instruction rate (inst/s)
host_op_rate                                   331300                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1829195                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1465764                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             84893                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               842064                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  794707                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             94.376081                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   80502                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                125                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           76403                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              45223                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            31180                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         6080                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts         2770024                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            2646                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             67242                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7732836                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.770482                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.687834                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         4386325     56.72%     56.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          790669     10.22%     66.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          321409      4.16%     71.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          806475     10.43%     81.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          186276      2.41%     83.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          118223      1.53%     85.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          111167      1.44%     86.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          263625      3.41%     90.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          748667      9.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7732836                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0           3810237                       # Number of instructions committed
system.cpu.commit.instsCommitted::1           3810237                       # Number of instructions committed
system.cpu.commit.instsCommitted::total       7620474                       # Number of instructions committed
system.cpu.commit.opsCommitted::0             6845422                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1             6845422                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total        13690844                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                  1310433                       # Number of memory references committed
system.cpu.commit.memRefs::1                  1310433                       # Number of memory references committed
system.cpu.commit.memRefs::total              2620866                       # Number of memory references committed
system.cpu.commit.loads::0                     905312                       # Number of loads committed
system.cpu.commit.loads::1                     905312                       # Number of loads committed
system.cpu.commit.loads::total                1810624                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      354                       # Number of memory barriers committed
system.cpu.commit.membars::1                      354                       # Number of memory barriers committed
system.cpu.commit.membars::total                  708                       # Number of memory barriers committed
system.cpu.commit.branches::0                  679817                       # Number of branches committed
system.cpu.commit.branches::1                  679817                       # Number of branches committed
system.cpu.commit.branches::total             1359634                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  132636                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                  132636                       # Number of committed floating point instructions.
system.cpu.commit.floating::total              265272                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                  6711682                       # Number of committed integer instructions.
system.cpu.commit.integer::1                  6711682                       # Number of committed integer instructions.
system.cpu.commit.integer::total             13423364                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0              32403                       # Number of function calls committed.
system.cpu.commit.functionCalls::1              32403                       # Number of function calls committed.
system.cpu.commit.functionCalls::total          64806                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        65412      0.96%      0.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5345366     78.09%     79.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          484      0.01%     79.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        46057      0.67%     79.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd         7566      0.11%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1408      0.02%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7892      0.12%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        20535      0.30%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp          174      0.00%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        18930      0.28%     80.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        19572      0.29%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1377      0.02%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            5      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          157      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           52      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       878591     12.83%     93.69% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       380675      5.56%     99.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        26721      0.39%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        24446      0.36%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      6845422                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass        65412      0.96%      0.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu      5345366     78.09%     79.04% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult          484      0.01%     79.05% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        46057      0.67%     79.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd         7566      0.11%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     79.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt         1408      0.02%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     79.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         7892      0.12%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu        20535      0.30%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp          174      0.00%     80.27% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt        18930      0.28%     80.55% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        19572      0.29%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     80.83% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift         1377      0.02%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd            5      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     80.85% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt          157      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult           52      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            1      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     80.86% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead       878591     12.83%     93.69% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite       380675      5.56%     99.25% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead        26721      0.39%     99.64% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite        24446      0.36%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total      6845422                       # Class of committed instruction
system.cpu.commit.committedInstType::total     13690844      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples        748667                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2512698                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2512698                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2512698                       # number of overall hits
system.cpu.dcache.overall_hits::total         2512698                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       258865                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         258865                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       258865                       # number of overall misses
system.cpu.dcache.overall_misses::total        258865                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11472714252                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11472714252                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11472714252                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11472714252                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2771563                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2771563                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2771563                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2771563                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.093400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.093400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.093400                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.093400                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44319.294814                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44319.294814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44319.294814                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44319.294814                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       847904                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11181                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.834362                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        99873                       # number of writebacks
system.cpu.dcache.writebacks::total             99873                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       158765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       158765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       158765                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       158765                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       100100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       100100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100100                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3617847752                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3617847752                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3617847752                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3617847752                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036117                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036117                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036117                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036117                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36142.335185                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36142.335185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36142.335185                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36142.335185                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4009                       # number of replacements
system.cpu.dcache.expired                       95864                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data      1721690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1721690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       239505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        239505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10618139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10618139000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1961195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1961195                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.122122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.122122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44333.684057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44333.684057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       158716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       158716                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2783380500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2783380500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.041194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041194                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34452.468777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34452.468777                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       791008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         791008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        19360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19360                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    854575252                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    854575252                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       810368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       810368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023890                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44141.283678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44141.283678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           49                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19311                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19311                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    834467252                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    834467252                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023830                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43212.016571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43212.016571                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           181.833695                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2612800                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100091                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.104245                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   181.833695                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.355144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.355144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.425781                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          22272595                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         22272595                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2554592                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7590838                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4005786                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1287351                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  68617                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               752648                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 18332                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               17001235                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                336746                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2072395                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      938877                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        170879                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          9915                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              70503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10301418                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1829195                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             920432                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7115009                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   86698                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       5045                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  939                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                   3267049                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  8868                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     3701                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples             7753592                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.391245                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.619001                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   562096      7.25%      7.25% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                   3595849     46.38%     53.63% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                   3595647     46.37%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total               7753592                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples            7753592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.394315                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.877602                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  3903787     50.35%     50.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   325027      4.19%     54.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   295988      3.82%     58.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   610112      7.87%     66.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   606103      7.82%     74.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   520807      6.72%     80.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   321771      4.15%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   501846      6.47%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   668151      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7753592                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.230081                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.295739                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3241616                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3241616                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3241616                       # number of overall hits
system.cpu.icache.overall_hits::total         3241616                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        25430                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          25430                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        25430                       # number of overall misses
system.cpu.icache.overall_misses::total         25430                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    838840500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    838840500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    838840500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    838840500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3267046                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3267046                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3267046                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3267046                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007784                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007784                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007784                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007784                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32986.256390                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32986.256390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32986.256390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32986.256390                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1926                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   175.090909                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        21987                       # number of writebacks
system.cpu.icache.writebacks::total             21987                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2922                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2922                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2922                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2922                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        22508                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        22508                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        22508                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        22508                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    703757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    703757500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    703757500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    703757500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006889                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006889                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006889                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006889                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31266.993958                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31266.993958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31266.993958                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31266.993958                       # average overall mshr miss latency
system.cpu.icache.replacements                  21987                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst      3241616                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3241616                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        25430                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         25430                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    838840500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    838840500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3267046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3267046                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007784                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32986.256390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32986.256390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2922                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2922                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        22508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        22508                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    703757500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    703757500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006889                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006889                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31266.993958                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31266.993958                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.331335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3264124                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             22508                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            145.020615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.331335                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996741                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26158876                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26158876                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3271253                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         19160                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       49564                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  199457                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  191                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 177                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 115073                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   11                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   5305                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                       49743                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  201950                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  171                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                 166                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 115482                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                    8                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                   5718                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   3975112500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  68617                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3370430                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6262069                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          34694                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4465718                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1305656                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               16701715                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 86675                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0              14024                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1              13950                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total          27974                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0              162390                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1              166756                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total          329146                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0                3440                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1                3446                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total            6886                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0              115765                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1              113981                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total          229746                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0       264687                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1       264521                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total       529208                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            20673008                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    42317910                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 26099960                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    566056                       # Number of floating rename lookups
system.cpu.rename.committedMaps              17161854                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3511134                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    1645                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                1606                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2380191                       # count of insts added to the skid buffer
system.cpu.rob.reads                         86628074                       # The number of ROB reads
system.cpu.rob.writes                        33310911                       # The number of ROB writes
system.cpu.thread21905.numInsts               3810237                       # Number of Instructions committed
system.cpu.thread21905.numOps                 6845422                       # Number of Ops committed
system.cpu.thread21905.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                14316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                59231                       # number of demand (read+write) hits
system.l2.demand_hits::total                    73547                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               14316                       # number of overall hits
system.l2.overall_hits::.cpu.data               59231                       # number of overall hits
system.l2.overall_hits::total                   73547                       # number of overall hits
system.l2.demand_misses::.cpu.inst               8178                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              40860                       # number of demand (read+write) misses
system.l2.demand_misses::total                  49038                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              8178                       # number of overall misses
system.l2.overall_misses::.cpu.data             40860                       # number of overall misses
system.l2.overall_misses::total                 49038                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    584121000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2958378500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3542499500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    584121000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2958378500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3542499500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            22494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           100091                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               122585                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           22494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          100091                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              122585                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.363564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.408229                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.400033                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.363564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.408229                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.400033                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71425.898753                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72402.802252                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72239.885395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71425.898753                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72402.802252                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72239.885395                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 333                       # number of writebacks
system.l2.writebacks::total                       333                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          8178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         40860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             49038                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         8178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        40860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            49297                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    535053000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2713218500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3248271500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    535053000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2713218500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     19326211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3267597711                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.363564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.408229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.400033                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.363564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.408229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.402145                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65425.898753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66402.802252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66239.885395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65425.898753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66402.802252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74618.575290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66283.905937                       # average overall mshr miss latency
system.l2.replacements                           1295                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks        44901                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            44901                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        44901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        44901                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        76896                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76896                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        76896                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76896                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          259                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            259                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     19326211                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     19326211                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74618.575290                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74618.575290                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              9211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9211                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10101                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    720091500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     720091500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.523043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.523043                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71289.129789                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71289.129789                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    659485500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    659485500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.523043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.523043                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65289.129789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65289.129789                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          14316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         8178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             8178                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    584121000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    584121000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        22494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          22494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.363564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.363564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71425.898753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71425.898753                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         8178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         8178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    535053000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    535053000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.363564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.363564                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65425.898753                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65425.898753                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         50020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             50020                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        30759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           30759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2238287000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2238287000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.380780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.380780                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 72768.523034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 72768.523034                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        30759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        30759                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2053733000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2053733000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.380780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.380780                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66768.523034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66768.523034                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     275                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 275                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   165                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 24725.369571                       # Cycle average of tags in use
system.l2.tags.total_refs                      244650                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49324                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.960060                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.908621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2727.256441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     21885.215022                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   109.989487                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.041615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.333942                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.377279                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           259                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         47770                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          259                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          935                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        39423                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003952                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.728912                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3959580                       # Number of tag accesses
system.l2.tags.data_accesses                  3959580                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples       142.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      4082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples     20424.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.001926685652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            5                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            5                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState              50210                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                83                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      24660                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       142                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    24660                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     142                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    23                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.83                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.56                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                24660                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 142                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  14475                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   8658                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   1155                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    289                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     38                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     18                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples            5                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean   4891.800000                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean  1097.758325                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  9746.739157                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511            1     20.00%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            3     60.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22016-22527            1     20.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total            5                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples            5                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.600000                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.580936                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.894427                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1     20.00%     20.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18               4     80.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total            5                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   1472                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys                1578240                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                9088                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   397.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     2.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                   3974917500                       # Total gap between requests
system.mem_ctrls0.avgGap                    160266.01                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       261248                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data      1307136                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher         8384                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks         5632                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 65720907.269920036197                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 328829938.775317668915                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 2109122.697785282973                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 1416815.247367212782                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         4082                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data        20447                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher          131                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks          142                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst    115470804                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data    587134346                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher      4517317                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks  33844177582                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     28287.80                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     28714.94                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     34483.34                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks 238339278.75                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       261248                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data      1308608                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher         8384                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total      1578240                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       261248                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       261248                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks         9088                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total         9088                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         4082                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data        20447                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher          131                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total         24660                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks          142                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total          142                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst     65720907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    329200243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher      2109123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       397030273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst     65720907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total     65720907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks      2286225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total        2286225                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks      2286225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst     65720907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    329200243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher      2109123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      399316497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts               24637                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts                 88                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0          884                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1          842                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2          853                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3          936                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4          908                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5          910                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6          880                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7          947                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         1071                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9          942                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10          954                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11          796                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12          727                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13          743                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14          682                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15          766                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16          658                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17          779                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18          633                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19          747                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20          633                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21          768                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22          624                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23          952                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24          736                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25          859                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26          674                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27          693                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28          569                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29          583                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30          361                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31          527                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1            6                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3            5                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5           11                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6            3                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7           15                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8            2                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9            4                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11            6                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19            5                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21           14                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23           13                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24            2                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27            2                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat              276172063                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat             82090484                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat         707122467                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               11209.65                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          28701.65                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits              19401                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits                62                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           78.75                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          70.45                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples         5251                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   301.035231                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   194.094757                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   311.719040                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127         1058     20.15%     20.15% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255         2233     42.53%     62.67% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383          567     10.80%     73.47% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511          319      6.08%     79.55% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639          182      3.47%     83.01% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767          140      2.67%     85.68% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895           86      1.64%     87.32% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023           65      1.24%     88.55% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          601     11.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total         5251                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead              1576768                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten              5632                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             396.659969                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW               1.416815                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   2.07                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               2.07                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              78.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   9091162.080000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   12057559.046400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  58219630.828800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 195441.792000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 706542589.872003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 2705205712.708796                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 516377398.387199                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 4007689494.715200                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower  1008.195238                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE    776591554                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF    178500000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT   3020020946                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   7319710.944000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   9714876.494400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  45411396.172800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 135305.856000                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 706542589.872003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 2547975102.119996                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 637187359.065599                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 3954286340.524800                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   994.760863                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE    962055656                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF    178500000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT   2834556844                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples       191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      4096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples     20378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.002042257652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            8                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            8                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState              50131                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               132                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      24637                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       191                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    24637                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     191                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    35                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.85                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     13.66                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                24637                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 191                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  14405                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   8666                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                   1184                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    314                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     23                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples            8                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean   3069.875000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean   485.817944                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  7714.978853                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511            5     62.50%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            2     25.00%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22016-22527            1     12.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total            8                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples            8                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.500000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.477704                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.925820                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               2     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               6     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total            8                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   2240                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys                1576768                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               12224                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   396.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     3.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                   3974919500                       # Total gap between requests
system.mem_ctrls1.avgGap                    160098.26                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       262144                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data      1304192                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher         8192                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks         8960                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 65946309.695637546480                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 328089330.805103003979                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 2060822.177988673327                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 2254024.257175111212                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         4096                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data        20413                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher          128                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks          191                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst    112497330                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data    569597884                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher      4430620                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks  44997674920                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     27465.17                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     27903.68                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     34614.22                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks 235589921.05                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       262144                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data      1306432                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher         8192                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total      1576768                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       262144                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       262144                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks        12224                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total        12224                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         4096                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data        20413                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher          128                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total         24637                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks          191                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total          191                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst     65946310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    328652837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher      2060822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       396659969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst     65946310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total     65946310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks      3075133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total        3075133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks      3075133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst     65946310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    328652837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher      2060822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      399735102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts               24602                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts                140                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0          892                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1          837                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2          853                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3          935                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4          907                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5          914                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6          870                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7          947                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         1064                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9          949                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10          959                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11          797                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12          706                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13          741                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14          681                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15          766                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16          658                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17          773                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18          626                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19          757                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20          643                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21          776                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22          617                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23          956                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24          727                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25          852                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26          655                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27          675                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28          577                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29          591                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30          359                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31          542                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1           10                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3            5                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4            3                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5           15                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6            3                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7           26                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9            6                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11           11                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17            5                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19            7                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21           17                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23           15                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24            2                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27           10                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28            1                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30            0                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31            0                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat              256187650                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat             81973864                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat         686525834                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               10413.29                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          27905.29                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits              19370                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits                95                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           78.73                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          67.86                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples         5268                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   300.233865                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   193.322827                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   311.492306                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127         1085     20.60%     20.60% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255         2204     41.84%     62.43% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383          590     11.20%     73.63% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511          311      5.90%     79.54% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639          188      3.57%     83.11% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767          134      2.54%     85.65% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895           84      1.59%     87.24% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023           78      1.48%     88.72% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          594     11.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total         5268                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead              1574528                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten              8960                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             396.096463                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW               2.254024                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   2.07                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               2.06                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              78.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   9100518.336000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   12082437.091200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  58122885.542400                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 304438.176000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 706542589.872003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 2692650108.959997                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 526024641.945599                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 4004827619.923197                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower  1007.475290                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE    791155807                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF    178500000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT   3005456693                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   7357135.968000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   9760486.243200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  45360920.371200                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 221751.264000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 706542589.872003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 2572253326.943992                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 618532903.833600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 3960029114.495996                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   996.205545                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE    933289159                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF    178500000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT   2863323341                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39196                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          333                       # Transaction distribution
system.membus.trans_dist::CleanEvict              935                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10101                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         39196                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port        49948                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port        49914                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        99862                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  99862                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port      1587328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port      1588992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      3176320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3176320                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             49297                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   49297    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               49297                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            31867399                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer5.occupancy            32078904                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          261726728                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            103287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45234                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        76959                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             962                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              413                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         22508                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80779                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        66989                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       300073                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                367062                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2846784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12797696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               15644480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1722                       # Total snoops (count)
system.tol2bus.snoopTraffic                     22208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           124316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001295                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.035964                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 124155     99.87%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    161      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             124316                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3975112500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          244094000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          33847329                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         150161459                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
