5 13 101 4 *
8 /ptmp/covered/diags/verilog -t main -vcd cond3.1.vcd -o cond3.1.cdd -v cond3.1.v -D DUMP
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 cond3.1.v 11 32 1
2 1 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000a 1 0 2 0 3 17 0 7 0 2 0 0
1 b 2 14 107000a 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 cond3.1.v 0 21 1
2 2 17 50005 1 0 1004 0 0 32 48 0 0
2 3 17 10001 0 1 1410 0 0 3 1 a
2 4 17 10005 1 37 16 2 3
2 5 18 50008 1 0 21008 0 0 1 16 1 0
2 6 18 10001 0 1 1410 0 0 1 1 b
2 7 18 10008 1 37 1a 5 6
2 8 19 20002 1 0 1008 0 0 32 48 5 0
2 9 19 10002 2 2c 900a 8 0 32 18 0 ffffffff 0 0 0 0
2 10 20 100013 1 0 41008 0 0 3 16 3 0
2 11 20 9000c 1 0 41008 0 0 3 16 2 0
2 12 20 5000c 1 1a 1208 10 11 3 18 0 7 5 2 0 0
2 13 20 50005 1 1 1008 0 0 1 1 b
2 14 20 50013 1 19 1008 12 13 3 18 0 7 5 2 0 0
2 15 20 10001 0 1 1410 0 0 3 1 a
2 16 20 10013 1 37 1a 14 15
4 16 0 0 0
4 9 0 16 0
4 7 0 9 9
4 4 11 7 7
3 1 main.$u1 "main.$u1" 0 cond3.1.v 0 30 1
