<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Sai Rajat - Portfolio</title>
  <link rel="stylesheet" href="style.css">
</head>
<body>

  <!-- Background -->
  <div class="background"></div>

  <!-- Floating Dots -->
  <div class="circuit-dots">
    <!-- 20 dots -->
    <span class="dot" style="--i:0;"></span>
    <span class="dot" style="--i:1;"></span>
    <span class="dot" style="--i:2;"></span>
    <span class="dot" style="--i:3;"></span>
    <span class="dot" style="--i:4;"></span>
    <span class="dot" style="--i:5;"></span>
    <span class="dot" style="--i:6;"></span>
    <span class="dot" style="--i:7;"></span>
    <span class="dot" style="--i:8;"></span>
    <span class="dot" style="--i:9;"></span>
    <span class="dot" style="--i:10;"></span>
    <span class="dot" style="--i:11;"></span>
    <span class="dot" style="--i:12;"></span>
    <span class="dot" style="--i:13;"></span>
    <span class="dot" style="--i:14;"></span>
    <span class="dot" style="--i:15;"></span>
    <span class="dot" style="--i:16;"></span>
    <span class="dot" style="--i:17;"></span>
    <span class="dot" style="--i:18;"></span>
    <span class="dot" style="--i:19;"></span>
  </div>

  <!-- Hero Section -->
  <section class="hero">
    <img src="assets/profile.jpeg" alt="Sai Rajat" class="profile-img">

    <!-- Social Icons -->
    <div class="socials">
      <a href="https://github.com/SaiRajat2303" target="_blank"><img src="icons/github.svg" alt="GitHub" class="icon"></a>
      <a href="https://www.linkedin.com/in/sai-rajat-goparaju/" target="_blank"><img src="icons/linkedin.svg" alt="LinkedIn" class="icon"></a>
      <a href="mailto:sairajatgoparaju@gmail.com"><img src="icons/mail.svg" alt="Mail" class="icon"></a>
    </div>

    <!-- Education Info -->
    <p class="education">
      üéì Graduated from <strong>BITS Pilani</strong>, B.E. Electrical & Electronics Engineering, CGPA 9.42 (Merit Scholarship Recipient)
    </p>

    <h1 class="glow-text">Hey There, I'm Sai Rajat!</h1>
    <p class="subtitle">
      Engineer, RISC-V Cores and System IP @
      <img src="assets/tenstorrent-logo.png" alt="Tenstorrent" class="company-logo"> Tenstorrent
    </p>
    <p class="subtitle">
      Former Silicon Engineering Intern @ 
      <img src="assets/google-logo.png" alt="Google" class="company-logo"> Google India (Pixel SoC)
    </p>
  </section>

  <!-- Focus Areas -->
  <section>
    <h2 class="section-title">üéØ Focus Areas</h2>
    <div class="focus-grid">
      <div class="focus-item">High Performance Architectures</div>
      <div class="focus-item">Cache Coherence</div>
      <div class="focus-item">CPU Micro-Architecture</div>
      <div class="focus-item">Testbench Development</div>
      <div class="focus-item">RTL Design & Integration</div>
    </div>
  </section>

  <!-- Experience -->
  <section>
    <h2 class="section-title">üíº My Time at Tenstorrent</h2>
    <div class="experience-item">
      <h3 class="job-title">Design & Verification Engineer at Tenstorrent</h3>
      <ul>
        <li>Designed and integrated <strong>IOMMU, APLIC, and a peripheral AXI Bridge</strong> enabling Linux and DOOM to run on Tenstorrent's Ascalon core at TT-Blueprint, San Francisco.</li>
        <li>Built <strong>L1 + L2 Cache Models</strong> for multiple clusters, catching critical inter- and intra-cluster coherency bugs, including a Dirty Victim Evict bug.</li>
        <li>Co-developed <strong>RV TESTER</strong>, a RISC-V core testbench methodology, to be presented at RISC-V Summit North America 2025.</li>
        <li>Developed a novel <strong>End-of-Simulation Memory Checking methodology</strong> with micro-architectural hacks; presented to Jim Keller (CEO, Tenstorrent).</li>
        <li>Built a complete <strong>DV environment for DMA device emulation</strong>, verifying Linux device driver sequences using AXI transactors and IOMMU integration.</li>
        <li>Planned and verified <strong>PMA and PMP tests</strong> for RISC-V IOMMU.</li>
        <li>Developed <strong>Tracer Infrastructure</strong> to track AXI transactions across bridges, switches, and caches.</li>
        <li>Implemented various <strong>checkers</strong> (SVADU, AXI response timeout) to catch critical RTL and performance bugs.</li>
        <li>Enhanced the <strong>Shared Cache CHI2AXI Bridge</strong> to support AXI re-ordering for memory ordering scenarios.</li>
        <li>Built and deployed a <strong>Coherency Monitor</strong> for Load-Store to L2 cache traffic using SystemVerilog and AMBA CHI-E.</li>
        <li>And more .....
      </ul>
    </div>
  </section>

  <footer>
    ‚≠ê "Designing hardware that thinks faster than I do." ‚Äî Sai Rajat
  </footer>

</body>
</html>
