Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cpu_top_tb_behav xil_defaultlib.cpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'o_index' [E:/NItemp/5_cpu/src/mycpu/mycpu.srcs/sources_1/new/cpu_top.v:108]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'index' [E:/NItemp/5_cpu/src/mycpu/mycpu.srcs/sources_1/new/cpu_top.v:212]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.grf
Compiling module xil_defaultlib.prejump
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.lsu
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.csr
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_top_tb_behav
