// Seed: 2022198384
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_0 = 0;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd37,
    parameter id_3 = 32'd53
) (
    output wire id_0,
    output wand id_1,
    output supply1 _id_2,
    output wor _id_3
);
  logic [id_3 : 1  |  id_2] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  inout wor id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_10,
      id_9
  );
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_12;
  ;
  assign id_9 = -1;
endmodule
