// Seed: 1575393709
module module_0 ();
  reg id_1, id_2, id_3, id_4;
  assign module_1.id_4 = 0;
  initial begin : LABEL_0
    #1 id_3 <= 1;
    #1 $display(id_1, 1, 1, id_1);
    id_4 = id_3;
    id_4 <= 1;
    id_2 = id_4;
  end
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output supply0 id_4
    , id_6
);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire  id_0,
    output logic id_1
    , id_12,
    input  wor   id_2,
    input  tri   id_3,
    output tri0  id_4,
    output wire  id_5,
    input  wand  id_6,
    input  wor   id_7,
    inout  wand  id_8,
    input  wire  id_9,
    input  wire  id_10
);
  wire id_13;
  wire id_14;
  always @(posedge 1) begin : LABEL_0
    id_1 <= 1;
  end
  wire id_15;
  module_0 modCall_1 ();
  wire id_16;
  nor primCall (id_0, id_10, id_12, id_13, id_14, id_15, id_2, id_3, id_6, id_7, id_8, id_9);
endmodule
