Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jun 11 20:40:57 2024
| Host         : DELL-JOHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file unidadControl_timing_summary_routed.rpt -pb unidadControl_timing_summary_routed.pb -rpx unidadControl_timing_summary_routed.rpx -warn_on_violation
| Design       : unidadControl
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9)
5. checking no_input_delay (8)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9)
------------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            ALUOP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 4.699ns (50.142%)  route 4.673ns (49.858%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           1.663     2.994    cod_op_IBUF[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I2_O)        0.097     3.091 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.377     3.469    SR_OBUF
    SLICE_X0Y115         LUT5 (Prop_lut5_I1_O)        0.097     3.566 r  ALUOP_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.632     6.198    ALUOP_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.174     9.372 r  ALUOP_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.372    ALUOP[3]
    V17                                                               r  ALUOP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            WPC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.299ns  (logic 4.679ns (50.312%)  route 4.621ns (49.688%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           1.539     2.870    cod_op_IBUF[2]
    SLICE_X0Y115         LUT6 (Prop_lut6_I5_O)        0.097     2.967 r  WPC_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.607     3.574    WPC_OBUF_inst_i_2_n_0
    SLICE_X1Y115         LUT3 (Prop_lut3_I2_O)        0.097     3.671 r  WPC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.474     6.146    WPC_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.154     9.299 r  WPC_OBUF_inst/O
                         net (fo=0)                   0.000     9.299    WPC
    T16                                                               r  WPC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            WR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.152ns  (logic 4.598ns (50.242%)  route 4.554ns (49.758%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           2.055     3.386    cod_op_IBUF[2]
    SLICE_X0Y115         LUT5 (Prop_lut5_I1_O)        0.097     3.483 r  SWD_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.498     5.982    WR_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.170     9.152 r  WR_OBUF_inst/O
                         net (fo=0)                   0.000     9.152    WR
    V16                                                               r  WR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            SWD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 4.605ns (50.494%)  route 4.515ns (49.506%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           2.055     3.386    cod_op_IBUF[2]
    SLICE_X0Y115         LUT5 (Prop_lut5_I1_O)        0.097     3.483 r  SWD_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.459     5.943    WR_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.177     9.119 r  SWD_OBUF_inst/O
                         net (fo=0)                   0.000     9.119    SWD
    T15                                                               r  SWD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            ALUOP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 4.855ns (54.726%)  route 4.016ns (45.274%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           1.663     2.994    cod_op_IBUF[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I2_O)        0.097     3.091 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.374     3.465    SR_OBUF
    SLICE_X0Y115         LUT5 (Prop_lut5_I3_O)        0.111     3.576 r  ALUOP_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.979     5.555    ALUOP_OBUF[2]
    R18                  OBUF (Prop_obuf_I_O)         3.316     8.872 r  ALUOP_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.872    ALUOP[2]
    R18                                                               r  ALUOP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            ALUOP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.838ns  (logic 4.698ns (53.157%)  route 4.140ns (46.843%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           1.663     2.994    cod_op_IBUF[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I2_O)        0.097     3.091 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.374     3.465    SR_OBUF
    SLICE_X0Y115         LUT5 (Prop_lut5_I3_O)        0.097     3.562 r  ALUOP_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.103     5.665    ALUOP_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         3.173     8.838 r  ALUOP_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.838    ALUOP[1]
    N14                                                               r  ALUOP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            ALUOP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.102ns  (logic 4.864ns (60.035%)  route 3.238ns (39.965%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           1.663     2.994    cod_op_IBUF[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I2_O)        0.097     3.091 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.377     3.469    SR_OBUF
    SLICE_X0Y115         LUT5 (Prop_lut5_I1_O)        0.111     3.580 r  ALUOP_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.197     4.777    ALUOP_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.325     8.102 r  ALUOP_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.102    ALUOP[0]
    J13                                                               r  ALUOP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            SR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.447ns  (logic 4.571ns (61.373%)  route 2.877ns (38.627%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           1.663     2.994    cod_op_IBUF[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I2_O)        0.097     3.091 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           1.213     4.305    SR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.143     7.447 r  SR_OBUF_inst/O
                         net (fo=0)                   0.000     7.447    SR
    H17                                                               r  SR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            RN_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.600ns  (logic 1.428ns (39.661%)  route 2.172ns (60.339%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           1.663     2.994    cod_op_IBUF[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I2_O)        0.097     3.091 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.509     3.600    SR_OBUF
    SLICE_X0Y115         FDCE                                         r  RN_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[2]
                            (input port)
  Destination:            ROV_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.600ns  (logic 1.428ns (39.661%)  route 2.172ns (60.339%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D14                                               0.000     0.000 r  cod_op[2] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[2]
    D14                  IBUF (Prop_ibuf_I_O)         1.331     1.331 r  cod_op_IBUF[2]_inst/O
                         net (fo=3, routed)           1.663     2.994    cod_op_IBUF[2]
    SLICE_X1Y115         LUT4 (Prop_lut4_I2_O)        0.097     3.091 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.509     3.600    SR_OBUF
    SLICE_X0Y115         FDCE                                         r  ROV_reg/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 N
                            (input port)
  Destination:            RN_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.261ns (38.241%)  route 0.421ns (61.759%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  N (IN)
                         net (fo=0)                   0.000     0.000    N
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  N_IBUF_inst/O
                         net (fo=1, routed)           0.421     0.682    N_IBUF
    SLICE_X0Y115         FDCE                                         r  RN_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            RN_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.251ns (35.986%)  route 0.446ns (64.014%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 f  CLR_IBUF_inst/O
                         net (fo=3, routed)           0.446     0.696    CLR_IBUF
    SLICE_X0Y115         FDCE                                         f  RN_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            ROV_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.251ns (35.986%)  route 0.446ns (64.014%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 f  CLR_IBUF_inst/O
                         net (fo=3, routed)           0.446     0.696    CLR_IBUF
    SLICE_X0Y115         FDCE                                         f  ROV_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLR
                            (input port)
  Destination:            RZ_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.696ns  (logic 0.251ns (35.986%)  route 0.446ns (64.014%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E17                                               0.000     0.000 f  CLR (IN)
                         net (fo=0)                   0.000     0.000    CLR
    E17                  IBUF (Prop_ibuf_I_O)         0.251     0.251 f  CLR_IBUF_inst/O
                         net (fo=3, routed)           0.446     0.696    CLR_IBUF
    SLICE_X0Y115         FDCE                                         f  RZ_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Z
                            (input port)
  Destination:            RZ_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.256ns (36.549%)  route 0.445ns (63.451%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  Z (IN)
                         net (fo=0)                   0.000     0.000    Z
    G18                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  Z_IBUF_inst/O
                         net (fo=1, routed)           0.445     0.702    Z_IBUF
    SLICE_X0Y115         FDCE                                         r  RZ_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV
                            (input port)
  Destination:            ROV_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.739ns  (logic 0.251ns (33.919%)  route 0.488ns (66.081%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  OV (IN)
                         net (fo=0)                   0.000     0.000    OV
    F18                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  OV_IBUF_inst/O
                         net (fo=1, routed)           0.488     0.739    OV_IBUF
    SLICE_X0Y115         FDCE                                         r  ROV_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[4]
                            (input port)
  Destination:            RN_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.280ns (25.446%)  route 0.821ns (74.554%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  cod_op[4] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[4]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  cod_op_IBUF[4]_inst/O
                         net (fo=3, routed)           0.487     0.722    cod_op_IBUF[4]
    SLICE_X1Y115         LUT4 (Prop_lut4_I0_O)        0.045     0.767 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.334     1.101    SR_OBUF
    SLICE_X0Y115         FDCE                                         r  RN_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[4]
                            (input port)
  Destination:            ROV_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.280ns (25.446%)  route 0.821ns (74.554%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  cod_op[4] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[4]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  cod_op_IBUF[4]_inst/O
                         net (fo=3, routed)           0.487     0.722    cod_op_IBUF[4]
    SLICE_X1Y115         LUT4 (Prop_lut4_I0_O)        0.045     0.767 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.334     1.101    SR_OBUF
    SLICE_X0Y115         FDCE                                         r  ROV_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[4]
                            (input port)
  Destination:            RZ_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.101ns  (logic 0.280ns (25.446%)  route 0.821ns (74.554%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  cod_op[4] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[4]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  cod_op_IBUF[4]_inst/O
                         net (fo=3, routed)           0.487     0.722    cod_op_IBUF[4]
    SLICE_X1Y115         LUT4 (Prop_lut4_I0_O)        0.045     0.767 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.334     1.101    SR_OBUF
    SLICE_X0Y115         FDCE                                         r  RZ_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cod_op[4]
                            (input port)
  Destination:            SR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.502ns (64.260%)  route 0.835ns (35.740%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F16                                               0.000     0.000 r  cod_op[4] (IN)
                         net (fo=0)                   0.000     0.000    cod_op[4]
    F16                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  cod_op_IBUF[4]_inst/O
                         net (fo=3, routed)           0.487     0.722    cod_op_IBUF[4]
    SLICE_X1Y115         LUT4 (Prop_lut4_I0_O)        0.045     0.767 r  SR_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.348     1.115    SR_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.337 r  SR_OBUF_inst/O
                         net (fo=0)                   0.000     2.337    SR
    H17                                                               r  SR (OUT)
  -------------------------------------------------------------------    -------------------





