#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c17d07cb60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c17d141e90 .scope module, "tb_apb_v2" "tb_apb_v2" 3 2;
 .timescale -9 -12;
v000001c17d1ad3a0_0 .var/i "i", 31 0;
v000001c17d1ad4e0_0 .var "out", 31 0;
v000001c17d1ad300_0 .var "paddr", 31 0;
v000001c17d1adda0_0 .var "pclk", 0 0;
v000001c17d1ad580_0 .var "penable", 0 0;
v000001c17d1ad940_0 .net "prdata", 31 0, v000001c17d159c40_0;  1 drivers
v000001c17d1ad080_0 .net "pready", 0 0, v000001c17d1599c0_0;  1 drivers
v000001c17d1acea0_0 .var "presetn", 0 0;
v000001c17d1ac9a0_0 .var "psel", 0 0;
v000001c17d1ac5e0_0 .net "pslverr", 0 0, v000001c17d1597e0_0;  1 drivers
v000001c17d1ad9e0_0 .var "pwdata", 31 0;
v000001c17d1ac400_0 .var "pwrite", 0 0;
S_000001c17d142020 .scope module, "DUT" "apb_slave_v2" 3 21, 4 1 0, S_000001c17d141e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 32 "paddr";
    .port_info 3 /INPUT 32 "pwdata";
    .port_info 4 /INPUT 1 "psel";
    .port_info 5 /INPUT 1 "penable";
    .port_info 6 /INPUT 1 "pwrite";
    .port_info 7 /OUTPUT 1 "pready";
    .port_info 8 /OUTPUT 1 "pslverr";
    .port_info 9 /OUTPUT 32 "prdata";
enum000001c17d14cef0 .enum4 (2)
   "APB_SETUP" 2'b00,
   "APB_W_ENABLE" 2'b01,
   "APB_R_ENABLE" 2'b10
 ;
v000001c17d159b00_0 .var "apb_st", 1 0;
v000001c17d159920_0 .var "ctrl_reg", 31 0;
v000001c17d159ba0_0 .net "paddr", 31 0, v000001c17d1ad300_0;  1 drivers
v000001c17d159d80_0 .net "pclk", 0 0, v000001c17d1adda0_0;  1 drivers
v000001c17d159ce0_0 .net "penable", 0 0, v000001c17d1ad580_0;  1 drivers
v000001c17d159c40_0 .var "prdata", 31 0;
v000001c17d1599c0_0 .var "pready", 0 0;
v000001c17d1596a0_0 .net "presetn", 0 0, v000001c17d1acea0_0;  1 drivers
v000001c17d159740_0 .net "psel", 0 0, v000001c17d1ac9a0_0;  1 drivers
v000001c17d1597e0_0 .var "pslverr", 0 0;
v000001c17d159880_0 .net "pwdata", 31 0, v000001c17d1ad9e0_0;  1 drivers
v000001c17d159a60_0 .net "pwrite", 0 0, v000001c17d1ac400_0;  1 drivers
v000001c17d1ac2c0 .array "sin_lut", 7 0, 31 0;
v000001c17d1ac360_0 .var "sin_out_reg", 31 0;
E_000001c17d157410/0 .event negedge, v000001c17d1596a0_0;
E_000001c17d157410/1 .event posedge, v000001c17d159d80_0;
E_000001c17d157410 .event/or E_000001c17d157410/0, E_000001c17d157410/1;
S_000001c17d1576d0 .scope task, "apb_read" "apb_read" 3 56, 3 56 0, S_000001c17d141e90;
 .timescale -9 -12;
v000001c17d1ad620_0 .var "addr", 31 0;
v000001c17d1acd60_0 .var "data", 31 0;
E_000001c17d156c50 .event posedge, v000001c17d159d80_0;
E_000001c17d157050 .event anyedge, v000001c17d1599c0_0;
TD_tb_apb_v2.apb_read ;
    %wait E_000001c17d156c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1ac9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ac400_0, 0;
    %load/vec4 v000001c17d1ad620_0;
    %assign/vec4 v000001c17d1ad300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ad580_0, 0;
    %wait E_000001c17d156c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1ad580_0, 0;
T_0.0 ;
    %load/vec4 v000001c17d1ad080_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000001c17d157050;
    %jmp T_0.0;
T_0.1 ;
    %wait E_000001c17d156c50;
    %load/vec4 v000001c17d1ad940_0;
    %store/vec4 v000001c17d1acd60_0, 0, 32;
    %wait E_000001c17d156c50;
    %end;
S_000001c17d157860 .scope task, "apb_write" "apb_write" 3 38, 3 38 0, S_000001c17d141e90;
 .timescale -9 -12;
v000001c17d1ac220_0 .var "addr", 31 0;
v000001c17d1ad120_0 .var "data", 31 0;
TD_tb_apb_v2.apb_write ;
    %wait E_000001c17d156c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1ac9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1ac400_0, 0;
    %load/vec4 v000001c17d1ac220_0;
    %assign/vec4 v000001c17d1ad300_0, 0;
    %load/vec4 v000001c17d1ad120_0;
    %assign/vec4 v000001c17d1ad9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ad580_0, 0;
    %wait E_000001c17d156c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1ad580_0, 0;
T_1.2 ;
    %load/vec4 v000001c17d1ad080_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.3, 6;
    %wait E_000001c17d157050;
    %jmp T_1.2;
T_1.3 ;
    %wait E_000001c17d156c50;
    %end;
    .scope S_000001c17d142020;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c17d1ac2c0, 4, 0;
    %pushi/vec4 28785, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c17d1ac2c0, 4, 0;
    %pushi/vec4 65536, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c17d1ac2c0, 4, 0;
    %pushi/vec4 28785, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c17d1ac2c0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c17d1ac2c0, 4, 0;
    %pushi/vec4 4294938511, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c17d1ac2c0, 4, 0;
    %pushi/vec4 4294901760, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c17d1ac2c0, 4, 0;
    %pushi/vec4 4294938511, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c17d1ac2c0, 4, 0;
    %end;
    .thread T_2;
    .scope S_000001c17d142020;
T_3 ;
    %wait E_000001c17d157410;
    %load/vec4 v000001c17d1596a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c17d159920_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c17d1ac360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c17d159c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1599c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1597e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c17d159b00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c17d159b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1597e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c17d159b00_0, 0;
    %jmp T_3.6;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1599c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1597e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c17d159c40_0, 0;
    %load/vec4 v000001c17d159740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v000001c17d159ce0_0;
    %nor/r;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v000001c17d159a60_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %assign/vec4 v000001c17d159b00_0, 0;
T_3.7 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000001c17d159740_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.15, 10;
    %load/vec4 v000001c17d159ce0_0;
    %and;
T_3.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.14, 9;
    %load/vec4 v000001c17d159a60_0;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1599c0_0, 0;
    %load/vec4 v000001c17d159ba0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1597e0_0, 0;
    %jmp T_3.18;
T_3.16 ;
    %load/vec4 v000001c17d159880_0;
    %assign/vec4 v000001c17d159920_0, 0;
    %load/vec4 v000001c17d159880_0;
    %parti/s 3, 0, 2;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.19, 5;
    %load/vec4 v000001c17d159880_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001c17d1ac2c0, 4;
    %assign/vec4 v000001c17d1ac360_0, 0;
    %jmp T_3.20;
T_3.19 ;
    %pushi/vec4 3735928559, 0, 32;
    %assign/vec4 v000001c17d1ac360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1597e0_0, 0;
T_3.20 ;
    %jmp T_3.18;
T_3.18 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c17d159b00_0, 0;
T_3.12 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000001c17d159740_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.24, 10;
    %load/vec4 v000001c17d159ce0_0;
    %and;
T_3.24;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.23, 9;
    %load/vec4 v000001c17d159a60_0;
    %nor/r;
    %and;
T_3.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1599c0_0, 0;
    %load/vec4 v000001c17d159ba0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1597e0_0, 0;
    %jmp T_3.28;
T_3.25 ;
    %load/vec4 v000001c17d159920_0;
    %assign/vec4 v000001c17d159c40_0, 0;
    %jmp T_3.28;
T_3.26 ;
    %load/vec4 v000001c17d1ac360_0;
    %assign/vec4 v000001c17d159c40_0, 0;
    %jmp T_3.28;
T_3.28 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c17d159b00_0, 0;
T_3.21 ;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c17d141e90;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001c17d1adda0_0;
    %inv;
    %store/vec4 v000001c17d1adda0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c17d141e90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c17d1adda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c17d1acea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ac9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ad580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ac400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c17d1ad300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c17d1ad9e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c17d1ad4e0_0, 0;
    %pushi/vec4 5, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c17d156c50;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c17d1acea0_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c17d156c50;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c17d1ad3a0_0, 0, 32;
T_5.4 ;
    %load/vec4 v000001c17d1ad3a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001c17d1ac220_0, 0, 32;
    %load/vec4 v000001c17d1ad3a0_0;
    %store/vec4 v000001c17d1ad120_0, 0, 32;
    %fork TD_tb_apb_v2.apb_write, S_000001c17d157860;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ac9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ad580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ac400_0, 0;
    %pushi/vec4 2, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c17d156c50;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v000001c17d1ad620_0, 0, 32;
    %fork TD_tb_apb_v2.apb_read, S_000001c17d1576d0;
    %join;
    %load/vec4 v000001c17d1acd60_0;
    %store/vec4 v000001c17d1ad4e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ac9a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ad580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c17d1ac400_0, 0;
    %vpi_call/w 3 110 "$display", "[TB] sin(pi/4*%0d) = 0x%h", v000001c17d1ad3a0_0, v000001c17d1ad4e0_0 {0 0 0};
    %pushi/vec4 2, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c17d156c50;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %load/vec4 v000001c17d1ad3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c17d1ad3a0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %pushi/vec4 5, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001c17d156c50;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %vpi_call/w 3 115 "$display", "Simulation finished." {0 0 0};
    %vpi_call/w 3 116 "$stop" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_apb_v2.sv";
    "rtl/apb_slave_v2.sv";
