.TH "C:/Users/matanel/Desktop/Projects/KernelDevelopment/kernel/cpu/cpuid/cpuid.h" 3 "MatanelOS" \" -*- nroff -*-
.ad l
.nh
.SH NAME
C:/Users/matanel/Desktop/Projects/KernelDevelopment/kernel/cpu/cpuid/cpuid.h
.SH SYNOPSIS
.br
.PP
\fR#include <stddef\&.h>\fP
.br
\fR#include <stdbool\&.h>\fP
.br
\fR#include <stdint\&.h>\fP
.br
\fR#include <cpuid\&.h>\fP
.br
\fR#include '\&.\&./\&.\&./memory/memory\&.h'\fP
.br
\fR#include '\&.\&./\&.\&./trace\&.h'\fP
.br

.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBCPUID_VENDOR_AMD\fP   'AuthenticAMD'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_AMD_OLD\fP   'AMDisbetter!'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_INTEL\fP   'GenuineIntel'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_VIA\fP   'VIA VIA VIA '"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_TRANSMETA\fP   'GenuineTMx86'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_TRANSMETA_OLD\fP   'TransmetaCPU'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_CYRIX\fP   'CyrixInstead'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_CENTAUR\fP   'CentaurHauls'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_NEXGEN\fP   'NexGenDriven'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_UMC\fP   'UMC UMC UMC '"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_SIS\fP   'SiS SiS SiS '"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_NSC\fP   'Geode by NSC'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_RISE\fP   'RiseRiseRise'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_VORTEX\fP   'Vortex86 SoC'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_AO486\fP   'MiSTer AO486'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_AO486_OLD\fP   'GenuineAO486'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_ZHAOXIN\fP   '  Shanghai  '"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_HYGON\fP   'HygonGenuine'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_ELBRUS\fP   'E2K MACHINE '"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_QEMU\fP   'TCGTCGTCGTCG'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_KVM\fP   ' KVMKVMKVM  '"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_VMWARE\fP   'VMwareVMware'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_VIRTUALBOX\fP   'VBoxVBoxVBox'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_XEN\fP   'XenVMMXenVMM'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_HYPERV\fP   'Microsoft Hv'"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_PARALLELS\fP   ' prl hyperv '"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_PARALLELS_ALT\fP   ' lrpepyh vr '"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_BHYVE\fP   'bhyve bhyve '"
.br
.ti -1c
.RI "#define \fBCPUID_VENDOR_QNX\fP   ' QNXQVMBSQG '"
.br
.in -1c
.SS "Enumerations"

.in +1c
.ti -1c
.RI "enum { \fBCPUID_FEAT_ECX_SSE3\fP = 1 << 0, \fBCPUID_FEAT_ECX_PCLMUL\fP = 1 << 1, \fBCPUID_FEAT_ECX_DTES64\fP = 1 << 2, \fBCPUID_FEAT_ECX_MONITOR\fP = 1 << 3, \fBCPUID_FEAT_ECX_DS_CPL\fP = 1 << 4, \fBCPUID_FEAT_ECX_VMX\fP = 1 << 5, \fBCPUID_FEAT_ECX_SMX\fP = 1 << 6, \fBCPUID_FEAT_ECX_EST\fP = 1 << 7, \fBCPUID_FEAT_ECX_TM2\fP = 1 << 8, \fBCPUID_FEAT_ECX_SSSE3\fP = 1 << 9, \fBCPUID_FEAT_ECX_CID\fP = 1 << 10, \fBCPUID_FEAT_ECX_SDBG\fP = 1 << 11, \fBCPUID_FEAT_ECX_FMA\fP = 1 << 12, \fBCPUID_FEAT_ECX_CX16\fP = 1 << 13, \fBCPUID_FEAT_ECX_XTPR\fP = 1 << 14, \fBCPUID_FEAT_ECX_PDCM\fP = 1 << 15, \fBCPUID_FEAT_ECX_PCID\fP = 1 << 17, \fBCPUID_FEAT_ECX_DCA\fP = 1 << 18, \fBCPUID_FEAT_ECX_SSE4_1\fP = 1 << 19, \fBCPUID_FEAT_ECX_SSE4_2\fP = 1 << 20, \fBCPUID_FEAT_ECX_X2APIC\fP = 1 << 21, \fBCPUID_FEAT_ECX_MOVBE\fP = 1 << 22, \fBCPUID_FEAT_ECX_POPCNT\fP = 1 << 23, \fBCPUID_FEAT_ECX_TSC\fP = 1 << 24, \fBCPUID_FEAT_ECX_AES\fP = 1 << 25, \fBCPUID_FEAT_ECX_XSAVE\fP = 1 << 26, \fBCPUID_FEAT_ECX_OSXSAVE\fP = 1 << 27, \fBCPUID_FEAT_ECX_AVX\fP = 1 << 28, \fBCPUID_FEAT_ECX_F16C\fP = 1 << 29, \fBCPUID_FEAT_ECX_RDRAND\fP = 1 << 30, \fBCPUID_FEAT_ECX_HYPERVISOR\fP = 1 << 31, \fBCPUID_FEAT_EDX_FPU\fP = 1 << 0, \fBCPUID_FEAT_EDX_VME\fP = 1 << 1, \fBCPUID_FEAT_EDX_DE\fP = 1 << 2, \fBCPUID_FEAT_EDX_PSE\fP = 1 << 3, \fBCPUID_FEAT_EDX_TSC\fP = 1 << 4, \fBCPUID_FEAT_EDX_MSR\fP = 1 << 5, \fBCPUID_FEAT_EDX_PAE\fP = 1 << 6, \fBCPUID_FEAT_EDX_MCE\fP = 1 << 7, \fBCPUID_FEAT_EDX_CX8\fP = 1 << 8, \fBCPUID_FEAT_EDX_APIC\fP = 1 << 9, \fBCPUID_FEAT_EDX_SEP\fP = 1 << 11, \fBCPUID_FEAT_EDX_MTRR\fP = 1 << 12, \fBCPUID_FEAT_EDX_PGE\fP = 1 << 13, \fBCPUID_FEAT_EDX_MCA\fP = 1 << 14, \fBCPUID_FEAT_EDX_CMOV\fP = 1 << 15, \fBCPUID_FEAT_EDX_PAT\fP = 1 << 16, \fBCPUID_FEAT_EDX_PSE36\fP = 1 << 17, \fBCPUID_FEAT_EDX_PSN\fP = 1 << 18, \fBCPUID_FEAT_EDX_CLFLUSH\fP = 1 << 19, \fBCPUID_FEAT_EDX_DS\fP = 1 << 21, \fBCPUID_FEAT_EDX_ACPI\fP = 1 << 22, \fBCPUID_FEAT_EDX_MMX\fP = 1 << 23, \fBCPUID_FEAT_EDX_FXSR\fP = 1 << 24, \fBCPUID_FEAT_EDX_SSE\fP = 1 << 25, \fBCPUID_FEAT_EDX_SSE2\fP = 1 << 26, \fBCPUID_FEAT_EDX_SS\fP = 1 << 27, \fBCPUID_FEAT_EDX_HTT\fP = 1 << 28, \fBCPUID_FEAT_EDX_TM\fP = 1 << 29, \fBCPUID_FEAT_EDX_IA64\fP = 1 << 30, \fBCPUID_FEAT_EDX_PBE\fP = 1 << 31 }"
.br
.in -1c
.SS "Functions"

.in +1c
.ti -1c
.RI "bool \fBcheckcpuid\fP (void)"
.br
.RI "This function checks if the CPUID assembly instruction is available in the current \fBCPU\fP\&. "
.in -1c
.SH "Macro Definition Documentation"
.PP 
.SS "#define CPUID_VENDOR_AMD   'AuthenticAMD'"

.PP
Definition at line \fB13\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_AMD_OLD   'AMDisbetter!'"

.PP
Definition at line \fB14\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_AO486   'MiSTer AO486'"

.PP
Definition at line \fB27\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_AO486_OLD   'GenuineAO486'"

.PP
Definition at line \fB28\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_BHYVE   'bhyve bhyve '"

.PP
Definition at line \fB42\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_CENTAUR   'CentaurHauls'"

.PP
Definition at line \fB20\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_CYRIX   'CyrixInstead'"

.PP
Definition at line \fB19\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_ELBRUS   'E2K MACHINE '"

.PP
Definition at line \fB31\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_HYGON   'HygonGenuine'"

.PP
Definition at line \fB30\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_HYPERV   'Microsoft Hv'"

.PP
Definition at line \fB39\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_INTEL   'GenuineIntel'"

.PP
Definition at line \fB15\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_KVM   ' KVMKVMKVM  '"

.PP
Definition at line \fB35\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_NEXGEN   'NexGenDriven'"

.PP
Definition at line \fB21\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_NSC   'Geode by NSC'"

.PP
Definition at line \fB24\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_PARALLELS   ' prl hyperv '"

.PP
Definition at line \fB40\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_PARALLELS_ALT   ' lrpepyh vr '"

.PP
Definition at line \fB41\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_QEMU   'TCGTCGTCGTCG'"

.PP
Definition at line \fB34\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_QNX   ' QNXQVMBSQG '"

.PP
Definition at line \fB43\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_RISE   'RiseRiseRise'"

.PP
Definition at line \fB25\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_SIS   'SiS SiS SiS '"

.PP
Definition at line \fB23\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_TRANSMETA   'GenuineTMx86'"

.PP
Definition at line \fB17\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_TRANSMETA_OLD   'TransmetaCPU'"

.PP
Definition at line \fB18\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_UMC   'UMC UMC UMC '"

.PP
Definition at line \fB22\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_VIA   'VIA VIA VIA '"

.PP
Definition at line \fB16\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_VIRTUALBOX   'VBoxVBoxVBox'"

.PP
Definition at line \fB37\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_VMWARE   'VMwareVMware'"

.PP
Definition at line \fB36\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_VORTEX   'Vortex86 SoC'"

.PP
Definition at line \fB26\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_XEN   'XenVMMXenVMM'"

.PP
Definition at line \fB38\fP of file \fBcpuid\&.h\fP\&.
.SS "#define CPUID_VENDOR_ZHAOXIN   '  Shanghai  '"

.PP
Definition at line \fB29\fP of file \fBcpuid\&.h\fP\&.
.SH "Enumeration Type Documentation"
.PP 
.SS "anonymous enum"

.PP
\fBEnumerator\fP
.in +1c
.TP
\f(BICPUID_FEAT_ECX_SSE3 \fP
.TP
\f(BICPUID_FEAT_ECX_PCLMUL \fP
.TP
\f(BICPUID_FEAT_ECX_DTES64 \fP
.TP
\f(BICPUID_FEAT_ECX_MONITOR \fP
.TP
\f(BICPUID_FEAT_ECX_DS_CPL \fP
.TP
\f(BICPUID_FEAT_ECX_VMX \fP
.TP
\f(BICPUID_FEAT_ECX_SMX \fP
.TP
\f(BICPUID_FEAT_ECX_EST \fP
.TP
\f(BICPUID_FEAT_ECX_TM2 \fP
.TP
\f(BICPUID_FEAT_ECX_SSSE3 \fP
.TP
\f(BICPUID_FEAT_ECX_CID \fP
.TP
\f(BICPUID_FEAT_ECX_SDBG \fP
.TP
\f(BICPUID_FEAT_ECX_FMA \fP
.TP
\f(BICPUID_FEAT_ECX_CX16 \fP
.TP
\f(BICPUID_FEAT_ECX_XTPR \fP
.TP
\f(BICPUID_FEAT_ECX_PDCM \fP
.TP
\f(BICPUID_FEAT_ECX_PCID \fP
.TP
\f(BICPUID_FEAT_ECX_DCA \fP
.TP
\f(BICPUID_FEAT_ECX_SSE4_1 \fP
.TP
\f(BICPUID_FEAT_ECX_SSE4_2 \fP
.TP
\f(BICPUID_FEAT_ECX_X2APIC \fP
.TP
\f(BICPUID_FEAT_ECX_MOVBE \fP
.TP
\f(BICPUID_FEAT_ECX_POPCNT \fP
.TP
\f(BICPUID_FEAT_ECX_TSC \fP
.TP
\f(BICPUID_FEAT_ECX_AES \fP
.TP
\f(BICPUID_FEAT_ECX_XSAVE \fP
.TP
\f(BICPUID_FEAT_ECX_OSXSAVE \fP
.TP
\f(BICPUID_FEAT_ECX_AVX \fP
.TP
\f(BICPUID_FEAT_ECX_F16C \fP
.TP
\f(BICPUID_FEAT_ECX_RDRAND \fP
.TP
\f(BICPUID_FEAT_ECX_HYPERVISOR \fP
.TP
\f(BICPUID_FEAT_EDX_FPU \fP
.TP
\f(BICPUID_FEAT_EDX_VME \fP
.TP
\f(BICPUID_FEAT_EDX_DE \fP
.TP
\f(BICPUID_FEAT_EDX_PSE \fP
.TP
\f(BICPUID_FEAT_EDX_TSC \fP
.TP
\f(BICPUID_FEAT_EDX_MSR \fP
.TP
\f(BICPUID_FEAT_EDX_PAE \fP
.TP
\f(BICPUID_FEAT_EDX_MCE \fP
.TP
\f(BICPUID_FEAT_EDX_CX8 \fP
.TP
\f(BICPUID_FEAT_EDX_APIC \fP
.TP
\f(BICPUID_FEAT_EDX_SEP \fP
.TP
\f(BICPUID_FEAT_EDX_MTRR \fP
.TP
\f(BICPUID_FEAT_EDX_PGE \fP
.TP
\f(BICPUID_FEAT_EDX_MCA \fP
.TP
\f(BICPUID_FEAT_EDX_CMOV \fP
.TP
\f(BICPUID_FEAT_EDX_PAT \fP
.TP
\f(BICPUID_FEAT_EDX_PSE36 \fP
.TP
\f(BICPUID_FEAT_EDX_PSN \fP
.TP
\f(BICPUID_FEAT_EDX_CLFLUSH \fP
.TP
\f(BICPUID_FEAT_EDX_DS \fP
.TP
\f(BICPUID_FEAT_EDX_ACPI \fP
.TP
\f(BICPUID_FEAT_EDX_MMX \fP
.TP
\f(BICPUID_FEAT_EDX_FXSR \fP
.TP
\f(BICPUID_FEAT_EDX_SSE \fP
.TP
\f(BICPUID_FEAT_EDX_SSE2 \fP
.TP
\f(BICPUID_FEAT_EDX_SS \fP
.TP
\f(BICPUID_FEAT_EDX_HTT \fP
.TP
\f(BICPUID_FEAT_EDX_TM \fP
.TP
\f(BICPUID_FEAT_EDX_IA64 \fP
.TP
\f(BICPUID_FEAT_EDX_PBE \fP
.PP
Definition at line \fB45\fP of file \fBcpuid\&.h\fP\&.
.SH "Function Documentation"
.PP 
.SS "bool checkcpuid (void )\fR [extern]\fP"

.PP
This function checks if the CPUID assembly instruction is available in the current \fBCPU\fP\&. 
.PP
\fBReturns\fP
.RS 4
True / False based if present or not\&.
.RE
.PP

.SH "Author"
.PP 
Generated automatically by Doxygen for MatanelOS from the source code\&.
