// Seed: 610345857
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    module_0,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout supply1 id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_2;
  logic id_15;
  assign id_5 = id_5 ==? id_2;
  always @(id_5) begin : LABEL_0
    disable id_16;
  end
  assign id_8 = id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd37,
    parameter id_2 = 32'd33
) (
    input tri1 _id_0,
    output supply1 id_1,
    output wor _id_2,
    input supply1 id_3,
    input tri0 id_4
    , id_7,
    output uwire id_5
);
  logic [id_0 : id_2] id_8;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
