// Seed: 3430417872
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1;
  always if (id_1) id_1 = 1;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = 0;
  wand id_2;
  tri0 id_3 = id_1;
  always id_3 = 1'b0;
  assign id_1 = id_3;
  wire id_4;
endmodule
module module_2 (
    input wor  id_0,
    input wand id_1,
    input tri  id_2,
    input tri  id_3
);
  logic [7:0] id_5;
  assign id_5[~(1'h0) : 1'b0] = id_3;
  wire id_6, id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule
