'''
 SPDX-License-Identifier: Apache-2.0
 Copyright 2019 Western Digital Corporation or its affiliates.
 
 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at
 
 http:www.apache.org/licenses/LICENSE-2.0
 
 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
'''
import os
import utils
Import('Env')

strOutDir = os.path.join(Env['OUT_DIR_PATH'], 'bsp')
utils.fnCreateFolder(strOutDir)
    
# C language source and out files in list of tupples
# (sourcefile.c, outputfile.o)
listCFiles = [
   (os.path.join('board', 'nexys_a7_el2', 'bsp', 'bsp_printf.c'), os.path.join(strOutDir, 'printf.o')),
   (os.path.join('board', 'nexys_a7_el2', 'bsp', 'bsp_version.c'), os.path.join(strOutDir, 'version.o')),
   (os.path.join('board', 'nexys_a7_el2', 'bsp', 'bsp_external_interrupts.c'), os.path.join(strOutDir, 'external_interrupts.o')),
   (os.path.join('board', 'nexys_a7_el2', 'bsp', 'bsp_timer.c'), os.path.join(strOutDir, 'timer.o')),
]


# Assembly language source and out files in list of tupples
# (sourcefile.S, outputfile.o)
listAssemblyFiles = [
   (os.path.join('board', 'nexys_a7_el2', 'startup.S'), os.path.join(strOutDir, 'startup.o')),
]

# compiler flags
listCCompilerDirectivs = [] + Env['C_FLAGS']
listAsimCompilerDirectivs = [] + Env['A_FLAGS']

# compilation defines (-D_)
Env['PUBLIC_DEF'] += ['D_SWERV_EH1',                                   # SweRV-EH1 
                      'D_SWERV_EL2',                                   # SweRV-EL2
                      'D_MTIME_ADDRESS=0x80001020',                    # MTIME address
                      'D_MTIMECMP_ADDRESS=0x80001028',                 # MTIMECMP address
                      'D_CLOCK_RATE=25000000',                         # Clock rate = 25Mhz   
                      'D_PIC_BASE_ADDRESS=0xf00c0000',                 # PIC base address
                      'D_PIC_NUM_OF_EXT_INTERRUPTS=256',               # Number of external interrupts = 256
                      'D_EXT_INTERRUPT_FIRST_SOURCE_USED=0',           # First external interrupt = 0
                      'D_EXT_INTERRUPT_LAST_SOURCE_USED=255',          # Last external interrupt =  255
                      'D_EXT_INTS_GENERATION_REG_ADDRESS=0x8000100B',  # Register for settup and generation of external interrupts on SweRVolf FPGA
                      'D_TIMER_DURATION_SETUP_ADDRESS=0x80001030',     # Register for duration setup of a timer on SweRVolf FPGA
                      'D_TIMER_ACTIVATION_ADDRESS=0x80001034',         # Register for activation of a timer on SweRVolf FPGA  
                      'D_NMI_VEC_ADDRESSS=0x8000100C']                 # nmi_vec address on SweRVolf FPGA
listCompilationDefines  = [ ] + Env['PUBLIC_DEF']


# include paths
Env['PUBLIC_INC'] += [os.path.join(Env['ROOT_DIR'], 'board', 'nexys_a7_el2', 'bsp')]
             
# privte includes
listIncPaths = [] + Env['PUBLIC_INC']


if not Env["Scan"]:
  # c file objects
  listObjects = []
  for tplFile in listCFiles:
    listObjects.append(Env.Object(source=os.path.join(Env['ROOT_DIR'], tplFile[0]), target=tplFile[1], CPPPATH=listIncPaths, CCFLAGS=listCCompilerDirectivs, CPPDEFINES=listCompilationDefines))

  # asm file objects
  for tplFile in listAssemblyFiles:
    listObjects.append(Env.Object(source=os.path.join(Env['ROOT_DIR'], tplFile[0]), target=tplFile[1], CPPPATH=listIncPaths, CCFLAGS=listAsimCompilerDirectivs, CPPDEFINES=listCompilationDefines))

  # for libraries
  objBspLib = Env.Library (target=os.path.join(Env['OUT_DIR_PATH'], 'libs', 'bsp.a'), source=listObjects)

  # return the bsp lib
  Return('objBspLib')

