{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 04 13:17:42 2013 " "Info: Processing started: Wed Sep 04 13:17:42 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "RonClk " "Info: Assuming node \"RonClk\" is an undefined clock" {  } { { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "RonClk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "RonClk register register lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 500.0 MHz Internal " "Info: Clock \"RonClk\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" and destination register \"lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.596 ns + Longest register register " "Info: + Longest register to register delay is 0.596 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG LCFF_X5_Y5_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y5_N9; Fanout = 2; REG Node = 'lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.225 ns) 0.441 ns lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~2 2 COMB LCCOMB_X5_Y5_N24 1 " "Info: 2: + IC(0.216 ns) + CELL(0.225 ns) = 0.441 ns; Loc. = LCCOMB_X5_Y5_N24; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|_~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.441 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~2 } "NODE_NAME" } } { "../quartus1/lpm_shiftreg0.vhd" "" { Text "D:/quartus/quartus1/lpm_shiftreg0.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.596 ns lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG LCFF_X5_Y5_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.596 ns; Loc. = LCFF_X5_Y5_N25; Fanout = 2; REG Node = 'lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~2 lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.380 ns ( 63.76 % ) " "Info: Total cell delay = 0.380 ns ( 63.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.216 ns ( 36.24 % ) " "Info: Total interconnect delay = 0.216 ns ( 36.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~2 lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.596 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~2 {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.216ns 0.000ns } { 0.000ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RonClk destination 2.478 ns + Shortest register " "Info: + Shortest clock path from clock \"RonClk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns RonClk 1 CLK PIN_N20 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 21; CLK Node = 'RonClk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RonClk } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns RonClk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'RonClk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { RonClk RonClk~clkctrl } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] 3 REG LCFF_X5_Y5_N25 2 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X5_Y5_N25; Fanout = 2; REG Node = 'lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RonClk source 2.478 ns - Longest register " "Info: - Longest clock path from clock \"RonClk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns RonClk 1 CLK PIN_N20 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 21; CLK Node = 'RonClk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RonClk } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns RonClk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'RonClk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { RonClk RonClk~clkctrl } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X5_Y5_N9 2 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X5_Y5_N9; Fanout = 2; REG Node = 'lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.596 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~2 lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "0.596 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|_~2 {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.216ns 0.000ns } { 0.000ns 0.225ns 0.155ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[2] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] RonClk RonClk 3.541 ns register " "Info: tsu for register \"lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (data pin = \"RonClk\", clock pin = \"RonClk\") is 3.541 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.931 ns + Longest pin register " "Info: + Longest pin to register delay is 5.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns RonClk 1 CLK PIN_N20 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 21; CLK Node = 'RonClk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RonClk } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.694 ns) + CELL(0.228 ns) 5.776 ns lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~3 2 COMB LCCOMB_X6_Y5_N20 1 " "Info: 2: + IC(4.694 ns) + CELL(0.228 ns) = 5.776 ns; Loc. = LCCOMB_X6_Y5_N20; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|_~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.922 ns" { RonClk lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3 } "NODE_NAME" } } { "../quartus1/lpm_shiftreg0.vhd" "" { Text "D:/quartus/quartus1/lpm_shiftreg0.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.931 ns lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X6_Y5_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.931 ns; Loc. = LCFF_X6_Y5_N21; Fanout = 1; REG Node = 'lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3 lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.237 ns ( 20.86 % ) " "Info: Total cell delay = 1.237 ns ( 20.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.694 ns ( 79.14 % ) " "Info: Total interconnect delay = 4.694 ns ( 79.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.931 ns" { RonClk lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3 lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.931 ns" { RonClk {} RonClk~combout {} lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3 {} lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.694ns 0.000ns } { 0.000ns 0.854ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RonClk destination 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"RonClk\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns RonClk 1 CLK PIN_N20 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 21; CLK Node = 'RonClk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RonClk } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns RonClk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'RonClk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { RonClk RonClk~clkctrl } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X6_Y5_N21 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X6_Y5_N21; Fanout = 1; REG Node = 'lpm_shiftreg0:inst4\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { RonClk~clkctrl lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.931 ns" { RonClk lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3 lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.931 ns" { RonClk {} RonClk~combout {} lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|_~3 {} lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 4.694ns 0.000ns } { 0.000ns 0.854ns 0.228ns 0.155ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.480 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "RonClk RonOutput\[4\] lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 7.339 ns register " "Info: tco from clock \"RonClk\" to destination pin \"RonOutput\[4\]\" through register \"lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]\" is 7.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RonClk source 2.478 ns + Longest register " "Info: + Longest clock path from clock \"RonClk\" to source register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns RonClk 1 CLK PIN_N20 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 21; CLK Node = 'RonClk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RonClk } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns RonClk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'RonClk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { RonClk RonClk~clkctrl } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 3 REG LCFF_X5_Y5_N19 2 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X5_Y5_N19; Fanout = 2; REG Node = 'lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.767 ns + Longest register pin " "Info: + Longest register to pin delay is 4.767 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\] 1 REG LCFF_X5_Y5_N19 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y5_N19; Fanout = 2; REG Node = 'lpm_shiftreg0:inst6\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.228 ns) 0.769 ns lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w4_n0_mux_dataout~0 2 COMB LCCOMB_X6_Y5_N18 1 " "Info: 2: + IC(0.541 ns) + CELL(0.228 ns) = 0.769 ns; Loc. = LCCOMB_X6_Y5_N18; Fanout = 1; COMB Node = 'lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w4_n0_mux_dataout~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_c4e.tdf" "" { Text "D:/quartus/lab4/db/mux_c4e.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(1.952 ns) 4.767 ns RonOutput\[4\] 3 PIN PIN_F16 0 " "Info: 3: + IC(2.046 ns) + CELL(1.952 ns) = 4.767 ns; Loc. = PIN_F16; Fanout = 0; PIN Node = 'RonOutput\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.998 ns" { lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 RonOutput[4] } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 328 832 1027 344 "RonOutput\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 45.73 % ) " "Info: Total cell delay = 2.180 ns ( 45.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.587 ns ( 54.27 % ) " "Info: Total interconnect delay = 2.587 ns ( 54.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.767 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 RonOutput[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.767 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 {} RonOutput[4] {} } { 0.000ns 0.541ns 2.046ns } { 0.000ns 0.228ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.767 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 RonOutput[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "4.767 ns" { lpm_shiftreg0:inst6|lpm_shiftreg:lpm_shiftreg_component|dffs[4] {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 {} RonOutput[4] {} } { 0.000ns 0.541ns 2.046ns } { 0.000ns 0.228ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RonInput\[0\] RonOutput\[4\] 10.024 ns Longest " "Info: Longest tpd from source pin \"RonInput\[0\]\" to destination pin \"RonOutput\[4\]\" is 10.024 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns RonInput\[0\] 1 PIN PIN_F15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_F15; Fanout = 5; PIN Node = 'RonInput\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RonInput[0] } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 640 384 560 656 "RonInput\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.843 ns) + CELL(0.366 ns) 6.026 ns lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w4_n0_mux_dataout~0 2 COMB LCCOMB_X6_Y5_N18 1 " "Info: 2: + IC(4.843 ns) + CELL(0.366 ns) = 6.026 ns; Loc. = LCCOMB_X6_Y5_N18; Fanout = 1; COMB Node = 'lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_c4e:auto_generated\|l2_w4_n0_mux_dataout~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.209 ns" { RonInput[0] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_c4e.tdf" "" { Text "D:/quartus/lab4/db/mux_c4e.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(1.952 ns) 10.024 ns RonOutput\[4\] 3 PIN PIN_F16 0 " "Info: 3: + IC(2.046 ns) + CELL(1.952 ns) = 10.024 ns; Loc. = PIN_F16; Fanout = 0; PIN Node = 'RonOutput\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.998 ns" { lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 RonOutput[4] } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 328 832 1027 344 "RonOutput\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.135 ns ( 31.27 % ) " "Info: Total cell delay = 3.135 ns ( 31.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.889 ns ( 68.73 % ) " "Info: Total interconnect delay = 6.889 ns ( 68.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.024 ns" { RonInput[0] lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 RonOutput[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "10.024 ns" { RonInput[0] {} RonInput[0]~combout {} lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_c4e:auto_generated|l2_w4_n0_mux_dataout~0 {} RonOutput[4] {} } { 0.000ns 0.000ns 4.843ns 2.046ns } { 0.000ns 0.817ns 0.366ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] RonClk RonClk -3.055 ns register " "Info: th for register \"lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" (data pin = \"RonClk\", clock pin = \"RonClk\") is -3.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RonClk destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"RonClk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns RonClk 1 CLK PIN_N20 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 21; CLK Node = 'RonClk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RonClk } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns RonClk~clkctrl 2 COMB CLKCTRL_G3 19 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 19; COMB Node = 'RonClk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { RonClk RonClk~clkctrl } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X5_Y5_N1 2 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 2; REG Node = 'lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.281 ns" { RonClk~clkctrl lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.682 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.682 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns RonClk 1 CLK PIN_N20 21 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 21; CLK Node = 'RonClk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RonClk } "NODE_NAME" } } { "Ron.bdf" "" { Schematic "D:/quartus/lab4/Ron.bdf" { { 80 -120 48 96 "RonClk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.307 ns) + CELL(0.366 ns) 5.527 ns lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~0 2 COMB LCCOMB_X5_Y5_N0 1 " "Info: 2: + IC(4.307 ns) + CELL(0.366 ns) = 5.527 ns; Loc. = LCCOMB_X5_Y5_N0; Fanout = 1; COMB Node = 'lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|_~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.673 ns" { RonClk lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0 } "NODE_NAME" } } { "../quartus1/lpm_shiftreg0.vhd" "" { Text "D:/quartus/quartus1/lpm_shiftreg0.vhd" 76 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.682 ns lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X5_Y5_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.682 ns; Loc. = LCFF_X5_Y5_N1; Fanout = 2; REG Node = 'lpm_shiftreg0:inst5\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.375 ns ( 24.20 % ) " "Info: Total cell delay = 1.375 ns ( 24.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.307 ns ( 75.80 % ) " "Info: Total interconnect delay = 4.307 ns ( 75.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { RonClk lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { RonClk {} RonClk~combout {} lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 4.307ns 0.000ns } { 0.000ns 0.854ns 0.366ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.478 ns" { RonClk RonClk~clkctrl lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.478 ns" { RonClk {} RonClk~combout {} RonClk~clkctrl {} lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.682 ns" { RonClk lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0 lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.682 ns" { RonClk {} RonClk~combout {} lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|_~0 {} lpm_shiftreg0:inst5|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 4.307ns 0.000ns } { 0.000ns 0.854ns 0.366ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "150 " "Info: Peak virtual memory: 150 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 04 13:17:43 2013 " "Info: Processing ended: Wed Sep 04 13:17:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
