INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab1/lab1_2/lab1_2.srcs/sim_1/new/full_adder_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_test
