// Seed: 2696808839
module module_0 (
    input logic id_0,
    output id_1,
    input id_2
);
  reg id_3;
  initial SystemTFIdentifier(1);
  logic id_4;
  logic id_5;
  type_11(
      1, 1
  );
  always @(posedge id_2 or posedge 1) id_3 <= #id_3 "";
  specify
    specparam id_6 = 1;
  endspecify
endmodule
