{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 18:53:02 2018 " "Info: Processing started: Wed Oct 31 18:53:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ULA -c ULA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Entrada\[1\] numero\[0\] 10.316 ns Longest " "Info: Longest tpd from source pin \"Entrada\[1\]\" to destination pin \"numero\[0\]\" is 10.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns Entrada\[1\] 1 PIN PIN_C8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 7; PIN Node = 'Entrada\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { Entrada[1] } "NODE_NAME" } } { "../ULA (aquivos projeto)/display_ULA/conversor_ula.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd-master/projeto_sd-master/ULA (aquivos projeto)/display_ULA/conversor_ula.bdf" { { 176 112 280 192 "Entrada\[3..0\]" "" } { 104 296 312 184 "Entrada\[3\]" "" } { 168 312 408 184 "Entrada\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.336 ns) + CELL(0.357 ns) 5.540 ns display_ula:inst\|led_g:inst6\|inst6~0 2 COMB LCCOMB_X33_Y16_N30 1 " "Info: 2: + IC(4.336 ns) + CELL(0.357 ns) = 5.540 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'display_ula:inst\|led_g:inst6\|inst6~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.693 ns" { Entrada[1] display_ula:inst|led_g:inst6|inst6~0 } "NODE_NAME" } } { "../ULA (aquivos projeto)/display_ULA/led_g.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd-master/projeto_sd-master/ULA (aquivos projeto)/display_ULA/led_g.bdf" { { 64 640 704 112 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.814 ns) + CELL(1.962 ns) 10.316 ns numero\[0\] 3 PIN PIN_Y14 0 " "Info: 3: + IC(2.814 ns) + CELL(1.962 ns) = 10.316 ns; Loc. = PIN_Y14; Fanout = 0; PIN Node = 'numero\[0\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.776 ns" { display_ula:inst|led_g:inst6|inst6~0 numero[0] } "NODE_NAME" } } { "../ULA (aquivos projeto)/display_ULA/conversor_ula.bdf" "" { Schematic "C:/Users/bmgs/Desktop/projeto_sd-master/projeto_sd-master/ULA (aquivos projeto)/display_ULA/conversor_ula.bdf" { { 176 640 816 192 "numero\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.166 ns ( 30.69 % ) " "Info: Total cell delay = 3.166 ns ( 30.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.150 ns ( 69.31 % ) " "Info: Total interconnect delay = 7.150 ns ( 69.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "10.316 ns" { Entrada[1] display_ula:inst|led_g:inst6|inst6~0 numero[0] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "10.316 ns" { Entrada[1] {} Entrada[1]~combout {} display_ula:inst|led_g:inst6|inst6~0 {} numero[0] {} } { 0.000ns 0.000ns 4.336ns 2.814ns } { 0.000ns 0.847ns 0.357ns 1.962ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 31 18:53:03 2018 " "Info: Processing ended: Wed Oct 31 18:53:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
