To fully generate Quartus II synthesizable example design, run:
   quartus_sh -t make_qii_design.tcl 
   
To fully generate verilog simulation example design, run:
   quartus_sh -t make_sim_design.tcl

For VHDL simulation example design, run:
   quartus_sh -t make_sim_design.tcl VHDL
