[{"name":"涂淑惠","email":"sht03r@yahoo.com.tw","latestUpdate":"2013-03-07 13:01:16","objective":"1.半導體製程簡介(一)；2.半導體製程簡介(二)；3.積體電路晶片設計的流程；4.電晶體原理、製程，5.電晶體的操作(理想/非理想效應)；6.電晶體、電阻、電容、金屬接線、通道等相關計算和寄生效應)；7.CMOS元件組成各種數位電路，8.SPICE 模擬介紹，9.(類比)電路設計案例、元件規格、模擬結果探討，10.電路單元的佈局、路徑連接，11.電路內部接線之延遲效應、邏輯正確性探討， 12.電路缺陷探討，13. chip-level配置和路線探討。","schedule":"Week1:半導體製程簡介(一)\nWeek2:Uni. vacation\nWeek3:半導體製程簡介(一)+積體電路晶片設計的流程(L0+Bk.7)\nWeek4:半導體製程簡介(二)+積體電路晶片設計的流程(L1+Bk.7)\nWeek5:電晶體原理、製程(L3)\nWeek6:電晶體的操作(理想/非理想效應)(L4)\nWeek7:Uni. vacation\nWeek8:電晶體、電阻、電容、金屬接線、通道等相關計算和寄生效應(c2)\nWeek9:mid-term exam\nWeek10:CMOS元件組成各種數位電路(c3+L1+L0))\nWeek11:SPICE模擬介紹(L8)\nWeek12:(類比)電路設計案例、元件規格、模擬結果探討(eg)\nWeek13:電路單元的佈局、路徑連接(c4)\nWeek14:電路內部接線之延遲效應、邏輯正確性探討(c4)\nWeek15:電路缺陷探討(L16)\nWeek16:chip-level配置和路線探討(c7)\nWeek17:Test+Discussion\nWeek18: final exam\nNOTE: The week order is based on the calendar of NTUT, First week starts on 18/02/2013.","scorePolicy":"期中考:30%\n期末考:30%\n平時考:25%\n其他:15%","materials":"1.Integrated Circuit Design (4th-edition by Neil H. E. Weste, et al.)\n2.Moder VLSI Design IP-Based Design (4th-edition by Wayne Wolf)\nRef.: CMOS Circuit Design, Layout, and Simulation (2nd/3rd-edition by R. Jacob Baker)","foreignLanguageTextbooks":false}]
