
*** Running vivado
    with args -log hdmi_in_s00_data_fifo_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_in_s00_data_fifo_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hdmi_in_s00_data_fifo_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 326.027 ; gain = 82.281
INFO: [Synth 8-638] synthesizing module 'hdmi_in_s00_data_fifo_0' [c:/dev/Git/project_v1/week3/Space_Invaders/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/synth/hdmi_in_s00_data_fifo_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axi_data_fifo' [c:/dev/Git/project_v1/week3/Space_Invaders/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1283]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axi_data_fifo' (30#1) [c:/dev/Git/project_v1/week3/Space_Invaders/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1283]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_s00_data_fifo_0' (31#1) [c:/dev/Git/project_v1/week3/Space_Invaders/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_s00_data_fifo_0/synth/hdmi_in_s00_data_fifo_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 548.613 ; gain = 304.867
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 548.613 ; gain = 304.867
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 648.992 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 648.992 ; gain = 405.246
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 648.992 ; gain = 405.246
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 648.992 ; gain = 405.246
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 648.992 ; gain = 405.246
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:42 . Memory (MB): peak = 648.992 ; gain = 405.246
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                   | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives    | 
+------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+
|inst/\gen_fifo.fifo_gen_inst  | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 63              | RAM32M x 11   | 
+------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:01:58 . Memory (MB): peak = 648.992 ; gain = 405.246
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 648.992 ; gain = 405.246
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 663.121 ; gain = 419.375
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 663.121 ; gain = 419.375
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 663.121 ; gain = 419.375
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 663.121 ; gain = 419.375
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 663.121 ; gain = 419.375
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 663.121 ; gain = 419.375
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 663.121 ; gain = 419.375

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |    15|
|3     |LUT2     |    39|
|4     |LUT3     |    11|
|5     |LUT4     |    37|
|6     |LUT5     |    17|
|7     |LUT6     |    13|
|8     |MUXCY    |    20|
|9     |RAM32M   |    11|
|10    |RAMB18E1 |     1|
|11    |RAMB36E1 |     1|
|12    |FDCE     |    22|
|13    |FDPE     |    74|
|14    |FDRE     |   343|
|15    |FDSE     |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 663.121 ; gain = 419.375
synth_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:03 . Memory (MB): peak = 663.121 ; gain = 425.012
