
NODE2atmega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000118  00800200  00001136  000011ca  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001136  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000017  00800318  00800318  000012e2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000012e2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001340  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001f0  00000000  00000000  00001380  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000251b  00000000  00000000  00001570  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000165c  00000000  00000000  00003a8b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011d5  00000000  00000000  000050e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000004a8  00000000  00000000  000062bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009a7  00000000  00000000  00006764  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000ebd  00000000  00000000  0000710b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000170  00000000  00000000  00007fc8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
       6:	00 00       	nop
       8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
       a:	00 00       	nop
       c:	b2 c1       	rjmp	.+868    	; 0x372 <__vector_3>
       e:	00 00       	nop
      10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
      12:	00 00       	nop
      14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
      16:	00 00       	nop
      18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
      22:	00 00       	nop
      24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
      26:	00 00       	nop
      28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
      32:	00 00       	nop
      34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
      36:	00 00       	nop
      38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
      42:	00 00       	nop
      44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
      46:	00 00       	nop
      48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
      52:	00 00       	nop
      54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
      56:	00 00       	nop
      58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
      62:	00 00       	nop
      64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
      66:	00 00       	nop
      68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
      72:	00 00       	nop
      74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
      76:	00 00       	nop
      78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
      82:	00 00       	nop
      84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
      86:	00 00       	nop
      88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
      92:	00 00       	nop
      94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
      96:	00 00       	nop
      98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	4a c3       	rjmp	.+1684   	; 0x732 <__vector_39>
      9e:	00 00       	nop
      a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	b7 03       	fmuls	r19, r23
      e6:	09 04       	cpc	r0, r9
      e8:	09 04       	cpc	r0, r9
      ea:	09 04       	cpc	r0, r9
      ec:	09 04       	cpc	r0, r9
      ee:	09 04       	cpc	r0, r9
      f0:	09 04       	cpc	r0, r9
      f2:	09 04       	cpc	r0, r9
      f4:	b7 03       	fmuls	r19, r23
      f6:	09 04       	cpc	r0, r9
      f8:	09 04       	cpc	r0, r9
      fa:	09 04       	cpc	r0, r9
      fc:	09 04       	cpc	r0, r9
      fe:	09 04       	cpc	r0, r9
     100:	09 04       	cpc	r0, r9
     102:	09 04       	cpc	r0, r9
     104:	b9 03       	fmulsu	r19, r17
     106:	09 04       	cpc	r0, r9
     108:	09 04       	cpc	r0, r9
     10a:	09 04       	cpc	r0, r9
     10c:	09 04       	cpc	r0, r9
     10e:	09 04       	cpc	r0, r9
     110:	09 04       	cpc	r0, r9
     112:	09 04       	cpc	r0, r9
     114:	09 04       	cpc	r0, r9
     116:	09 04       	cpc	r0, r9
     118:	09 04       	cpc	r0, r9
     11a:	09 04       	cpc	r0, r9
     11c:	09 04       	cpc	r0, r9
     11e:	09 04       	cpc	r0, r9
     120:	09 04       	cpc	r0, r9
     122:	09 04       	cpc	r0, r9
     124:	b9 03       	fmulsu	r19, r17
     126:	09 04       	cpc	r0, r9
     128:	09 04       	cpc	r0, r9
     12a:	09 04       	cpc	r0, r9
     12c:	09 04       	cpc	r0, r9
     12e:	09 04       	cpc	r0, r9
     130:	09 04       	cpc	r0, r9
     132:	09 04       	cpc	r0, r9
     134:	09 04       	cpc	r0, r9
     136:	09 04       	cpc	r0, r9
     138:	09 04       	cpc	r0, r9
     13a:	09 04       	cpc	r0, r9
     13c:	09 04       	cpc	r0, r9
     13e:	09 04       	cpc	r0, r9
     140:	09 04       	cpc	r0, r9
     142:	09 04       	cpc	r0, r9
     144:	05 04       	cpc	r0, r5
     146:	09 04       	cpc	r0, r9
     148:	09 04       	cpc	r0, r9
     14a:	09 04       	cpc	r0, r9
     14c:	09 04       	cpc	r0, r9
     14e:	09 04       	cpc	r0, r9
     150:	09 04       	cpc	r0, r9
     152:	09 04       	cpc	r0, r9
     154:	e2 03       	fmuls	r22, r18
     156:	09 04       	cpc	r0, r9
     158:	09 04       	cpc	r0, r9
     15a:	09 04       	cpc	r0, r9
     15c:	09 04       	cpc	r0, r9
     15e:	09 04       	cpc	r0, r9
     160:	09 04       	cpc	r0, r9
     162:	09 04       	cpc	r0, r9
     164:	09 04       	cpc	r0, r9
     166:	09 04       	cpc	r0, r9
     168:	09 04       	cpc	r0, r9
     16a:	09 04       	cpc	r0, r9
     16c:	09 04       	cpc	r0, r9
     16e:	09 04       	cpc	r0, r9
     170:	09 04       	cpc	r0, r9
     172:	09 04       	cpc	r0, r9
     174:	d6 03       	fmuls	r21, r22
     176:	09 04       	cpc	r0, r9
     178:	09 04       	cpc	r0, r9
     17a:	09 04       	cpc	r0, r9
     17c:	09 04       	cpc	r0, r9
     17e:	09 04       	cpc	r0, r9
     180:	09 04       	cpc	r0, r9
     182:	09 04       	cpc	r0, r9
     184:	f4 03       	fmuls	r23, r20

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	13 e0       	ldi	r17, 0x03	; 3
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e6 e3       	ldi	r30, 0x36	; 54
     19e:	f1 e1       	ldi	r31, 0x11	; 17
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 31       	cpi	r26, 0x18	; 24
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	23 e0       	ldi	r18, 0x03	; 3
     1b2:	a8 e1       	ldi	r26, 0x18	; 24
     1b4:	b3 e0       	ldi	r27, 0x03	; 3
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	af 32       	cpi	r26, 0x2F	; 47
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	2a d1       	rcall	.+596    	; 0x416 <main>
     1c2:	b7 c7       	rjmp	.+3950   	; 0x1132 <_exit>

000001c4 <__bad_interrupt>:
     1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <CAN_init>:
			return -1;
		}
	}
	
	return 0;
}
     1c6:	cf 93       	push	r28
     1c8:	df 93       	push	r29
     1ca:	a9 d1       	rcall	.+850    	; 0x51e <MCP_init>
     1cc:	48 e6       	ldi	r20, 0x68	; 104
     1ce:	60 e6       	ldi	r22, 0x60	; 96
     1d0:	80 e6       	ldi	r24, 0x60	; 96
     1d2:	be d1       	rcall	.+892    	; 0x550 <MCP_bit_modify>
     1d4:	41 e0       	ldi	r20, 0x01	; 1
     1d6:	63 e0       	ldi	r22, 0x03	; 3
     1d8:	8b e2       	ldi	r24, 0x2B	; 43
     1da:	ba d1       	rcall	.+884    	; 0x550 <MCP_bit_modify>
     1dc:	40 e0       	ldi	r20, 0x00	; 0
     1de:	60 ee       	ldi	r22, 0xE0	; 224
     1e0:	8f e0       	ldi	r24, 0x0F	; 15
     1e2:	b6 d1       	rcall	.+876    	; 0x550 <MCP_bit_modify>
     1e4:	8e e0       	ldi	r24, 0x0E	; 14
     1e6:	89 d1       	rcall	.+786    	; 0x4fa <MCP_read>
     1e8:	1f 92       	push	r1
     1ea:	8f 93       	push	r24
     1ec:	c7 e0       	ldi	r28, 0x07	; 7
     1ee:	d2 e0       	ldi	r29, 0x02	; 2
     1f0:	df 93       	push	r29
     1f2:	cf 93       	push	r28
     1f4:	9c d3       	rcall	.+1848   	; 0x92e <printf>
     1f6:	8c e2       	ldi	r24, 0x2C	; 44
     1f8:	80 d1       	rcall	.+768    	; 0x4fa <MCP_read>
     1fa:	1f 92       	push	r1
     1fc:	8f 93       	push	r24
     1fe:	df 93       	push	r29
     200:	cf 93       	push	r28
     202:	95 d3       	rcall	.+1834   	; 0x92e <printf>
     204:	8d e2       	ldi	r24, 0x2D	; 45
     206:	79 d1       	rcall	.+754    	; 0x4fa <MCP_read>
     208:	1f 92       	push	r1
     20a:	8f 93       	push	r24
     20c:	8c e1       	ldi	r24, 0x1C	; 28
     20e:	92 e0       	ldi	r25, 0x02	; 2
     210:	9f 93       	push	r25
     212:	8f 93       	push	r24
     214:	8c d3       	rcall	.+1816   	; 0x92e <printf>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	70 d1       	rcall	.+736    	; 0x4fa <MCP_read>
     21a:	80 7e       	andi	r24, 0xE0	; 224
     21c:	2d b7       	in	r18, 0x3d	; 61
     21e:	3e b7       	in	r19, 0x3e	; 62
     220:	24 5f       	subi	r18, 0xF4	; 244
     222:	3f 4f       	sbci	r19, 0xFF	; 255
     224:	0f b6       	in	r0, 0x3f	; 63
     226:	f8 94       	cli
     228:	3e bf       	out	0x3e, r19	; 62
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	2d bf       	out	0x3d, r18	; 61
     22e:	88 23       	and	r24, r24
     230:	51 f0       	breq	.+20     	; 0x246 <CAN_init+0x80>
     232:	84 e3       	ldi	r24, 0x34	; 52
     234:	92 e0       	ldi	r25, 0x02	; 2
     236:	9f 93       	push	r25
     238:	8f 93       	push	r24
     23a:	79 d3       	rcall	.+1778   	; 0x92e <printf>
     23c:	0f 90       	pop	r0
     23e:	0f 90       	pop	r0
     240:	81 e0       	ldi	r24, 0x01	; 1
     242:	90 e0       	ldi	r25, 0x00	; 0
     244:	02 c0       	rjmp	.+4      	; 0x24a <CAN_init+0x84>
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	df 91       	pop	r29
     24c:	cf 91       	pop	r28
     24e:	08 95       	ret

00000250 <CAN_int_vect>:
	}
}

 int CAN_int_vect(void) {
 	//Clear interrupt flag
  	MCP_bit_modify(MCP_CANINTF, MCP_RXF0SIDL, MCP_RXF0SIDH);
     250:	40 e0       	ldi	r20, 0x00	; 0
     252:	61 e0       	ldi	r22, 0x01	; 1
     254:	8c e2       	ldi	r24, 0x2C	; 44
     256:	7c d1       	rcall	.+760    	; 0x550 <MCP_bit_modify>
  	rx_flag = 1;
     258:	81 e0       	ldi	r24, 0x01	; 1
     25a:	80 93 18 03 	sts	0x0318, r24	; 0x800318 <__data_end>
 	return 0;
 }
     25e:	80 e0       	ldi	r24, 0x00	; 0
     260:	90 e0       	ldi	r25, 0x00	; 0
     262:	08 95       	ret

00000264 <CAN_data_receive>:



can_msg CAN_data_receive(void) {
     264:	9f 92       	push	r9
     266:	af 92       	push	r10
     268:	bf 92       	push	r11
     26a:	cf 92       	push	r12
     26c:	df 92       	push	r13
     26e:	ef 92       	push	r14
     270:	ff 92       	push	r15
     272:	0f 93       	push	r16
     274:	1f 93       	push	r17
     276:	cf 93       	push	r28
     278:	df 93       	push	r29
     27a:	cd b7       	in	r28, 0x3d	; 61
     27c:	de b7       	in	r29, 0x3e	; 62
     27e:	2b 97       	sbiw	r28, 0x0b	; 11
     280:	0f b6       	in	r0, 0x3f	; 63
     282:	f8 94       	cli
     284:	de bf       	out	0x3e, r29	; 62
     286:	0f be       	out	0x3f, r0	; 63
     288:	cd bf       	out	0x3d, r28	; 61
     28a:	6c 01       	movw	r12, r24
	printf("asdfassdf\n\r");
     28c:	88 e5       	ldi	r24, 0x58	; 88
     28e:	92 e0       	ldi	r25, 0x02	; 2
     290:	9f 93       	push	r25
     292:	8f 93       	push	r24
     294:	4c d3       	rcall	.+1688   	; 0x92e <printf>
	uint8_t i=0;
	can_msg message;
	
	//Check if RX buffer has a message
	printf("RX: %d\n\r", rx_flag);
     296:	80 91 18 03 	lds	r24, 0x0318	; 0x800318 <__data_end>
     29a:	1f 92       	push	r1
     29c:	8f 93       	push	r24
     29e:	84 e6       	ldi	r24, 0x64	; 100
     2a0:	92 e0       	ldi	r25, 0x02	; 2
     2a2:	9f 93       	push	r25
     2a4:	8f 93       	push	r24
     2a6:	43 d3       	rcall	.+1670   	; 0x92e <printf>
	if (rx_flag == 1 ) {
     2a8:	80 91 18 03 	lds	r24, 0x0318	; 0x800318 <__data_end>
     2ac:	0f 90       	pop	r0
     2ae:	0f 90       	pop	r0
     2b0:	0f 90       	pop	r0
     2b2:	0f 90       	pop	r0
     2b4:	0f 90       	pop	r0
     2b6:	0f 90       	pop	r0
     2b8:	81 30       	cpi	r24, 0x01	; 1
     2ba:	09 f0       	breq	.+2      	; 0x2be <CAN_data_receive+0x5a>
     2bc:	3c c0       	rjmp	.+120    	; 0x336 <CAN_data_receive+0xd2>
		printf("LESER\n\r");
     2be:	8d e6       	ldi	r24, 0x6D	; 109
     2c0:	92 e0       	ldi	r25, 0x02	; 2
     2c2:	9f 93       	push	r25
     2c4:	8f 93       	push	r24
		//Get message id
		message.id  = (MCP_read(MCP_RXB0SIDH) << 3) | (MCP_read(MCP_RXB0SIDL) >> 5);
     2c6:	33 d3       	rcall	.+1638   	; 0x92e <printf>
     2c8:	81 e6       	ldi	r24, 0x61	; 97
     2ca:	17 d1       	rcall	.+558    	; 0x4fa <MCP_read>
     2cc:	a8 2e       	mov	r10, r24
     2ce:	82 e6       	ldi	r24, 0x62	; 98
     2d0:	14 d1       	rcall	.+552    	; 0x4fa <MCP_read>
     2d2:	b1 2c       	mov	r11, r1
     2d4:	aa 0c       	add	r10, r10
     2d6:	bb 1c       	adc	r11, r11
     2d8:	aa 0c       	add	r10, r10
     2da:	bb 1c       	adc	r11, r11
     2dc:	aa 0c       	add	r10, r10
     2de:	bb 1c       	adc	r11, r11
     2e0:	82 95       	swap	r24
     2e2:	86 95       	lsr	r24
     2e4:	87 70       	andi	r24, 0x07	; 7
		
		//Get message length
		//message.length = (MCP_CANCTRL) & (MCP_read(MCP_RXB0DLC));
		message.length = (MCP_read(MCP_RXB0CTRL+5) & 0x0F);
     2e6:	a8 2a       	or	r10, r24
     2e8:	85 e6       	ldi	r24, 0x65	; 101
     2ea:	07 d1       	rcall	.+526    	; 0x4fa <MCP_read>
     2ec:	08 2f       	mov	r16, r24
     2ee:	0f 70       	andi	r16, 0x0F	; 15
		printf("len %d\n\r", message.length);
     2f0:	1f 92       	push	r1
     2f2:	0f 93       	push	r16
     2f4:	85 e7       	ldi	r24, 0x75	; 117
     2f6:	92 e0       	ldi	r25, 0x02	; 2
     2f8:	9f 93       	push	r25
     2fa:	8f 93       	push	r24
     2fc:	18 d3       	rcall	.+1584   	; 0x92e <printf>
		
		//Get message data
		for(i = 0; i < message.length; i++) {
     2fe:	0f 90       	pop	r0
     300:	0f 90       	pop	r0
     302:	0f 90       	pop	r0
     304:	0f 90       	pop	r0
     306:	0f 90       	pop	r0
     308:	0f 90       	pop	r0
     30a:	00 23       	and	r16, r16
     30c:	91 f0       	breq	.+36     	; 0x332 <CAN_data_receive+0xce>
     30e:	7e 01       	movw	r14, r28
     310:	84 e0       	ldi	r24, 0x04	; 4
     312:	e8 0e       	add	r14, r24
     314:	f1 1c       	adc	r15, r1
     316:	0f 2e       	mov	r0, r31
     318:	f6 e6       	ldi	r31, 0x66	; 102
     31a:	9f 2e       	mov	r9, r31
     31c:	f0 2d       	mov	r31, r0
     31e:	90 0e       	add	r9, r16
			message.data[i] = MCP_read(MCP_RXB0D0 + i);
     320:	16 e6       	ldi	r17, 0x66	; 102
     322:	81 2f       	mov	r24, r17
     324:	ea d0       	rcall	.+468    	; 0x4fa <MCP_read>
     326:	f7 01       	movw	r30, r14
     328:	81 93       	st	Z+, r24
     32a:	7f 01       	movw	r14, r30
     32c:	1f 5f       	subi	r17, 0xFF	; 255
		//message.length = (MCP_CANCTRL) & (MCP_read(MCP_RXB0DLC));
		message.length = (MCP_read(MCP_RXB0CTRL+5) & 0x0F);
		printf("len %d\n\r", message.length);
		
		//Get message data
		for(i = 0; i < message.length; i++) {
     32e:	19 11       	cpse	r17, r9
     330:	f8 cf       	rjmp	.-16     	; 0x322 <CAN_data_receive+0xbe>
			message.data[i] = MCP_read(MCP_RXB0D0 + i);
		}

		
		//Clear interrupt flag
		rx_flag = 0;
     332:	10 92 18 03 	sts	0x0318, r1	; 0x800318 <__data_end>
		//} else {
		//Message not received
		//message.id = -1;
	//}
	
	return message;
     336:	ba 82       	std	Y+2, r11	; 0x02
     338:	a9 82       	std	Y+1, r10	; 0x01
     33a:	0b 83       	std	Y+3, r16	; 0x03
     33c:	8b e0       	ldi	r24, 0x0B	; 11
     33e:	fe 01       	movw	r30, r28
     340:	31 96       	adiw	r30, 0x01	; 1
     342:	d6 01       	movw	r26, r12
     344:	01 90       	ld	r0, Z+
     346:	0d 92       	st	X+, r0
     348:	8a 95       	dec	r24
     34a:	e1 f7       	brne	.-8      	; 0x344 <CAN_data_receive+0xe0>
}
     34c:	c6 01       	movw	r24, r12
     34e:	2b 96       	adiw	r28, 0x0b	; 11
     350:	0f b6       	in	r0, 0x3f	; 63
     352:	f8 94       	cli
     354:	de bf       	out	0x3e, r29	; 62
     356:	0f be       	out	0x3f, r0	; 63
     358:	cd bf       	out	0x3d, r28	; 61
     35a:	df 91       	pop	r29
     35c:	cf 91       	pop	r28
     35e:	1f 91       	pop	r17
     360:	0f 91       	pop	r16
     362:	ff 90       	pop	r15
     364:	ef 90       	pop	r14
     366:	df 90       	pop	r13
     368:	cf 90       	pop	r12
     36a:	bf 90       	pop	r11
     36c:	af 90       	pop	r10
     36e:	9f 90       	pop	r9
     370:	08 95       	ret

00000372 <__vector_3>:

//Interrupt service routine for CAN bus
ISR(INT2_vect){
     372:	1f 92       	push	r1
     374:	0f 92       	push	r0
     376:	0f b6       	in	r0, 0x3f	; 63
     378:	0f 92       	push	r0
     37a:	11 24       	eor	r1, r1
     37c:	0b b6       	in	r0, 0x3b	; 59
     37e:	0f 92       	push	r0
     380:	2f 93       	push	r18
     382:	3f 93       	push	r19
     384:	4f 93       	push	r20
     386:	5f 93       	push	r21
     388:	6f 93       	push	r22
     38a:	7f 93       	push	r23
     38c:	8f 93       	push	r24
     38e:	9f 93       	push	r25
     390:	af 93       	push	r26
     392:	bf 93       	push	r27
     394:	ef 93       	push	r30
     396:	ff 93       	push	r31
//	_delay_ms(10);
	CAN_int_vect();
     398:	5b df       	rcall	.-330    	; 0x250 <CAN_int_vect>
 //  printf("INTERRUPT\r\n");
 	uint8_t interrupt = MCP_read(MCP_CANINTF);
     39a:	8c e2       	ldi	r24, 0x2C	; 44
     39c:	ae d0       	rcall	.+348    	; 0x4fa <MCP_read>
// 
	if (interrupt & MCP_RX0IF){
     39e:	80 ff       	sbrs	r24, 0
     3a0:	08 c0       	rjmp	.+16     	; 0x3b2 <__vector_3+0x40>
		rx_flag = 1;
     3a2:	81 e0       	ldi	r24, 0x01	; 1
     3a4:	80 93 18 03 	sts	0x0318, r24	; 0x800318 <__data_end>
		//clear CANINTF.RX0IF
		MCP_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3a8:	40 e0       	ldi	r20, 0x00	; 0
     3aa:	61 e0       	ldi	r22, 0x01	; 1
     3ac:	8c e2       	ldi	r24, 0x2C	; 44
     3ae:	d0 d0       	rcall	.+416    	; 0x550 <MCP_bit_modify>
     3b0:	09 c0       	rjmp	.+18     	; 0x3c4 <__vector_3+0x52>
	}
	else if (interrupt & MCP_RX1IF){
     3b2:	81 ff       	sbrs	r24, 1
     3b4:	07 c0       	rjmp	.+14     	; 0x3c4 <__vector_3+0x52>
		rx_flag = 1;
     3b6:	81 e0       	ldi	r24, 0x01	; 1
     3b8:	80 93 18 03 	sts	0x0318, r24	; 0x800318 <__data_end>
		// clear CANINTF.RX1IF
		MCP_bit_modify(MCP_CANINTF, 0x02, 0x00);
     3bc:	40 e0       	ldi	r20, 0x00	; 0
     3be:	62 e0       	ldi	r22, 0x02	; 2
     3c0:	8c e2       	ldi	r24, 0x2C	; 44
     3c2:	c6 d0       	rcall	.+396    	; 0x550 <MCP_bit_modify>
	}
}
     3c4:	ff 91       	pop	r31
     3c6:	ef 91       	pop	r30
     3c8:	bf 91       	pop	r27
     3ca:	af 91       	pop	r26
     3cc:	9f 91       	pop	r25
     3ce:	8f 91       	pop	r24
     3d0:	7f 91       	pop	r23
     3d2:	6f 91       	pop	r22
     3d4:	5f 91       	pop	r21
     3d6:	4f 91       	pop	r20
     3d8:	3f 91       	pop	r19
     3da:	2f 91       	pop	r18
     3dc:	0f 90       	pop	r0
     3de:	0b be       	out	0x3b, r0	; 59
     3e0:	0f 90       	pop	r0
     3e2:	0f be       	out	0x3f, r0	; 63
     3e4:	0f 90       	pop	r0
     3e6:	1f 90       	pop	r1
     3e8:	18 95       	reti

000003ea <DAC_init>:
#include <avr/interrupt.h>
#include "TWI_MASTER.h"
#include "UART.h"

void DAC_init() {
	sei();
     3ea:	78 94       	sei
	TWI_Master_Initialise();
     3ec:	76 c1       	rjmp	.+748    	; 0x6da <TWI_Master_Initialise>
     3ee:	08 95       	ret

000003f0 <DAC_send>:
}

void DAC_send(uint8_t data) {
     3f0:	cf 93       	push	r28
     3f2:	df 93       	push	r29
     3f4:	00 d0       	rcall	.+0      	; 0x3f6 <DAC_send+0x6>
     3f6:	cd b7       	in	r28, 0x3d	; 61
     3f8:	de b7       	in	r29, 0x3e	; 62
	uint8_t address = 0b01011110;
	uint8_t command = 0b0;
	
	uint8_t message[3];
	message[0] = address;
     3fa:	9e e5       	ldi	r25, 0x5E	; 94
     3fc:	99 83       	std	Y+1, r25	; 0x01
	message[1] = command;
     3fe:	1a 82       	std	Y+2, r1	; 0x02
	message[2] = data;
     400:	8b 83       	std	Y+3, r24	; 0x03
	
	TWI_Start_Transceiver_With_Data(message, 3);
     402:	63 e0       	ldi	r22, 0x03	; 3
     404:	ce 01       	movw	r24, r28
     406:	01 96       	adiw	r24, 0x01	; 1
     408:	72 d1       	rcall	.+740    	; 0x6ee <TWI_Start_Transceiver_With_Data>
     40a:	0f 90       	pop	r0
     40c:	0f 90       	pop	r0
     40e:	0f 90       	pop	r0
     410:	df 91       	pop	r29
     412:	cf 91       	pop	r28
     414:	08 95       	ret

00000416 <main>:
	int ir_val;
	int prev_ir_val = 0;
	uint8_t slider_left;
	int16_t ref = 1000;

    int main(void){
     416:	cf 93       	push	r28
     418:	df 93       	push	r29
     41a:	cd b7       	in	r28, 0x3d	; 61
     41c:	de b7       	in	r29, 0x3e	; 62
     41e:	2b 97       	sbiw	r28, 0x0b	; 11
     420:	0f b6       	in	r0, 0x3f	; 63
     422:	f8 94       	cli
     424:	de bf       	out	0x3e, r29	; 62
     426:	0f be       	out	0x3f, r0	; 63
     428:	cd bf       	out	0x3d, r28	; 61
		
		cli();
     42a:	f8 94       	cli
		
		DDRF &= ~(1 << PINF0); //Set F0(ADC0) as input
     42c:	80 98       	cbi	0x10, 0	; 16
		
		EICRA |= (0 << ISC21) | (0 << ISC20);
     42e:	e9 e6       	ldi	r30, 0x69	; 105
     430:	f0 e0       	ldi	r31, 0x00	; 0
     432:	80 81       	ld	r24, Z
     434:	80 83       	st	Z, r24
		// Enable external interrupts of INT2
		EIMSK |= (1 << INT2);
     436:	ea 9a       	sbi	0x1d, 2	; 29
		
		TIMSK1|= (1 << TOIE1);
     438:	ef e6       	ldi	r30, 0x6F	; 111
     43a:	f0 e0       	ldi	r31, 0x00	; 0
     43c:	80 81       	ld	r24, Z
     43e:	81 60       	ori	r24, 0x01	; 1
     440:	80 83       	st	Z, r24
		
		DDRD &= ~(1 << PIND2);		//Set D2(INT2) as input
     442:	52 98       	cbi	0x0a, 2	; 10
		//int variabel = 1;
		
		can_msg can_msg_send;
		volatile can_msg can_msg_receive;
		
		UART_Init(UBRREG);
     444:	87 e6       	ldi	r24, 0x67	; 103
     446:	90 e0       	ldi	r25, 0x00	; 0
     448:	0d d2       	rcall	.+1050   	; 0x864 <UART_Init>
 		SPI_init();
     44a:	1c d1       	rcall	.+568    	; 0x684 <SPI_init>
 		MCP_init();
     44c:	68 d0       	rcall	.+208    	; 0x51e <MCP_init>
     44e:	bb de       	rcall	.-650    	; 0x1c6 <CAN_init>

		if (CAN_init() == 0) {
     450:	89 2b       	or	r24, r25
     452:	41 f4       	brne	.+16     	; 0x464 <main+0x4e>
     454:	8e e7       	ldi	r24, 0x7E	; 126
     456:	92 e0       	ldi	r25, 0x02	; 2
			printf("CAN BE WORKING\n\r");
     458:	9f 93       	push	r25
     45a:	8f 93       	push	r24
     45c:	68 d2       	rcall	.+1232   	; 0x92e <printf>
     45e:	0f 90       	pop	r0
     460:	0f 90       	pop	r0
     462:	07 c0       	rjmp	.+14     	; 0x472 <main+0x5c>
     464:	8f e8       	ldi	r24, 0x8F	; 143
     466:	92 e0       	ldi	r25, 0x02	; 2
			can_msg_send.id = 2;
			can_msg_send.length = 8;
			} else {
			printf("CAN NOT BE WORKING \n\r");
     468:	9f 93       	push	r25
     46a:	8f 93       	push	r24
     46c:	60 d2       	rcall	.+1216   	; 0x92e <printf>
     46e:	0f 90       	pop	r0
     470:	0f 90       	pop	r0
     472:	85 ea       	ldi	r24, 0xA5	; 165
     474:	92 e0       	ldi	r25, 0x02	; 2
		}
		printf("Kommer den hit? \n\r");
     476:	9f 93       	push	r25
     478:	8f 93       	push	r24
     47a:	59 d2       	rcall	.+1202   	; 0x92e <printf>
     47c:	b6 df       	rcall	.-148    	; 0x3ea <DAC_init>
     47e:	e9 d0       	rcall	.+466    	; 0x652 <motor_init>
		
		DAC_init();
     480:	2f ef       	ldi	r18, 0xFF	; 255
     482:	82 e5       	ldi	r24, 0x52	; 82
		motor_init();
     484:	97 e0       	ldi	r25, 0x07	; 7
     486:	21 50       	subi	r18, 0x01	; 1
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     488:	80 40       	sbci	r24, 0x00	; 0
     48a:	90 40       	sbci	r25, 0x00	; 0
     48c:	e1 f7       	brne	.-8      	; 0x486 <main+0x70>
     48e:	00 c0       	rjmp	.+0      	; 0x490 <main+0x7a>
     490:	00 00       	nop
     492:	81 e0       	ldi	r24, 0x01	; 1
     494:	95 d0       	rcall	.+298    	; 0x5c0 <motor_read_rotation>
     496:	0f 90       	pop	r0
		_delay_ms(150);
		motor_read_rotation(1);
     498:	0f 90       	pop	r0
     49a:	08 eb       	ldi	r16, 0xB8	; 184
     49c:	12 e0       	ldi	r17, 0x02	; 2
     49e:	ce 01       	movw	r24, r28
     4a0:	01 96       	adiw	r24, 0x01	; 1
	//PID_alg(2000);
	can_msg_receive = CAN_data_receive();
	slider_left = can_msg_receive.data[2];
	x=can_msg_receive.data[0];
	y=can_msg_receive.data[1];
	printf("loopyloop %d \n\r",slider_left);
     4a2:	e0 de       	rcall	.-576    	; 0x264 <CAN_data_receive>
     4a4:	8e 81       	ldd	r24, Y+6	; 0x06
		motor_read_rotation(1);
		//PID_init();

	while(1){
	//PID_alg(2000);
	can_msg_receive = CAN_data_receive();
     4a6:	80 93 23 03 	sts	0x0323, r24	; 0x800323 <slider_left>
     4aa:	9c 81       	ldd	r25, Y+4	; 0x04
     4ac:	90 93 22 03 	sts	0x0322, r25	; 0x800322 <x>
	slider_left = can_msg_receive.data[2];
     4b0:	9d 81       	ldd	r25, Y+5	; 0x05
	x=can_msg_receive.data[0];
     4b2:	90 93 24 03 	sts	0x0324, r25	; 0x800324 <y>
     4b6:	1f 92       	push	r1
	y=can_msg_receive.data[1];
     4b8:	8f 93       	push	r24
     4ba:	1f 93       	push	r17
     4bc:	0f 93       	push	r16
	printf("loopyloop %d \n\r",slider_left);
     4be:	37 d2       	rcall	.+1134   	; 0x92e <printf>
     4c0:	2f ef       	ldi	r18, 0xFF	; 255
     4c2:	89 e6       	ldi	r24, 0x69	; 105
     4c4:	98 e1       	ldi	r25, 0x18	; 24
     4c6:	21 50       	subi	r18, 0x01	; 1
     4c8:	80 40       	sbci	r24, 0x00	; 0
     4ca:	90 40       	sbci	r25, 0x00	; 0
     4cc:	e1 f7       	brne	.-8      	; 0x4c6 <main+0xb0>
     4ce:	00 c0       	rjmp	.+0      	; 0x4d0 <main+0xba>
     4d0:	00 00       	nop
     4d2:	0f 90       	pop	r0
     4d4:	0f 90       	pop	r0
     4d6:	0f 90       	pop	r0
     4d8:	0f 90       	pop	r0
     4da:	e1 cf       	rjmp	.-62     	; 0x49e <main+0x88>

000004dc <MCP_reset>:
     4dc:	80 e0       	ldi	r24, 0x00	; 0
     4de:	90 e0       	ldi	r25, 0x00	; 0
     4e0:	f3 d0       	rcall	.+486    	; 0x6c8 <SPI_set_ss>
     4e2:	80 ec       	ldi	r24, 0xC0	; 192
     4e4:	eb d0       	rcall	.+470    	; 0x6bc <SPI_send>
	SPI_send(MCP_READ_STATUS);
	uint8_t status = SPI_send(0);
	SPI_set_ss(1);
	
	return status;
}
     4e6:	8f e1       	ldi	r24, 0x1F	; 31
     4e8:	93 e0       	ldi	r25, 0x03	; 3
     4ea:	01 97       	sbiw	r24, 0x01	; 1
     4ec:	f1 f7       	brne	.-4      	; 0x4ea <MCP_reset+0xe>
     4ee:	00 c0       	rjmp	.+0      	; 0x4f0 <MCP_reset+0x14>
     4f0:	00 00       	nop
     4f2:	81 e0       	ldi	r24, 0x01	; 1
     4f4:	90 e0       	ldi	r25, 0x00	; 0
     4f6:	e8 c0       	rjmp	.+464    	; 0x6c8 <SPI_set_ss>
     4f8:	08 95       	ret

000004fa <MCP_read>:
     4fa:	cf 93       	push	r28
     4fc:	c8 2f       	mov	r28, r24
     4fe:	80 e0       	ldi	r24, 0x00	; 0
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	e2 d0       	rcall	.+452    	; 0x6c8 <SPI_set_ss>
     504:	83 e0       	ldi	r24, 0x03	; 3
     506:	da d0       	rcall	.+436    	; 0x6bc <SPI_send>
     508:	8c 2f       	mov	r24, r28
     50a:	d8 d0       	rcall	.+432    	; 0x6bc <SPI_send>
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	d6 d0       	rcall	.+428    	; 0x6bc <SPI_send>
     510:	c8 2f       	mov	r28, r24
     512:	81 e0       	ldi	r24, 0x01	; 1
     514:	90 e0       	ldi	r25, 0x00	; 0
     516:	d8 d0       	rcall	.+432    	; 0x6c8 <SPI_set_ss>
     518:	8c 2f       	mov	r24, r28
     51a:	cf 91       	pop	r28
     51c:	08 95       	ret

0000051e <MCP_init>:
     51e:	b2 d0       	rcall	.+356    	; 0x684 <SPI_init>
     520:	dd df       	rcall	.-70     	; 0x4dc <MCP_reset>
     522:	88 ec       	ldi	r24, 0xC8	; 200
     524:	92 e0       	ldi	r25, 0x02	; 2
     526:	9f 93       	push	r25
     528:	8f 93       	push	r24
     52a:	01 d2       	rcall	.+1026   	; 0x92e <printf>
     52c:	8e e0       	ldi	r24, 0x0E	; 14
     52e:	e5 df       	rcall	.-54     	; 0x4fa <MCP_read>
     530:	80 7e       	andi	r24, 0xE0	; 224
     532:	0f 90       	pop	r0
     534:	0f 90       	pop	r0
     536:	80 38       	cpi	r24, 0x80	; 128
     538:	49 f0       	breq	.+18     	; 0x54c <MCP_init+0x2e>
     53a:	82 ed       	ldi	r24, 0xD2	; 210
     53c:	92 e0       	ldi	r25, 0x02	; 2
     53e:	9f 93       	push	r25
     540:	8f 93       	push	r24
     542:	f5 d1       	rcall	.+1002   	; 0x92e <printf>
     544:	0f 90       	pop	r0
     546:	0f 90       	pop	r0
     548:	81 e0       	ldi	r24, 0x01	; 1
     54a:	08 95       	ret
     54c:	80 e0       	ldi	r24, 0x00	; 0
     54e:	08 95       	ret

00000550 <MCP_bit_modify>:

void MCP_bit_modify( uint8_t address, uint8_t mask, uint8_t data )
{
     550:	1f 93       	push	r17
     552:	cf 93       	push	r28
     554:	df 93       	push	r29
     556:	18 2f       	mov	r17, r24
     558:	d6 2f       	mov	r29, r22
     55a:	c4 2f       	mov	r28, r20
	SPI_set_ss(0);
     55c:	80 e0       	ldi	r24, 0x00	; 0
     55e:	90 e0       	ldi	r25, 0x00	; 0
     560:	b3 d0       	rcall	.+358    	; 0x6c8 <SPI_set_ss>
	SPI_send(MCP_BITMOD);
     562:	85 e0       	ldi	r24, 0x05	; 5
     564:	ab d0       	rcall	.+342    	; 0x6bc <SPI_send>
	
	SPI_send(address);
     566:	81 2f       	mov	r24, r17
     568:	a9 d0       	rcall	.+338    	; 0x6bc <SPI_send>
	SPI_send(mask);
     56a:	8d 2f       	mov	r24, r29
     56c:	a7 d0       	rcall	.+334    	; 0x6bc <SPI_send>
	SPI_send(data);
     56e:	8c 2f       	mov	r24, r28
     570:	a5 d0       	rcall	.+330    	; 0x6bc <SPI_send>
	
	SPI_set_ss(1);
     572:	81 e0       	ldi	r24, 0x01	; 1
     574:	90 e0       	ldi	r25, 0x00	; 0
     576:	a8 d0       	rcall	.+336    	; 0x6c8 <SPI_set_ss>
     578:	df 91       	pop	r29
}
     57a:	cf 91       	pop	r28
     57c:	1f 91       	pop	r17
     57e:	08 95       	ret

00000580 <motor_reset_encoder>:
     580:	e2 e0       	ldi	r30, 0x02	; 2
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     582:	f1 e0       	ldi	r31, 0x01	; 1
     584:	80 81       	ld	r24, Z
     586:	8f 7b       	andi	r24, 0xBF	; 191
     588:	80 83       	st	Z, r24
     58a:	8f e1       	ldi	r24, 0x1F	; 31
     58c:	93 e0       	ldi	r25, 0x03	; 3
     58e:	01 97       	sbiw	r24, 0x01	; 1
     590:	f1 f7       	brne	.-4      	; 0x58e <motor_reset_encoder+0xe>
     592:	00 c0       	rjmp	.+0      	; 0x594 <motor_reset_encoder+0x14>
     594:	00 00       	nop
     596:	80 81       	ld	r24, Z
     598:	80 64       	ori	r24, 0x40	; 64
     59a:	80 83       	st	Z, r24
     59c:	08 95       	ret

0000059e <motor_set_direction>:
     59e:	88 23       	and	r24, r24
     5a0:	19 f0       	breq	.+6      	; 0x5a8 <motor_set_direction+0xa>
     5a2:	81 30       	cpi	r24, 0x01	; 1
     5a4:	39 f0       	breq	.+14     	; 0x5b4 <motor_set_direction+0x16>
     5a6:	08 95       	ret
     5a8:	e2 e0       	ldi	r30, 0x02	; 2
     5aa:	f1 e0       	ldi	r31, 0x01	; 1
     5ac:	80 81       	ld	r24, Z
     5ae:	8d 7f       	andi	r24, 0xFD	; 253
     5b0:	80 83       	st	Z, r24
     5b2:	08 95       	ret
     5b4:	e2 e0       	ldi	r30, 0x02	; 2
     5b6:	f1 e0       	ldi	r31, 0x01	; 1
     5b8:	80 81       	ld	r24, Z
     5ba:	82 60       	ori	r24, 0x02	; 2
     5bc:	80 83       	st	Z, r24
     5be:	08 95       	ret

000005c0 <motor_read_rotation>:
}

int16_t motor_read_rotation(uint8_t reset_flag){
     5c0:	cf 93       	push	r28
     5c2:	df 93       	push	r29
	 |	    clear/set SEL opposite of datasheet        |
	 |  We don't know why, perhaps faulty motor box?   |
	 *-------------------------------------------------*/
	
	//Set !OE low to enable output of encoder
	clear_bit(PORTH, PH5);
     5c4:	e2 e0       	ldi	r30, 0x02	; 2
     5c6:	f1 e0       	ldi	r31, 0x01	; 1
     5c8:	90 81       	ld	r25, Z
     5ca:	9f 7d       	andi	r25, 0xDF	; 223
     5cc:	90 83       	st	Z, r25
	
	//Set SEL high to get low byte
	set_bit(PORTH, PH3);
     5ce:	90 81       	ld	r25, Z
     5d0:	98 60       	ori	r25, 0x08	; 8
     5d2:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5d4:	af ee       	ldi	r26, 0xEF	; 239
     5d6:	b0 e0       	ldi	r27, 0x00	; 0
     5d8:	11 97       	sbiw	r26, 0x01	; 1
     5da:	f1 f7       	brne	.-4      	; 0x5d8 <motor_read_rotation+0x18>
     5dc:	00 c0       	rjmp	.+0      	; 0x5de <motor_read_rotation+0x1e>
     5de:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read LSB
	uint8_t low = PINK;
     5e0:	a6 e0       	ldi	r26, 0x06	; 6
     5e2:	b1 e0       	ldi	r27, 0x01	; 1
     5e4:	cc 91       	ld	r28, X
	
	//Set SEL low to get high byte
	clear_bit(PORTH, PH3);
     5e6:	90 81       	ld	r25, Z
     5e8:	97 7f       	andi	r25, 0xF7	; 247
     5ea:	90 83       	st	Z, r25
     5ec:	ef ee       	ldi	r30, 0xEF	; 239
     5ee:	f0 e0       	ldi	r31, 0x00	; 0
     5f0:	31 97       	sbiw	r30, 0x01	; 1
     5f2:	f1 f7       	brne	.-4      	; 0x5f0 <motor_read_rotation+0x30>
     5f4:	00 c0       	rjmp	.+0      	; 0x5f6 <motor_read_rotation+0x36>
     5f6:	00 00       	nop
	
	//Wait about 20 microseconds
	_delay_us(60);
	
	//Read MSB
	uint8_t high = PINK;
     5f8:	dc 91       	ld	r29, X
	if (reset_flag) {
     5fa:	81 11       	cpse	r24, r1
 		//Toggle !RST to reset encoder
		motor_reset_encoder();
     5fc:	c1 df       	rcall	.-126    	; 0x580 <motor_reset_encoder>
	}
	//Set !OE high to disable output of encoder
	set_bit(PORTH, PH5);
     5fe:	e2 e0       	ldi	r30, 0x02	; 2
     600:	f1 e0       	ldi	r31, 0x01	; 1
     602:	80 81       	ld	r24, Z
     604:	80 62       	ori	r24, 0x20	; 32
     606:	80 83       	st	Z, r24
	
	int16_t rot = (int16_t) ( (high << 8) | low);
	
	return rot;
     608:	8c 2f       	mov	r24, r28
     60a:	90 e0       	ldi	r25, 0x00	; 0
}
     60c:	9d 2b       	or	r25, r29
     60e:	df 91       	pop	r29
     610:	cf 91       	pop	r28
     612:	08 95       	ret

00000614 <motor_calibrate>:

void motor_calibrate() {
     614:	cf 93       	push	r28
     616:	df 93       	push	r29
	motor_set_direction(LEFT);
     618:	80 e0       	ldi	r24, 0x00	; 0
     61a:	c1 df       	rcall	.-126    	; 0x59e <motor_set_direction>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     61c:	84 e6       	ldi	r24, 0x64	; 100
     61e:	e8 de       	rcall	.-560    	; 0x3f0 <DAC_send>
}

void motor_calibrate() {
	motor_set_direction(LEFT);
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
     620:	80 e0       	ldi	r24, 0x00	; 0
     622:	ce df       	rcall	.-100    	; 0x5c0 <motor_read_rotation>
     624:	ec 01       	movw	r28, r24
     626:	01 c0       	rjmp	.+2      	; 0x62a <motor_calibrate+0x16>
     628:	ec 01       	movw	r28, r24
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
     62a:	2f ef       	ldi	r18, 0xFF	; 255
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     62c:	81 ee       	ldi	r24, 0xE1	; 225
     62e:	94 e0       	ldi	r25, 0x04	; 4
     630:	21 50       	subi	r18, 0x01	; 1
     632:	80 40       	sbci	r24, 0x00	; 0
     634:	90 40       	sbci	r25, 0x00	; 0
     636:	e1 f7       	brne	.-8      	; 0x630 <motor_calibrate+0x1c>
     638:	00 c0       	rjmp	.+0      	; 0x63a <motor_calibrate+0x26>
     63a:	00 00       	nop
     63c:	80 e0       	ldi	r24, 0x00	; 0
     63e:	c0 df       	rcall	.-128    	; 0x5c0 <motor_read_rotation>
	motor_set_speed(100);
	int16_t cur_rot = motor_read_rotation(0);
	
	// tester encodern for å se om den fungerer som angitt
	int16_t prev_rot = cur_rot+200;
	while(prev_rot != cur_rot) {
     640:	8c 17       	cp	r24, r28
     642:	9d 07       	cpc	r25, r29
		prev_rot = cur_rot;
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
     644:	89 f7       	brne	.-30     	; 0x628 <motor_calibrate+0x14>
     646:	9c df       	rcall	.-200    	; 0x580 <motor_reset_encoder>
			break;
	}
}

void motor_set_speed(uint8_t speed){
	DAC_send(speed);
     648:	80 e0       	ldi	r24, 0x00	; 0
     64a:	d2 de       	rcall	.-604    	; 0x3f0 <DAC_send>
     64c:	df 91       	pop	r29
		_delay_ms(100);
		cur_rot = motor_read_rotation(0);
	}
	motor_reset_encoder();
	motor_set_speed(0);
}
     64e:	cf 91       	pop	r28
     650:	08 95       	ret

00000652 <motor_init>:
     652:	e1 e0       	ldi	r30, 0x01	; 1
#include "DAC_driver.h"

void motor_init(){
	
	// Enable motor
	set_bit(DDRH, PH4);
     654:	f1 e0       	ldi	r31, 0x01	; 1
     656:	80 81       	ld	r24, Z
     658:	80 61       	ori	r24, 0x10	; 16
     65a:	80 83       	st	Z, r24
	set_bit(PORTH, PH4);
     65c:	a2 e0       	ldi	r26, 0x02	; 2
     65e:	b1 e0       	ldi	r27, 0x01	; 1
     660:	8c 91       	ld	r24, X
     662:	80 61       	ori	r24, 0x10	; 16
     664:	8c 93       	st	X, r24
	
	// Set direction pin to output
	set_bit(DDRH, PH1);
     666:	80 81       	ld	r24, Z
     668:	82 60       	ori	r24, 0x02	; 2
     66a:	80 83       	st	Z, r24
	
	//--------------------Set encoder pins to output and input mode----------------------
	
	// Output Enable pin (active low): !OE
	set_bit(DDRH, PH5);
     66c:	80 81       	ld	r24, Z
     66e:	80 62       	ori	r24, 0x20	; 32
     670:	80 83       	st	Z, r24
	
	//Selection pin: SEL
	set_bit(DDRH, PH3);
     672:	80 81       	ld	r24, Z
     674:	88 60       	ori	r24, 0x08	; 8
     676:	80 83       	st	Z, r24
	
	// Set Reset pin: RST
	set_bit(DDRH, PH6);
     678:	80 81       	ld	r24, Z
     67a:	80 64       	ori	r24, 0x40	; 64
     67c:	80 83       	st	Z, r24
	// Reset encoder
	motor_reset_encoder();
     67e:	80 df       	rcall	.-256    	; 0x580 <motor_reset_encoder>
// 	clear_bit(DDRK, PK4);
// 	clear_bit(DDRK, PK5);
// 	clear_bit(DDRK, PK6);
// 	clear_bit(DDRK, PK7);
// 	
	motor_calibrate();
     680:	c9 cf       	rjmp	.-110    	; 0x614 <motor_calibrate>
     682:	08 95       	ret

00000684 <SPI_init>:
     684:	84 ef       	ldi	r24, 0xF4	; 244
	
	//Wait for data to be received
	while(!(SPSR & (1<<SPIF)));
	
	return SPDR;
}
     686:	92 e0       	ldi	r25, 0x02	; 2
     688:	9f 93       	push	r25
     68a:	8f 93       	push	r24
     68c:	50 d1       	rcall	.+672    	; 0x92e <printf>
     68e:	84 b1       	in	r24, 0x04	; 4
     690:	87 68       	ori	r24, 0x87	; 135
     692:	84 b9       	out	0x04, r24	; 4
     694:	23 98       	cbi	0x04, 3	; 4
     696:	82 e0       	ldi	r24, 0x02	; 2
     698:	93 e0       	ldi	r25, 0x03	; 3
     69a:	9f 93       	push	r25
     69c:	8f 93       	push	r24
     69e:	47 d1       	rcall	.+654    	; 0x92e <printf>
     6a0:	81 e5       	ldi	r24, 0x51	; 81
     6a2:	8c bd       	out	0x2c, r24	; 44
     6a4:	8c e0       	ldi	r24, 0x0C	; 12
     6a6:	93 e0       	ldi	r25, 0x03	; 3
     6a8:	9f 93       	push	r25
     6aa:	8f 93       	push	r24
     6ac:	40 d1       	rcall	.+640    	; 0x92e <printf>
     6ae:	0f 90       	pop	r0
     6b0:	0f 90       	pop	r0
     6b2:	0f 90       	pop	r0
     6b4:	0f 90       	pop	r0
     6b6:	0f 90       	pop	r0
     6b8:	0f 90       	pop	r0
     6ba:	08 95       	ret

000006bc <SPI_send>:
     6bc:	8e bd       	out	0x2e, r24	; 46
     6be:	0d b4       	in	r0, 0x2d	; 45
     6c0:	07 fe       	sbrs	r0, 7
     6c2:	fd cf       	rjmp	.-6      	; 0x6be <SPI_send+0x2>
     6c4:	8e b5       	in	r24, 0x2e	; 46
     6c6:	08 95       	ret

000006c8 <SPI_set_ss>:


void SPI_set_ss( int select )
{
	//for ATmega 162 set chip-select
	if (select == 1){
     6c8:	81 30       	cpi	r24, 0x01	; 1
     6ca:	91 05       	cpc	r25, r1
     6cc:	11 f4       	brne	.+4      	; 0x6d2 <SPI_set_ss+0xa>
		set_bit(PORTB, SPI_SS);
     6ce:	2f 9a       	sbi	0x05, 7	; 5
     6d0:	08 95       	ret
	}
	else if (select == 0){
     6d2:	89 2b       	or	r24, r25
     6d4:	09 f4       	brne	.+2      	; 0x6d8 <SPI_set_ss+0x10>
		clear_bit(PORTB, SPI_SS);
     6d6:	2f 98       	cbi	0x05, 7	; 5
     6d8:	08 95       	ret

000006da <TWI_Master_Initialise>:
		{
			msg[ i ] = TWI_buf[ i ];
		}
	}
	return( TWI_statusReg.lastTransOK );
}
     6da:	8c e0       	ldi	r24, 0x0C	; 12
     6dc:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     6e0:	8f ef       	ldi	r24, 0xFF	; 255
     6e2:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     6e6:	84 e0       	ldi	r24, 0x04	; 4
     6e8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     6ec:	08 95       	ret

000006ee <TWI_Start_Transceiver_With_Data>:
     6ee:	dc 01       	movw	r26, r24
     6f0:	ec eb       	ldi	r30, 0xBC	; 188
     6f2:	f0 e0       	ldi	r31, 0x00	; 0
     6f4:	90 81       	ld	r25, Z
     6f6:	90 fd       	sbrc	r25, 0
     6f8:	fd cf       	rjmp	.-6      	; 0x6f4 <TWI_Start_Transceiver_With_Data+0x6>
     6fa:	60 93 1b 03 	sts	0x031B, r22	; 0x80031b <TWI_msgSize>
     6fe:	8c 91       	ld	r24, X
     700:	80 93 1c 03 	sts	0x031C, r24	; 0x80031c <TWI_buf>
     704:	80 fd       	sbrc	r24, 0
     706:	0c c0       	rjmp	.+24     	; 0x720 <TWI_Start_Transceiver_With_Data+0x32>
     708:	62 30       	cpi	r22, 0x02	; 2
     70a:	50 f0       	brcs	.+20     	; 0x720 <TWI_Start_Transceiver_With_Data+0x32>
     70c:	fd 01       	movw	r30, r26
     70e:	31 96       	adiw	r30, 0x01	; 1
     710:	ad e1       	ldi	r26, 0x1D	; 29
     712:	b3 e0       	ldi	r27, 0x03	; 3
     714:	81 e0       	ldi	r24, 0x01	; 1
     716:	91 91       	ld	r25, Z+
     718:	9d 93       	st	X+, r25
     71a:	8f 5f       	subi	r24, 0xFF	; 255
     71c:	68 13       	cpse	r22, r24
     71e:	fb cf       	rjmp	.-10     	; 0x716 <TWI_Start_Transceiver_With_Data+0x28>
     720:	10 92 1a 03 	sts	0x031A, r1	; 0x80031a <TWI_statusReg>
     724:	88 ef       	ldi	r24, 0xF8	; 248
     726:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     72a:	85 ea       	ldi	r24, 0xA5	; 165
     72c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     730:	08 95       	ret

00000732 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     732:	1f 92       	push	r1
     734:	0f 92       	push	r0
     736:	0f b6       	in	r0, 0x3f	; 63
     738:	0f 92       	push	r0
     73a:	11 24       	eor	r1, r1
     73c:	0b b6       	in	r0, 0x3b	; 59
     73e:	0f 92       	push	r0
     740:	2f 93       	push	r18
     742:	3f 93       	push	r19
     744:	8f 93       	push	r24
     746:	9f 93       	push	r25
     748:	af 93       	push	r26
     74a:	bf 93       	push	r27
     74c:	ef 93       	push	r30
     74e:	ff 93       	push	r31
	static unsigned char TWI_bufPtr;
	
	switch (TWSR)
     750:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     754:	8e 2f       	mov	r24, r30
     756:	90 e0       	ldi	r25, 0x00	; 0
     758:	fc 01       	movw	r30, r24
     75a:	38 97       	sbiw	r30, 0x08	; 8
     75c:	e1 35       	cpi	r30, 0x51	; 81
     75e:	f1 05       	cpc	r31, r1
     760:	08 f0       	brcs	.+2      	; 0x764 <__vector_39+0x32>
     762:	57 c0       	rjmp	.+174    	; 0x812 <__vector_39+0xe0>
     764:	88 27       	eor	r24, r24
     766:	ee 58       	subi	r30, 0x8E	; 142
     768:	ff 4f       	sbci	r31, 0xFF	; 255
     76a:	8f 4f       	sbci	r24, 0xFF	; 255
     76c:	8e c0       	rjmp	.+284    	; 0x88a <__tablejump2__>
	{
		case TWI_START:             // START has been transmitted
		case TWI_REP_START:         // Repeated START has been transmitted
		TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     76e:	10 92 19 03 	sts	0x0319, r1	; 0x800319 <TWI_bufPtr.1672>
		case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
		case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
		if (TWI_bufPtr < TWI_msgSize)
     772:	e0 91 19 03 	lds	r30, 0x0319	; 0x800319 <TWI_bufPtr.1672>
     776:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <TWI_msgSize>
     77a:	e8 17       	cp	r30, r24
     77c:	70 f4       	brcc	.+28     	; 0x79a <__vector_39+0x68>
		{
			TWDR = TWI_buf[TWI_bufPtr++];
     77e:	81 e0       	ldi	r24, 0x01	; 1
     780:	8e 0f       	add	r24, r30
     782:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <TWI_bufPtr.1672>
     786:	f0 e0       	ldi	r31, 0x00	; 0
     788:	e4 5e       	subi	r30, 0xE4	; 228
     78a:	fc 4f       	sbci	r31, 0xFC	; 252
     78c:	80 81       	ld	r24, Z
     78e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     792:	85 e8       	ldi	r24, 0x85	; 133
     794:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     798:	43 c0       	rjmp	.+134    	; 0x820 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
			(0<<TWWC);                                 //
		}else                    // Send STOP after last byte
		{
			TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     79a:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <TWI_statusReg>
     79e:	81 60       	ori	r24, 0x01	; 1
     7a0:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <TWI_statusReg>
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7a4:	84 e9       	ldi	r24, 0x94	; 148
     7a6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     7aa:	3a c0       	rjmp	.+116    	; 0x820 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
		TWI_buf[TWI_bufPtr++] = TWDR;
     7ac:	e0 91 19 03 	lds	r30, 0x0319	; 0x800319 <TWI_bufPtr.1672>
     7b0:	81 e0       	ldi	r24, 0x01	; 1
     7b2:	8e 0f       	add	r24, r30
     7b4:	80 93 19 03 	sts	0x0319, r24	; 0x800319 <TWI_bufPtr.1672>
     7b8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     7bc:	f0 e0       	ldi	r31, 0x00	; 0
     7be:	e4 5e       	subi	r30, 0xE4	; 228
     7c0:	fc 4f       	sbci	r31, 0xFC	; 252
     7c2:	80 83       	st	Z, r24
		case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
		if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     7c4:	20 91 19 03 	lds	r18, 0x0319	; 0x800319 <TWI_bufPtr.1672>
     7c8:	30 e0       	ldi	r19, 0x00	; 0
     7ca:	80 91 1b 03 	lds	r24, 0x031B	; 0x80031b <TWI_msgSize>
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	01 97       	sbiw	r24, 0x01	; 1
     7d2:	28 17       	cp	r18, r24
     7d4:	39 07       	cpc	r19, r25
     7d6:	24 f4       	brge	.+8      	; 0x7e0 <__vector_39+0xae>
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7d8:	85 ec       	ldi	r24, 0xC5	; 197
     7da:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     7de:	20 c0       	rjmp	.+64     	; 0x820 <__vector_39+0xee>
			(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
			(1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
			(0<<TWWC);                                 //
		}else                    // Send NACK after next reception
		{
			TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7e0:	85 e8       	ldi	r24, 0x85	; 133
     7e2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     7e6:	1c c0       	rjmp	.+56     	; 0x820 <__vector_39+0xee>
			(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
			(0<<TWWC);                                 //
		}
		break;
		case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
		TWI_buf[TWI_bufPtr] = TWDR;
     7e8:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     7ec:	e0 91 19 03 	lds	r30, 0x0319	; 0x800319 <TWI_bufPtr.1672>
     7f0:	f0 e0       	ldi	r31, 0x00	; 0
     7f2:	e4 5e       	subi	r30, 0xE4	; 228
     7f4:	fc 4f       	sbci	r31, 0xFC	; 252
     7f6:	80 83       	st	Z, r24
		TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully.
     7f8:	80 91 1a 03 	lds	r24, 0x031A	; 0x80031a <TWI_statusReg>
     7fc:	81 60       	ori	r24, 0x01	; 1
     7fe:	80 93 1a 03 	sts	0x031A, r24	; 0x80031a <TWI_statusReg>
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     802:	84 e9       	ldi	r24, 0x94	; 148
     804:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
		(0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
		(0<<TWWC);                                 //
		break;
     808:	0b c0       	rjmp	.+22     	; 0x820 <__vector_39+0xee>
		case TWI_ARB_LOST:          // Arbitration lost
		TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     80a:	85 ea       	ldi	r24, 0xA5	; 165
     80c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
		(0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
		(0<<TWWC);                                 //
		break;
     810:	07 c0       	rjmp	.+14     	; 0x820 <__vector_39+0xee>
		case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received
		case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
		//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
		case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
		default:
		TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     812:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     816:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
		// Reset TWI Interface
		TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     81a:	84 e0       	ldi	r24, 0x04	; 4
     81c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
		(0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
		(0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
		(0<<TWWC);                                 //
	}
     820:	ff 91       	pop	r31
     822:	ef 91       	pop	r30
     824:	bf 91       	pop	r27
     826:	af 91       	pop	r26
     828:	9f 91       	pop	r25
     82a:	8f 91       	pop	r24
     82c:	3f 91       	pop	r19
     82e:	2f 91       	pop	r18
     830:	0f 90       	pop	r0
     832:	0b be       	out	0x3b, r0	; 59
     834:	0f 90       	pop	r0
     836:	0f be       	out	0x3f, r0	; 63
     838:	0f 90       	pop	r0
     83a:	1f 90       	pop	r1
     83c:	18 95       	reti

0000083e <UART_TX>:
}

int UART_TX(char data, FILE * _in){
	(void)(_in);
	
	while( !(UCSR0A & (1 << UDRE0)) );
     83e:	e0 ec       	ldi	r30, 0xC0	; 192
     840:	f0 e0       	ldi	r31, 0x00	; 0
     842:	90 81       	ld	r25, Z
     844:	95 ff       	sbrs	r25, 5
     846:	fd cf       	rjmp	.-6      	; 0x842 <UART_TX+0x4>
	
	// send data
	UDR0 = data;
     848:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	
	return 0;
}
     84c:	80 e0       	ldi	r24, 0x00	; 0
     84e:	90 e0       	ldi	r25, 0x00	; 0
     850:	08 95       	ret

00000852 <UART_RX>:

int UART_RX(FILE * _in ){
	(void)(_in);
	while( !(UCSR0A & (1 << RXC0)) );
     852:	e0 ec       	ldi	r30, 0xC0	; 192
     854:	f0 e0       	ldi	r31, 0x00	; 0
     856:	80 81       	ld	r24, Z
     858:	88 23       	and	r24, r24
     85a:	ec f7       	brge	.-6      	; 0x856 <UART_RX+0x4>
	
	// Data recieved
	return UDR0;
     85c:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     860:	90 e0       	ldi	r25, 0x00	; 0
     862:	08 95       	ret

00000864 <UART_Init>:


void UART_Init(unsigned int ubrr)
{
	// Baud rate
	UBRR0H = (unsigned char)(ubrr >> 8);
     864:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char)(ubrr);
     868:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	// Enable Rx and Tx
	
	UCSR0B = (1 << RXEN0 ) | (1 << TXEN0);
     86c:	88 e1       	ldi	r24, 0x18	; 24
     86e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	UCSR0C = (1 << USBS0);
     872:	e2 ec       	ldi	r30, 0xC2	; 194
     874:	f0 e0       	ldi	r31, 0x00	; 0
     876:	88 e0       	ldi	r24, 0x08	; 8
     878:	80 83       	st	Z, r24
	UCSR0C = (3 << UCSZ00);
     87a:	86 e0       	ldi	r24, 0x06	; 6
     87c:	80 83       	st	Z, r24
	
	

	
	fdevopen(UART_TX, UART_RX);
     87e:	69 e2       	ldi	r22, 0x29	; 41
     880:	74 e0       	ldi	r23, 0x04	; 4
     882:	8f e1       	ldi	r24, 0x1F	; 31
     884:	94 e0       	ldi	r25, 0x04	; 4
     886:	09 c0       	rjmp	.+18     	; 0x89a <fdevopen>
     888:	08 95       	ret

0000088a <__tablejump2__>:
     88a:	ee 0f       	add	r30, r30
     88c:	ff 1f       	adc	r31, r31
     88e:	88 1f       	adc	r24, r24
     890:	8b bf       	out	0x3b, r24	; 59
     892:	07 90       	elpm	r0, Z+
     894:	f6 91       	elpm	r31, Z
     896:	e0 2d       	mov	r30, r0
     898:	19 94       	eijmp

0000089a <fdevopen>:
     89a:	0f 93       	push	r16
     89c:	1f 93       	push	r17
     89e:	cf 93       	push	r28
     8a0:	df 93       	push	r29
     8a2:	00 97       	sbiw	r24, 0x00	; 0
     8a4:	31 f4       	brne	.+12     	; 0x8b2 <fdevopen+0x18>
     8a6:	61 15       	cp	r22, r1
     8a8:	71 05       	cpc	r23, r1
     8aa:	19 f4       	brne	.+6      	; 0x8b2 <fdevopen+0x18>
     8ac:	80 e0       	ldi	r24, 0x00	; 0
     8ae:	90 e0       	ldi	r25, 0x00	; 0
     8b0:	39 c0       	rjmp	.+114    	; 0x924 <fdevopen+0x8a>
     8b2:	8b 01       	movw	r16, r22
     8b4:	ec 01       	movw	r28, r24
     8b6:	6e e0       	ldi	r22, 0x0E	; 14
     8b8:	70 e0       	ldi	r23, 0x00	; 0
     8ba:	81 e0       	ldi	r24, 0x01	; 1
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	47 d2       	rcall	.+1166   	; 0xd4e <calloc>
     8c0:	fc 01       	movw	r30, r24
     8c2:	89 2b       	or	r24, r25
     8c4:	99 f3       	breq	.-26     	; 0x8ac <fdevopen+0x12>
     8c6:	80 e8       	ldi	r24, 0x80	; 128
     8c8:	83 83       	std	Z+3, r24	; 0x03
     8ca:	01 15       	cp	r16, r1
     8cc:	11 05       	cpc	r17, r1
     8ce:	71 f0       	breq	.+28     	; 0x8ec <fdevopen+0x52>
     8d0:	13 87       	std	Z+11, r17	; 0x0b
     8d2:	02 87       	std	Z+10, r16	; 0x0a
     8d4:	81 e8       	ldi	r24, 0x81	; 129
     8d6:	83 83       	std	Z+3, r24	; 0x03
     8d8:	80 91 25 03 	lds	r24, 0x0325	; 0x800325 <__iob>
     8dc:	90 91 26 03 	lds	r25, 0x0326	; 0x800326 <__iob+0x1>
     8e0:	89 2b       	or	r24, r25
     8e2:	21 f4       	brne	.+8      	; 0x8ec <fdevopen+0x52>
     8e4:	f0 93 26 03 	sts	0x0326, r31	; 0x800326 <__iob+0x1>
     8e8:	e0 93 25 03 	sts	0x0325, r30	; 0x800325 <__iob>
     8ec:	20 97       	sbiw	r28, 0x00	; 0
     8ee:	c9 f0       	breq	.+50     	; 0x922 <fdevopen+0x88>
     8f0:	d1 87       	std	Z+9, r29	; 0x09
     8f2:	c0 87       	std	Z+8, r28	; 0x08
     8f4:	83 81       	ldd	r24, Z+3	; 0x03
     8f6:	82 60       	ori	r24, 0x02	; 2
     8f8:	83 83       	std	Z+3, r24	; 0x03
     8fa:	80 91 27 03 	lds	r24, 0x0327	; 0x800327 <__iob+0x2>
     8fe:	90 91 28 03 	lds	r25, 0x0328	; 0x800328 <__iob+0x3>
     902:	89 2b       	or	r24, r25
     904:	71 f4       	brne	.+28     	; 0x922 <fdevopen+0x88>
     906:	f0 93 28 03 	sts	0x0328, r31	; 0x800328 <__iob+0x3>
     90a:	e0 93 27 03 	sts	0x0327, r30	; 0x800327 <__iob+0x2>
     90e:	80 91 29 03 	lds	r24, 0x0329	; 0x800329 <__iob+0x4>
     912:	90 91 2a 03 	lds	r25, 0x032A	; 0x80032a <__iob+0x5>
     916:	89 2b       	or	r24, r25
     918:	21 f4       	brne	.+8      	; 0x922 <fdevopen+0x88>
     91a:	f0 93 2a 03 	sts	0x032A, r31	; 0x80032a <__iob+0x5>
     91e:	e0 93 29 03 	sts	0x0329, r30	; 0x800329 <__iob+0x4>
     922:	cf 01       	movw	r24, r30
     924:	df 91       	pop	r29
     926:	cf 91       	pop	r28
     928:	1f 91       	pop	r17
     92a:	0f 91       	pop	r16
     92c:	08 95       	ret

0000092e <printf>:
     92e:	cf 93       	push	r28
     930:	df 93       	push	r29
     932:	cd b7       	in	r28, 0x3d	; 61
     934:	de b7       	in	r29, 0x3e	; 62
     936:	ae 01       	movw	r20, r28
     938:	4a 5f       	subi	r20, 0xFA	; 250
     93a:	5f 4f       	sbci	r21, 0xFF	; 255
     93c:	fa 01       	movw	r30, r20
     93e:	61 91       	ld	r22, Z+
     940:	71 91       	ld	r23, Z+
     942:	af 01       	movw	r20, r30
     944:	80 91 27 03 	lds	r24, 0x0327	; 0x800327 <__iob+0x2>
     948:	90 91 28 03 	lds	r25, 0x0328	; 0x800328 <__iob+0x3>
     94c:	03 d0       	rcall	.+6      	; 0x954 <vfprintf>
     94e:	df 91       	pop	r29
     950:	cf 91       	pop	r28
     952:	08 95       	ret

00000954 <vfprintf>:
     954:	2f 92       	push	r2
     956:	3f 92       	push	r3
     958:	4f 92       	push	r4
     95a:	5f 92       	push	r5
     95c:	6f 92       	push	r6
     95e:	7f 92       	push	r7
     960:	8f 92       	push	r8
     962:	9f 92       	push	r9
     964:	af 92       	push	r10
     966:	bf 92       	push	r11
     968:	cf 92       	push	r12
     96a:	df 92       	push	r13
     96c:	ef 92       	push	r14
     96e:	ff 92       	push	r15
     970:	0f 93       	push	r16
     972:	1f 93       	push	r17
     974:	cf 93       	push	r28
     976:	df 93       	push	r29
     978:	cd b7       	in	r28, 0x3d	; 61
     97a:	de b7       	in	r29, 0x3e	; 62
     97c:	2b 97       	sbiw	r28, 0x0b	; 11
     97e:	0f b6       	in	r0, 0x3f	; 63
     980:	f8 94       	cli
     982:	de bf       	out	0x3e, r29	; 62
     984:	0f be       	out	0x3f, r0	; 63
     986:	cd bf       	out	0x3d, r28	; 61
     988:	6c 01       	movw	r12, r24
     98a:	7b 01       	movw	r14, r22
     98c:	8a 01       	movw	r16, r20
     98e:	fc 01       	movw	r30, r24
     990:	17 82       	std	Z+7, r1	; 0x07
     992:	16 82       	std	Z+6, r1	; 0x06
     994:	83 81       	ldd	r24, Z+3	; 0x03
     996:	81 ff       	sbrs	r24, 1
     998:	bf c1       	rjmp	.+894    	; 0xd18 <vfprintf+0x3c4>
     99a:	ce 01       	movw	r24, r28
     99c:	01 96       	adiw	r24, 0x01	; 1
     99e:	3c 01       	movw	r6, r24
     9a0:	f6 01       	movw	r30, r12
     9a2:	93 81       	ldd	r25, Z+3	; 0x03
     9a4:	f7 01       	movw	r30, r14
     9a6:	93 fd       	sbrc	r25, 3
     9a8:	85 91       	lpm	r24, Z+
     9aa:	93 ff       	sbrs	r25, 3
     9ac:	81 91       	ld	r24, Z+
     9ae:	7f 01       	movw	r14, r30
     9b0:	88 23       	and	r24, r24
     9b2:	09 f4       	brne	.+2      	; 0x9b6 <vfprintf+0x62>
     9b4:	ad c1       	rjmp	.+858    	; 0xd10 <vfprintf+0x3bc>
     9b6:	85 32       	cpi	r24, 0x25	; 37
     9b8:	39 f4       	brne	.+14     	; 0x9c8 <vfprintf+0x74>
     9ba:	93 fd       	sbrc	r25, 3
     9bc:	85 91       	lpm	r24, Z+
     9be:	93 ff       	sbrs	r25, 3
     9c0:	81 91       	ld	r24, Z+
     9c2:	7f 01       	movw	r14, r30
     9c4:	85 32       	cpi	r24, 0x25	; 37
     9c6:	21 f4       	brne	.+8      	; 0x9d0 <vfprintf+0x7c>
     9c8:	b6 01       	movw	r22, r12
     9ca:	90 e0       	ldi	r25, 0x00	; 0
     9cc:	18 d3       	rcall	.+1584   	; 0xffe <fputc>
     9ce:	e8 cf       	rjmp	.-48     	; 0x9a0 <vfprintf+0x4c>
     9d0:	91 2c       	mov	r9, r1
     9d2:	21 2c       	mov	r2, r1
     9d4:	31 2c       	mov	r3, r1
     9d6:	ff e1       	ldi	r31, 0x1F	; 31
     9d8:	f3 15       	cp	r31, r3
     9da:	d8 f0       	brcs	.+54     	; 0xa12 <vfprintf+0xbe>
     9dc:	8b 32       	cpi	r24, 0x2B	; 43
     9de:	79 f0       	breq	.+30     	; 0x9fe <vfprintf+0xaa>
     9e0:	38 f4       	brcc	.+14     	; 0x9f0 <vfprintf+0x9c>
     9e2:	80 32       	cpi	r24, 0x20	; 32
     9e4:	79 f0       	breq	.+30     	; 0xa04 <vfprintf+0xb0>
     9e6:	83 32       	cpi	r24, 0x23	; 35
     9e8:	a1 f4       	brne	.+40     	; 0xa12 <vfprintf+0xbe>
     9ea:	23 2d       	mov	r18, r3
     9ec:	20 61       	ori	r18, 0x10	; 16
     9ee:	1d c0       	rjmp	.+58     	; 0xa2a <vfprintf+0xd6>
     9f0:	8d 32       	cpi	r24, 0x2D	; 45
     9f2:	61 f0       	breq	.+24     	; 0xa0c <vfprintf+0xb8>
     9f4:	80 33       	cpi	r24, 0x30	; 48
     9f6:	69 f4       	brne	.+26     	; 0xa12 <vfprintf+0xbe>
     9f8:	23 2d       	mov	r18, r3
     9fa:	21 60       	ori	r18, 0x01	; 1
     9fc:	16 c0       	rjmp	.+44     	; 0xa2a <vfprintf+0xd6>
     9fe:	83 2d       	mov	r24, r3
     a00:	82 60       	ori	r24, 0x02	; 2
     a02:	38 2e       	mov	r3, r24
     a04:	e3 2d       	mov	r30, r3
     a06:	e4 60       	ori	r30, 0x04	; 4
     a08:	3e 2e       	mov	r3, r30
     a0a:	2a c0       	rjmp	.+84     	; 0xa60 <vfprintf+0x10c>
     a0c:	f3 2d       	mov	r31, r3
     a0e:	f8 60       	ori	r31, 0x08	; 8
     a10:	1d c0       	rjmp	.+58     	; 0xa4c <vfprintf+0xf8>
     a12:	37 fc       	sbrc	r3, 7
     a14:	2d c0       	rjmp	.+90     	; 0xa70 <vfprintf+0x11c>
     a16:	20 ed       	ldi	r18, 0xD0	; 208
     a18:	28 0f       	add	r18, r24
     a1a:	2a 30       	cpi	r18, 0x0A	; 10
     a1c:	40 f0       	brcs	.+16     	; 0xa2e <vfprintf+0xda>
     a1e:	8e 32       	cpi	r24, 0x2E	; 46
     a20:	b9 f4       	brne	.+46     	; 0xa50 <vfprintf+0xfc>
     a22:	36 fc       	sbrc	r3, 6
     a24:	75 c1       	rjmp	.+746    	; 0xd10 <vfprintf+0x3bc>
     a26:	23 2d       	mov	r18, r3
     a28:	20 64       	ori	r18, 0x40	; 64
     a2a:	32 2e       	mov	r3, r18
     a2c:	19 c0       	rjmp	.+50     	; 0xa60 <vfprintf+0x10c>
     a2e:	36 fe       	sbrs	r3, 6
     a30:	06 c0       	rjmp	.+12     	; 0xa3e <vfprintf+0xea>
     a32:	8a e0       	ldi	r24, 0x0A	; 10
     a34:	98 9e       	mul	r9, r24
     a36:	20 0d       	add	r18, r0
     a38:	11 24       	eor	r1, r1
     a3a:	92 2e       	mov	r9, r18
     a3c:	11 c0       	rjmp	.+34     	; 0xa60 <vfprintf+0x10c>
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	2e 9e       	mul	r2, r30
     a42:	20 0d       	add	r18, r0
     a44:	11 24       	eor	r1, r1
     a46:	22 2e       	mov	r2, r18
     a48:	f3 2d       	mov	r31, r3
     a4a:	f0 62       	ori	r31, 0x20	; 32
     a4c:	3f 2e       	mov	r3, r31
     a4e:	08 c0       	rjmp	.+16     	; 0xa60 <vfprintf+0x10c>
     a50:	8c 36       	cpi	r24, 0x6C	; 108
     a52:	21 f4       	brne	.+8      	; 0xa5c <vfprintf+0x108>
     a54:	83 2d       	mov	r24, r3
     a56:	80 68       	ori	r24, 0x80	; 128
     a58:	38 2e       	mov	r3, r24
     a5a:	02 c0       	rjmp	.+4      	; 0xa60 <vfprintf+0x10c>
     a5c:	88 36       	cpi	r24, 0x68	; 104
     a5e:	41 f4       	brne	.+16     	; 0xa70 <vfprintf+0x11c>
     a60:	f7 01       	movw	r30, r14
     a62:	93 fd       	sbrc	r25, 3
     a64:	85 91       	lpm	r24, Z+
     a66:	93 ff       	sbrs	r25, 3
     a68:	81 91       	ld	r24, Z+
     a6a:	7f 01       	movw	r14, r30
     a6c:	81 11       	cpse	r24, r1
     a6e:	b3 cf       	rjmp	.-154    	; 0x9d6 <vfprintf+0x82>
     a70:	98 2f       	mov	r25, r24
     a72:	9f 7d       	andi	r25, 0xDF	; 223
     a74:	95 54       	subi	r25, 0x45	; 69
     a76:	93 30       	cpi	r25, 0x03	; 3
     a78:	28 f4       	brcc	.+10     	; 0xa84 <vfprintf+0x130>
     a7a:	0c 5f       	subi	r16, 0xFC	; 252
     a7c:	1f 4f       	sbci	r17, 0xFF	; 255
     a7e:	9f e3       	ldi	r25, 0x3F	; 63
     a80:	99 83       	std	Y+1, r25	; 0x01
     a82:	0d c0       	rjmp	.+26     	; 0xa9e <vfprintf+0x14a>
     a84:	83 36       	cpi	r24, 0x63	; 99
     a86:	31 f0       	breq	.+12     	; 0xa94 <vfprintf+0x140>
     a88:	83 37       	cpi	r24, 0x73	; 115
     a8a:	71 f0       	breq	.+28     	; 0xaa8 <vfprintf+0x154>
     a8c:	83 35       	cpi	r24, 0x53	; 83
     a8e:	09 f0       	breq	.+2      	; 0xa92 <vfprintf+0x13e>
     a90:	55 c0       	rjmp	.+170    	; 0xb3c <vfprintf+0x1e8>
     a92:	20 c0       	rjmp	.+64     	; 0xad4 <vfprintf+0x180>
     a94:	f8 01       	movw	r30, r16
     a96:	80 81       	ld	r24, Z
     a98:	89 83       	std	Y+1, r24	; 0x01
     a9a:	0e 5f       	subi	r16, 0xFE	; 254
     a9c:	1f 4f       	sbci	r17, 0xFF	; 255
     a9e:	88 24       	eor	r8, r8
     aa0:	83 94       	inc	r8
     aa2:	91 2c       	mov	r9, r1
     aa4:	53 01       	movw	r10, r6
     aa6:	12 c0       	rjmp	.+36     	; 0xacc <vfprintf+0x178>
     aa8:	28 01       	movw	r4, r16
     aaa:	f2 e0       	ldi	r31, 0x02	; 2
     aac:	4f 0e       	add	r4, r31
     aae:	51 1c       	adc	r5, r1
     ab0:	f8 01       	movw	r30, r16
     ab2:	a0 80       	ld	r10, Z
     ab4:	b1 80       	ldd	r11, Z+1	; 0x01
     ab6:	36 fe       	sbrs	r3, 6
     ab8:	03 c0       	rjmp	.+6      	; 0xac0 <vfprintf+0x16c>
     aba:	69 2d       	mov	r22, r9
     abc:	70 e0       	ldi	r23, 0x00	; 0
     abe:	02 c0       	rjmp	.+4      	; 0xac4 <vfprintf+0x170>
     ac0:	6f ef       	ldi	r22, 0xFF	; 255
     ac2:	7f ef       	ldi	r23, 0xFF	; 255
     ac4:	c5 01       	movw	r24, r10
     ac6:	90 d2       	rcall	.+1312   	; 0xfe8 <strnlen>
     ac8:	4c 01       	movw	r8, r24
     aca:	82 01       	movw	r16, r4
     acc:	f3 2d       	mov	r31, r3
     ace:	ff 77       	andi	r31, 0x7F	; 127
     ad0:	3f 2e       	mov	r3, r31
     ad2:	15 c0       	rjmp	.+42     	; 0xafe <vfprintf+0x1aa>
     ad4:	28 01       	movw	r4, r16
     ad6:	22 e0       	ldi	r18, 0x02	; 2
     ad8:	42 0e       	add	r4, r18
     ada:	51 1c       	adc	r5, r1
     adc:	f8 01       	movw	r30, r16
     ade:	a0 80       	ld	r10, Z
     ae0:	b1 80       	ldd	r11, Z+1	; 0x01
     ae2:	36 fe       	sbrs	r3, 6
     ae4:	03 c0       	rjmp	.+6      	; 0xaec <vfprintf+0x198>
     ae6:	69 2d       	mov	r22, r9
     ae8:	70 e0       	ldi	r23, 0x00	; 0
     aea:	02 c0       	rjmp	.+4      	; 0xaf0 <vfprintf+0x19c>
     aec:	6f ef       	ldi	r22, 0xFF	; 255
     aee:	7f ef       	ldi	r23, 0xFF	; 255
     af0:	c5 01       	movw	r24, r10
     af2:	68 d2       	rcall	.+1232   	; 0xfc4 <strnlen_P>
     af4:	4c 01       	movw	r8, r24
     af6:	f3 2d       	mov	r31, r3
     af8:	f0 68       	ori	r31, 0x80	; 128
     afa:	3f 2e       	mov	r3, r31
     afc:	82 01       	movw	r16, r4
     afe:	33 fc       	sbrc	r3, 3
     b00:	19 c0       	rjmp	.+50     	; 0xb34 <vfprintf+0x1e0>
     b02:	82 2d       	mov	r24, r2
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	88 16       	cp	r8, r24
     b08:	99 06       	cpc	r9, r25
     b0a:	a0 f4       	brcc	.+40     	; 0xb34 <vfprintf+0x1e0>
     b0c:	b6 01       	movw	r22, r12
     b0e:	80 e2       	ldi	r24, 0x20	; 32
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	75 d2       	rcall	.+1258   	; 0xffe <fputc>
     b14:	2a 94       	dec	r2
     b16:	f5 cf       	rjmp	.-22     	; 0xb02 <vfprintf+0x1ae>
     b18:	f5 01       	movw	r30, r10
     b1a:	37 fc       	sbrc	r3, 7
     b1c:	85 91       	lpm	r24, Z+
     b1e:	37 fe       	sbrs	r3, 7
     b20:	81 91       	ld	r24, Z+
     b22:	5f 01       	movw	r10, r30
     b24:	b6 01       	movw	r22, r12
     b26:	90 e0       	ldi	r25, 0x00	; 0
     b28:	6a d2       	rcall	.+1236   	; 0xffe <fputc>
     b2a:	21 10       	cpse	r2, r1
     b2c:	2a 94       	dec	r2
     b2e:	21 e0       	ldi	r18, 0x01	; 1
     b30:	82 1a       	sub	r8, r18
     b32:	91 08       	sbc	r9, r1
     b34:	81 14       	cp	r8, r1
     b36:	91 04       	cpc	r9, r1
     b38:	79 f7       	brne	.-34     	; 0xb18 <vfprintf+0x1c4>
     b3a:	e1 c0       	rjmp	.+450    	; 0xcfe <vfprintf+0x3aa>
     b3c:	84 36       	cpi	r24, 0x64	; 100
     b3e:	11 f0       	breq	.+4      	; 0xb44 <vfprintf+0x1f0>
     b40:	89 36       	cpi	r24, 0x69	; 105
     b42:	39 f5       	brne	.+78     	; 0xb92 <vfprintf+0x23e>
     b44:	f8 01       	movw	r30, r16
     b46:	37 fe       	sbrs	r3, 7
     b48:	07 c0       	rjmp	.+14     	; 0xb58 <vfprintf+0x204>
     b4a:	60 81       	ld	r22, Z
     b4c:	71 81       	ldd	r23, Z+1	; 0x01
     b4e:	82 81       	ldd	r24, Z+2	; 0x02
     b50:	93 81       	ldd	r25, Z+3	; 0x03
     b52:	0c 5f       	subi	r16, 0xFC	; 252
     b54:	1f 4f       	sbci	r17, 0xFF	; 255
     b56:	08 c0       	rjmp	.+16     	; 0xb68 <vfprintf+0x214>
     b58:	60 81       	ld	r22, Z
     b5a:	71 81       	ldd	r23, Z+1	; 0x01
     b5c:	07 2e       	mov	r0, r23
     b5e:	00 0c       	add	r0, r0
     b60:	88 0b       	sbc	r24, r24
     b62:	99 0b       	sbc	r25, r25
     b64:	0e 5f       	subi	r16, 0xFE	; 254
     b66:	1f 4f       	sbci	r17, 0xFF	; 255
     b68:	f3 2d       	mov	r31, r3
     b6a:	ff 76       	andi	r31, 0x6F	; 111
     b6c:	3f 2e       	mov	r3, r31
     b6e:	97 ff       	sbrs	r25, 7
     b70:	09 c0       	rjmp	.+18     	; 0xb84 <vfprintf+0x230>
     b72:	90 95       	com	r25
     b74:	80 95       	com	r24
     b76:	70 95       	com	r23
     b78:	61 95       	neg	r22
     b7a:	7f 4f       	sbci	r23, 0xFF	; 255
     b7c:	8f 4f       	sbci	r24, 0xFF	; 255
     b7e:	9f 4f       	sbci	r25, 0xFF	; 255
     b80:	f0 68       	ori	r31, 0x80	; 128
     b82:	3f 2e       	mov	r3, r31
     b84:	2a e0       	ldi	r18, 0x0A	; 10
     b86:	30 e0       	ldi	r19, 0x00	; 0
     b88:	a3 01       	movw	r20, r6
     b8a:	75 d2       	rcall	.+1258   	; 0x1076 <__ultoa_invert>
     b8c:	88 2e       	mov	r8, r24
     b8e:	86 18       	sub	r8, r6
     b90:	44 c0       	rjmp	.+136    	; 0xc1a <vfprintf+0x2c6>
     b92:	85 37       	cpi	r24, 0x75	; 117
     b94:	31 f4       	brne	.+12     	; 0xba2 <vfprintf+0x24e>
     b96:	23 2d       	mov	r18, r3
     b98:	2f 7e       	andi	r18, 0xEF	; 239
     b9a:	b2 2e       	mov	r11, r18
     b9c:	2a e0       	ldi	r18, 0x0A	; 10
     b9e:	30 e0       	ldi	r19, 0x00	; 0
     ba0:	25 c0       	rjmp	.+74     	; 0xbec <vfprintf+0x298>
     ba2:	93 2d       	mov	r25, r3
     ba4:	99 7f       	andi	r25, 0xF9	; 249
     ba6:	b9 2e       	mov	r11, r25
     ba8:	8f 36       	cpi	r24, 0x6F	; 111
     baa:	c1 f0       	breq	.+48     	; 0xbdc <vfprintf+0x288>
     bac:	18 f4       	brcc	.+6      	; 0xbb4 <vfprintf+0x260>
     bae:	88 35       	cpi	r24, 0x58	; 88
     bb0:	79 f0       	breq	.+30     	; 0xbd0 <vfprintf+0x27c>
     bb2:	ae c0       	rjmp	.+348    	; 0xd10 <vfprintf+0x3bc>
     bb4:	80 37       	cpi	r24, 0x70	; 112
     bb6:	19 f0       	breq	.+6      	; 0xbbe <vfprintf+0x26a>
     bb8:	88 37       	cpi	r24, 0x78	; 120
     bba:	21 f0       	breq	.+8      	; 0xbc4 <vfprintf+0x270>
     bbc:	a9 c0       	rjmp	.+338    	; 0xd10 <vfprintf+0x3bc>
     bbe:	e9 2f       	mov	r30, r25
     bc0:	e0 61       	ori	r30, 0x10	; 16
     bc2:	be 2e       	mov	r11, r30
     bc4:	b4 fe       	sbrs	r11, 4
     bc6:	0d c0       	rjmp	.+26     	; 0xbe2 <vfprintf+0x28e>
     bc8:	fb 2d       	mov	r31, r11
     bca:	f4 60       	ori	r31, 0x04	; 4
     bcc:	bf 2e       	mov	r11, r31
     bce:	09 c0       	rjmp	.+18     	; 0xbe2 <vfprintf+0x28e>
     bd0:	34 fe       	sbrs	r3, 4
     bd2:	0a c0       	rjmp	.+20     	; 0xbe8 <vfprintf+0x294>
     bd4:	29 2f       	mov	r18, r25
     bd6:	26 60       	ori	r18, 0x06	; 6
     bd8:	b2 2e       	mov	r11, r18
     bda:	06 c0       	rjmp	.+12     	; 0xbe8 <vfprintf+0x294>
     bdc:	28 e0       	ldi	r18, 0x08	; 8
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	05 c0       	rjmp	.+10     	; 0xbec <vfprintf+0x298>
     be2:	20 e1       	ldi	r18, 0x10	; 16
     be4:	30 e0       	ldi	r19, 0x00	; 0
     be6:	02 c0       	rjmp	.+4      	; 0xbec <vfprintf+0x298>
     be8:	20 e1       	ldi	r18, 0x10	; 16
     bea:	32 e0       	ldi	r19, 0x02	; 2
     bec:	f8 01       	movw	r30, r16
     bee:	b7 fe       	sbrs	r11, 7
     bf0:	07 c0       	rjmp	.+14     	; 0xc00 <vfprintf+0x2ac>
     bf2:	60 81       	ld	r22, Z
     bf4:	71 81       	ldd	r23, Z+1	; 0x01
     bf6:	82 81       	ldd	r24, Z+2	; 0x02
     bf8:	93 81       	ldd	r25, Z+3	; 0x03
     bfa:	0c 5f       	subi	r16, 0xFC	; 252
     bfc:	1f 4f       	sbci	r17, 0xFF	; 255
     bfe:	06 c0       	rjmp	.+12     	; 0xc0c <vfprintf+0x2b8>
     c00:	60 81       	ld	r22, Z
     c02:	71 81       	ldd	r23, Z+1	; 0x01
     c04:	80 e0       	ldi	r24, 0x00	; 0
     c06:	90 e0       	ldi	r25, 0x00	; 0
     c08:	0e 5f       	subi	r16, 0xFE	; 254
     c0a:	1f 4f       	sbci	r17, 0xFF	; 255
     c0c:	a3 01       	movw	r20, r6
     c0e:	33 d2       	rcall	.+1126   	; 0x1076 <__ultoa_invert>
     c10:	88 2e       	mov	r8, r24
     c12:	86 18       	sub	r8, r6
     c14:	fb 2d       	mov	r31, r11
     c16:	ff 77       	andi	r31, 0x7F	; 127
     c18:	3f 2e       	mov	r3, r31
     c1a:	36 fe       	sbrs	r3, 6
     c1c:	0d c0       	rjmp	.+26     	; 0xc38 <vfprintf+0x2e4>
     c1e:	23 2d       	mov	r18, r3
     c20:	2e 7f       	andi	r18, 0xFE	; 254
     c22:	a2 2e       	mov	r10, r18
     c24:	89 14       	cp	r8, r9
     c26:	58 f4       	brcc	.+22     	; 0xc3e <vfprintf+0x2ea>
     c28:	34 fe       	sbrs	r3, 4
     c2a:	0b c0       	rjmp	.+22     	; 0xc42 <vfprintf+0x2ee>
     c2c:	32 fc       	sbrc	r3, 2
     c2e:	09 c0       	rjmp	.+18     	; 0xc42 <vfprintf+0x2ee>
     c30:	83 2d       	mov	r24, r3
     c32:	8e 7e       	andi	r24, 0xEE	; 238
     c34:	a8 2e       	mov	r10, r24
     c36:	05 c0       	rjmp	.+10     	; 0xc42 <vfprintf+0x2ee>
     c38:	b8 2c       	mov	r11, r8
     c3a:	a3 2c       	mov	r10, r3
     c3c:	03 c0       	rjmp	.+6      	; 0xc44 <vfprintf+0x2f0>
     c3e:	b8 2c       	mov	r11, r8
     c40:	01 c0       	rjmp	.+2      	; 0xc44 <vfprintf+0x2f0>
     c42:	b9 2c       	mov	r11, r9
     c44:	a4 fe       	sbrs	r10, 4
     c46:	0f c0       	rjmp	.+30     	; 0xc66 <vfprintf+0x312>
     c48:	fe 01       	movw	r30, r28
     c4a:	e8 0d       	add	r30, r8
     c4c:	f1 1d       	adc	r31, r1
     c4e:	80 81       	ld	r24, Z
     c50:	80 33       	cpi	r24, 0x30	; 48
     c52:	21 f4       	brne	.+8      	; 0xc5c <vfprintf+0x308>
     c54:	9a 2d       	mov	r25, r10
     c56:	99 7e       	andi	r25, 0xE9	; 233
     c58:	a9 2e       	mov	r10, r25
     c5a:	09 c0       	rjmp	.+18     	; 0xc6e <vfprintf+0x31a>
     c5c:	a2 fe       	sbrs	r10, 2
     c5e:	06 c0       	rjmp	.+12     	; 0xc6c <vfprintf+0x318>
     c60:	b3 94       	inc	r11
     c62:	b3 94       	inc	r11
     c64:	04 c0       	rjmp	.+8      	; 0xc6e <vfprintf+0x31a>
     c66:	8a 2d       	mov	r24, r10
     c68:	86 78       	andi	r24, 0x86	; 134
     c6a:	09 f0       	breq	.+2      	; 0xc6e <vfprintf+0x31a>
     c6c:	b3 94       	inc	r11
     c6e:	a3 fc       	sbrc	r10, 3
     c70:	10 c0       	rjmp	.+32     	; 0xc92 <vfprintf+0x33e>
     c72:	a0 fe       	sbrs	r10, 0
     c74:	06 c0       	rjmp	.+12     	; 0xc82 <vfprintf+0x32e>
     c76:	b2 14       	cp	r11, r2
     c78:	80 f4       	brcc	.+32     	; 0xc9a <vfprintf+0x346>
     c7a:	28 0c       	add	r2, r8
     c7c:	92 2c       	mov	r9, r2
     c7e:	9b 18       	sub	r9, r11
     c80:	0d c0       	rjmp	.+26     	; 0xc9c <vfprintf+0x348>
     c82:	b2 14       	cp	r11, r2
     c84:	58 f4       	brcc	.+22     	; 0xc9c <vfprintf+0x348>
     c86:	b6 01       	movw	r22, r12
     c88:	80 e2       	ldi	r24, 0x20	; 32
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	b8 d1       	rcall	.+880    	; 0xffe <fputc>
     c8e:	b3 94       	inc	r11
     c90:	f8 cf       	rjmp	.-16     	; 0xc82 <vfprintf+0x32e>
     c92:	b2 14       	cp	r11, r2
     c94:	18 f4       	brcc	.+6      	; 0xc9c <vfprintf+0x348>
     c96:	2b 18       	sub	r2, r11
     c98:	02 c0       	rjmp	.+4      	; 0xc9e <vfprintf+0x34a>
     c9a:	98 2c       	mov	r9, r8
     c9c:	21 2c       	mov	r2, r1
     c9e:	a4 fe       	sbrs	r10, 4
     ca0:	0f c0       	rjmp	.+30     	; 0xcc0 <vfprintf+0x36c>
     ca2:	b6 01       	movw	r22, r12
     ca4:	80 e3       	ldi	r24, 0x30	; 48
     ca6:	90 e0       	ldi	r25, 0x00	; 0
     ca8:	aa d1       	rcall	.+852    	; 0xffe <fputc>
     caa:	a2 fe       	sbrs	r10, 2
     cac:	16 c0       	rjmp	.+44     	; 0xcda <vfprintf+0x386>
     cae:	a1 fc       	sbrc	r10, 1
     cb0:	03 c0       	rjmp	.+6      	; 0xcb8 <vfprintf+0x364>
     cb2:	88 e7       	ldi	r24, 0x78	; 120
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	02 c0       	rjmp	.+4      	; 0xcbc <vfprintf+0x368>
     cb8:	88 e5       	ldi	r24, 0x58	; 88
     cba:	90 e0       	ldi	r25, 0x00	; 0
     cbc:	b6 01       	movw	r22, r12
     cbe:	0c c0       	rjmp	.+24     	; 0xcd8 <vfprintf+0x384>
     cc0:	8a 2d       	mov	r24, r10
     cc2:	86 78       	andi	r24, 0x86	; 134
     cc4:	51 f0       	breq	.+20     	; 0xcda <vfprintf+0x386>
     cc6:	a1 fe       	sbrs	r10, 1
     cc8:	02 c0       	rjmp	.+4      	; 0xcce <vfprintf+0x37a>
     cca:	8b e2       	ldi	r24, 0x2B	; 43
     ccc:	01 c0       	rjmp	.+2      	; 0xcd0 <vfprintf+0x37c>
     cce:	80 e2       	ldi	r24, 0x20	; 32
     cd0:	a7 fc       	sbrc	r10, 7
     cd2:	8d e2       	ldi	r24, 0x2D	; 45
     cd4:	b6 01       	movw	r22, r12
     cd6:	90 e0       	ldi	r25, 0x00	; 0
     cd8:	92 d1       	rcall	.+804    	; 0xffe <fputc>
     cda:	89 14       	cp	r8, r9
     cdc:	30 f4       	brcc	.+12     	; 0xcea <vfprintf+0x396>
     cde:	b6 01       	movw	r22, r12
     ce0:	80 e3       	ldi	r24, 0x30	; 48
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	8c d1       	rcall	.+792    	; 0xffe <fputc>
     ce6:	9a 94       	dec	r9
     ce8:	f8 cf       	rjmp	.-16     	; 0xcda <vfprintf+0x386>
     cea:	8a 94       	dec	r8
     cec:	f3 01       	movw	r30, r6
     cee:	e8 0d       	add	r30, r8
     cf0:	f1 1d       	adc	r31, r1
     cf2:	80 81       	ld	r24, Z
     cf4:	b6 01       	movw	r22, r12
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	82 d1       	rcall	.+772    	; 0xffe <fputc>
     cfa:	81 10       	cpse	r8, r1
     cfc:	f6 cf       	rjmp	.-20     	; 0xcea <vfprintf+0x396>
     cfe:	22 20       	and	r2, r2
     d00:	09 f4       	brne	.+2      	; 0xd04 <vfprintf+0x3b0>
     d02:	4e ce       	rjmp	.-868    	; 0x9a0 <vfprintf+0x4c>
     d04:	b6 01       	movw	r22, r12
     d06:	80 e2       	ldi	r24, 0x20	; 32
     d08:	90 e0       	ldi	r25, 0x00	; 0
     d0a:	79 d1       	rcall	.+754    	; 0xffe <fputc>
     d0c:	2a 94       	dec	r2
     d0e:	f7 cf       	rjmp	.-18     	; 0xcfe <vfprintf+0x3aa>
     d10:	f6 01       	movw	r30, r12
     d12:	86 81       	ldd	r24, Z+6	; 0x06
     d14:	97 81       	ldd	r25, Z+7	; 0x07
     d16:	02 c0       	rjmp	.+4      	; 0xd1c <vfprintf+0x3c8>
     d18:	8f ef       	ldi	r24, 0xFF	; 255
     d1a:	9f ef       	ldi	r25, 0xFF	; 255
     d1c:	2b 96       	adiw	r28, 0x0b	; 11
     d1e:	0f b6       	in	r0, 0x3f	; 63
     d20:	f8 94       	cli
     d22:	de bf       	out	0x3e, r29	; 62
     d24:	0f be       	out	0x3f, r0	; 63
     d26:	cd bf       	out	0x3d, r28	; 61
     d28:	df 91       	pop	r29
     d2a:	cf 91       	pop	r28
     d2c:	1f 91       	pop	r17
     d2e:	0f 91       	pop	r16
     d30:	ff 90       	pop	r15
     d32:	ef 90       	pop	r14
     d34:	df 90       	pop	r13
     d36:	cf 90       	pop	r12
     d38:	bf 90       	pop	r11
     d3a:	af 90       	pop	r10
     d3c:	9f 90       	pop	r9
     d3e:	8f 90       	pop	r8
     d40:	7f 90       	pop	r7
     d42:	6f 90       	pop	r6
     d44:	5f 90       	pop	r5
     d46:	4f 90       	pop	r4
     d48:	3f 90       	pop	r3
     d4a:	2f 90       	pop	r2
     d4c:	08 95       	ret

00000d4e <calloc>:
     d4e:	0f 93       	push	r16
     d50:	1f 93       	push	r17
     d52:	cf 93       	push	r28
     d54:	df 93       	push	r29
     d56:	86 9f       	mul	r24, r22
     d58:	80 01       	movw	r16, r0
     d5a:	87 9f       	mul	r24, r23
     d5c:	10 0d       	add	r17, r0
     d5e:	96 9f       	mul	r25, r22
     d60:	10 0d       	add	r17, r0
     d62:	11 24       	eor	r1, r1
     d64:	c8 01       	movw	r24, r16
     d66:	0d d0       	rcall	.+26     	; 0xd82 <malloc>
     d68:	ec 01       	movw	r28, r24
     d6a:	00 97       	sbiw	r24, 0x00	; 0
     d6c:	21 f0       	breq	.+8      	; 0xd76 <calloc+0x28>
     d6e:	a8 01       	movw	r20, r16
     d70:	60 e0       	ldi	r22, 0x00	; 0
     d72:	70 e0       	ldi	r23, 0x00	; 0
     d74:	32 d1       	rcall	.+612    	; 0xfda <memset>
     d76:	ce 01       	movw	r24, r28
     d78:	df 91       	pop	r29
     d7a:	cf 91       	pop	r28
     d7c:	1f 91       	pop	r17
     d7e:	0f 91       	pop	r16
     d80:	08 95       	ret

00000d82 <malloc>:
     d82:	0f 93       	push	r16
     d84:	1f 93       	push	r17
     d86:	cf 93       	push	r28
     d88:	df 93       	push	r29
     d8a:	82 30       	cpi	r24, 0x02	; 2
     d8c:	91 05       	cpc	r25, r1
     d8e:	10 f4       	brcc	.+4      	; 0xd94 <malloc+0x12>
     d90:	82 e0       	ldi	r24, 0x02	; 2
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	e0 91 2d 03 	lds	r30, 0x032D	; 0x80032d <__flp>
     d98:	f0 91 2e 03 	lds	r31, 0x032E	; 0x80032e <__flp+0x1>
     d9c:	20 e0       	ldi	r18, 0x00	; 0
     d9e:	30 e0       	ldi	r19, 0x00	; 0
     da0:	a0 e0       	ldi	r26, 0x00	; 0
     da2:	b0 e0       	ldi	r27, 0x00	; 0
     da4:	30 97       	sbiw	r30, 0x00	; 0
     da6:	19 f1       	breq	.+70     	; 0xdee <malloc+0x6c>
     da8:	40 81       	ld	r20, Z
     daa:	51 81       	ldd	r21, Z+1	; 0x01
     dac:	02 81       	ldd	r16, Z+2	; 0x02
     dae:	13 81       	ldd	r17, Z+3	; 0x03
     db0:	48 17       	cp	r20, r24
     db2:	59 07       	cpc	r21, r25
     db4:	c8 f0       	brcs	.+50     	; 0xde8 <malloc+0x66>
     db6:	84 17       	cp	r24, r20
     db8:	95 07       	cpc	r25, r21
     dba:	69 f4       	brne	.+26     	; 0xdd6 <malloc+0x54>
     dbc:	10 97       	sbiw	r26, 0x00	; 0
     dbe:	31 f0       	breq	.+12     	; 0xdcc <malloc+0x4a>
     dc0:	12 96       	adiw	r26, 0x02	; 2
     dc2:	0c 93       	st	X, r16
     dc4:	12 97       	sbiw	r26, 0x02	; 2
     dc6:	13 96       	adiw	r26, 0x03	; 3
     dc8:	1c 93       	st	X, r17
     dca:	27 c0       	rjmp	.+78     	; 0xe1a <malloc+0x98>
     dcc:	00 93 2d 03 	sts	0x032D, r16	; 0x80032d <__flp>
     dd0:	10 93 2e 03 	sts	0x032E, r17	; 0x80032e <__flp+0x1>
     dd4:	22 c0       	rjmp	.+68     	; 0xe1a <malloc+0x98>
     dd6:	21 15       	cp	r18, r1
     dd8:	31 05       	cpc	r19, r1
     dda:	19 f0       	breq	.+6      	; 0xde2 <malloc+0x60>
     ddc:	42 17       	cp	r20, r18
     dde:	53 07       	cpc	r21, r19
     de0:	18 f4       	brcc	.+6      	; 0xde8 <malloc+0x66>
     de2:	9a 01       	movw	r18, r20
     de4:	bd 01       	movw	r22, r26
     de6:	ef 01       	movw	r28, r30
     de8:	df 01       	movw	r26, r30
     dea:	f8 01       	movw	r30, r16
     dec:	db cf       	rjmp	.-74     	; 0xda4 <malloc+0x22>
     dee:	21 15       	cp	r18, r1
     df0:	31 05       	cpc	r19, r1
     df2:	f9 f0       	breq	.+62     	; 0xe32 <malloc+0xb0>
     df4:	28 1b       	sub	r18, r24
     df6:	39 0b       	sbc	r19, r25
     df8:	24 30       	cpi	r18, 0x04	; 4
     dfa:	31 05       	cpc	r19, r1
     dfc:	80 f4       	brcc	.+32     	; 0xe1e <malloc+0x9c>
     dfe:	8a 81       	ldd	r24, Y+2	; 0x02
     e00:	9b 81       	ldd	r25, Y+3	; 0x03
     e02:	61 15       	cp	r22, r1
     e04:	71 05       	cpc	r23, r1
     e06:	21 f0       	breq	.+8      	; 0xe10 <malloc+0x8e>
     e08:	fb 01       	movw	r30, r22
     e0a:	93 83       	std	Z+3, r25	; 0x03
     e0c:	82 83       	std	Z+2, r24	; 0x02
     e0e:	04 c0       	rjmp	.+8      	; 0xe18 <malloc+0x96>
     e10:	90 93 2e 03 	sts	0x032E, r25	; 0x80032e <__flp+0x1>
     e14:	80 93 2d 03 	sts	0x032D, r24	; 0x80032d <__flp>
     e18:	fe 01       	movw	r30, r28
     e1a:	32 96       	adiw	r30, 0x02	; 2
     e1c:	44 c0       	rjmp	.+136    	; 0xea6 <malloc+0x124>
     e1e:	fe 01       	movw	r30, r28
     e20:	e2 0f       	add	r30, r18
     e22:	f3 1f       	adc	r31, r19
     e24:	81 93       	st	Z+, r24
     e26:	91 93       	st	Z+, r25
     e28:	22 50       	subi	r18, 0x02	; 2
     e2a:	31 09       	sbc	r19, r1
     e2c:	39 83       	std	Y+1, r19	; 0x01
     e2e:	28 83       	st	Y, r18
     e30:	3a c0       	rjmp	.+116    	; 0xea6 <malloc+0x124>
     e32:	20 91 2b 03 	lds	r18, 0x032B	; 0x80032b <__brkval>
     e36:	30 91 2c 03 	lds	r19, 0x032C	; 0x80032c <__brkval+0x1>
     e3a:	23 2b       	or	r18, r19
     e3c:	41 f4       	brne	.+16     	; 0xe4e <malloc+0xcc>
     e3e:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
     e42:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
     e46:	30 93 2c 03 	sts	0x032C, r19	; 0x80032c <__brkval+0x1>
     e4a:	20 93 2b 03 	sts	0x032B, r18	; 0x80032b <__brkval>
     e4e:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
     e52:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
     e56:	21 15       	cp	r18, r1
     e58:	31 05       	cpc	r19, r1
     e5a:	41 f4       	brne	.+16     	; 0xe6c <malloc+0xea>
     e5c:	2d b7       	in	r18, 0x3d	; 61
     e5e:	3e b7       	in	r19, 0x3e	; 62
     e60:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
     e64:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
     e68:	24 1b       	sub	r18, r20
     e6a:	35 0b       	sbc	r19, r21
     e6c:	e0 91 2b 03 	lds	r30, 0x032B	; 0x80032b <__brkval>
     e70:	f0 91 2c 03 	lds	r31, 0x032C	; 0x80032c <__brkval+0x1>
     e74:	e2 17       	cp	r30, r18
     e76:	f3 07       	cpc	r31, r19
     e78:	a0 f4       	brcc	.+40     	; 0xea2 <malloc+0x120>
     e7a:	2e 1b       	sub	r18, r30
     e7c:	3f 0b       	sbc	r19, r31
     e7e:	28 17       	cp	r18, r24
     e80:	39 07       	cpc	r19, r25
     e82:	78 f0       	brcs	.+30     	; 0xea2 <malloc+0x120>
     e84:	ac 01       	movw	r20, r24
     e86:	4e 5f       	subi	r20, 0xFE	; 254
     e88:	5f 4f       	sbci	r21, 0xFF	; 255
     e8a:	24 17       	cp	r18, r20
     e8c:	35 07       	cpc	r19, r21
     e8e:	48 f0       	brcs	.+18     	; 0xea2 <malloc+0x120>
     e90:	4e 0f       	add	r20, r30
     e92:	5f 1f       	adc	r21, r31
     e94:	50 93 2c 03 	sts	0x032C, r21	; 0x80032c <__brkval+0x1>
     e98:	40 93 2b 03 	sts	0x032B, r20	; 0x80032b <__brkval>
     e9c:	81 93       	st	Z+, r24
     e9e:	91 93       	st	Z+, r25
     ea0:	02 c0       	rjmp	.+4      	; 0xea6 <malloc+0x124>
     ea2:	e0 e0       	ldi	r30, 0x00	; 0
     ea4:	f0 e0       	ldi	r31, 0x00	; 0
     ea6:	cf 01       	movw	r24, r30
     ea8:	df 91       	pop	r29
     eaa:	cf 91       	pop	r28
     eac:	1f 91       	pop	r17
     eae:	0f 91       	pop	r16
     eb0:	08 95       	ret

00000eb2 <free>:
     eb2:	cf 93       	push	r28
     eb4:	df 93       	push	r29
     eb6:	00 97       	sbiw	r24, 0x00	; 0
     eb8:	09 f4       	brne	.+2      	; 0xebc <free+0xa>
     eba:	81 c0       	rjmp	.+258    	; 0xfbe <free+0x10c>
     ebc:	fc 01       	movw	r30, r24
     ebe:	32 97       	sbiw	r30, 0x02	; 2
     ec0:	13 82       	std	Z+3, r1	; 0x03
     ec2:	12 82       	std	Z+2, r1	; 0x02
     ec4:	a0 91 2d 03 	lds	r26, 0x032D	; 0x80032d <__flp>
     ec8:	b0 91 2e 03 	lds	r27, 0x032E	; 0x80032e <__flp+0x1>
     ecc:	10 97       	sbiw	r26, 0x00	; 0
     ece:	81 f4       	brne	.+32     	; 0xef0 <free+0x3e>
     ed0:	20 81       	ld	r18, Z
     ed2:	31 81       	ldd	r19, Z+1	; 0x01
     ed4:	82 0f       	add	r24, r18
     ed6:	93 1f       	adc	r25, r19
     ed8:	20 91 2b 03 	lds	r18, 0x032B	; 0x80032b <__brkval>
     edc:	30 91 2c 03 	lds	r19, 0x032C	; 0x80032c <__brkval+0x1>
     ee0:	28 17       	cp	r18, r24
     ee2:	39 07       	cpc	r19, r25
     ee4:	51 f5       	brne	.+84     	; 0xf3a <free+0x88>
     ee6:	f0 93 2c 03 	sts	0x032C, r31	; 0x80032c <__brkval+0x1>
     eea:	e0 93 2b 03 	sts	0x032B, r30	; 0x80032b <__brkval>
     eee:	67 c0       	rjmp	.+206    	; 0xfbe <free+0x10c>
     ef0:	ed 01       	movw	r28, r26
     ef2:	20 e0       	ldi	r18, 0x00	; 0
     ef4:	30 e0       	ldi	r19, 0x00	; 0
     ef6:	ce 17       	cp	r28, r30
     ef8:	df 07       	cpc	r29, r31
     efa:	40 f4       	brcc	.+16     	; 0xf0c <free+0x5a>
     efc:	4a 81       	ldd	r20, Y+2	; 0x02
     efe:	5b 81       	ldd	r21, Y+3	; 0x03
     f00:	9e 01       	movw	r18, r28
     f02:	41 15       	cp	r20, r1
     f04:	51 05       	cpc	r21, r1
     f06:	f1 f0       	breq	.+60     	; 0xf44 <free+0x92>
     f08:	ea 01       	movw	r28, r20
     f0a:	f5 cf       	rjmp	.-22     	; 0xef6 <free+0x44>
     f0c:	d3 83       	std	Z+3, r29	; 0x03
     f0e:	c2 83       	std	Z+2, r28	; 0x02
     f10:	40 81       	ld	r20, Z
     f12:	51 81       	ldd	r21, Z+1	; 0x01
     f14:	84 0f       	add	r24, r20
     f16:	95 1f       	adc	r25, r21
     f18:	c8 17       	cp	r28, r24
     f1a:	d9 07       	cpc	r29, r25
     f1c:	59 f4       	brne	.+22     	; 0xf34 <free+0x82>
     f1e:	88 81       	ld	r24, Y
     f20:	99 81       	ldd	r25, Y+1	; 0x01
     f22:	84 0f       	add	r24, r20
     f24:	95 1f       	adc	r25, r21
     f26:	02 96       	adiw	r24, 0x02	; 2
     f28:	91 83       	std	Z+1, r25	; 0x01
     f2a:	80 83       	st	Z, r24
     f2c:	8a 81       	ldd	r24, Y+2	; 0x02
     f2e:	9b 81       	ldd	r25, Y+3	; 0x03
     f30:	93 83       	std	Z+3, r25	; 0x03
     f32:	82 83       	std	Z+2, r24	; 0x02
     f34:	21 15       	cp	r18, r1
     f36:	31 05       	cpc	r19, r1
     f38:	29 f4       	brne	.+10     	; 0xf44 <free+0x92>
     f3a:	f0 93 2e 03 	sts	0x032E, r31	; 0x80032e <__flp+0x1>
     f3e:	e0 93 2d 03 	sts	0x032D, r30	; 0x80032d <__flp>
     f42:	3d c0       	rjmp	.+122    	; 0xfbe <free+0x10c>
     f44:	e9 01       	movw	r28, r18
     f46:	fb 83       	std	Y+3, r31	; 0x03
     f48:	ea 83       	std	Y+2, r30	; 0x02
     f4a:	49 91       	ld	r20, Y+
     f4c:	59 91       	ld	r21, Y+
     f4e:	c4 0f       	add	r28, r20
     f50:	d5 1f       	adc	r29, r21
     f52:	ec 17       	cp	r30, r28
     f54:	fd 07       	cpc	r31, r29
     f56:	61 f4       	brne	.+24     	; 0xf70 <free+0xbe>
     f58:	80 81       	ld	r24, Z
     f5a:	91 81       	ldd	r25, Z+1	; 0x01
     f5c:	84 0f       	add	r24, r20
     f5e:	95 1f       	adc	r25, r21
     f60:	02 96       	adiw	r24, 0x02	; 2
     f62:	e9 01       	movw	r28, r18
     f64:	99 83       	std	Y+1, r25	; 0x01
     f66:	88 83       	st	Y, r24
     f68:	82 81       	ldd	r24, Z+2	; 0x02
     f6a:	93 81       	ldd	r25, Z+3	; 0x03
     f6c:	9b 83       	std	Y+3, r25	; 0x03
     f6e:	8a 83       	std	Y+2, r24	; 0x02
     f70:	e0 e0       	ldi	r30, 0x00	; 0
     f72:	f0 e0       	ldi	r31, 0x00	; 0
     f74:	12 96       	adiw	r26, 0x02	; 2
     f76:	8d 91       	ld	r24, X+
     f78:	9c 91       	ld	r25, X
     f7a:	13 97       	sbiw	r26, 0x03	; 3
     f7c:	00 97       	sbiw	r24, 0x00	; 0
     f7e:	19 f0       	breq	.+6      	; 0xf86 <free+0xd4>
     f80:	fd 01       	movw	r30, r26
     f82:	dc 01       	movw	r26, r24
     f84:	f7 cf       	rjmp	.-18     	; 0xf74 <free+0xc2>
     f86:	8d 91       	ld	r24, X+
     f88:	9c 91       	ld	r25, X
     f8a:	11 97       	sbiw	r26, 0x01	; 1
     f8c:	9d 01       	movw	r18, r26
     f8e:	2e 5f       	subi	r18, 0xFE	; 254
     f90:	3f 4f       	sbci	r19, 0xFF	; 255
     f92:	82 0f       	add	r24, r18
     f94:	93 1f       	adc	r25, r19
     f96:	20 91 2b 03 	lds	r18, 0x032B	; 0x80032b <__brkval>
     f9a:	30 91 2c 03 	lds	r19, 0x032C	; 0x80032c <__brkval+0x1>
     f9e:	28 17       	cp	r18, r24
     fa0:	39 07       	cpc	r19, r25
     fa2:	69 f4       	brne	.+26     	; 0xfbe <free+0x10c>
     fa4:	30 97       	sbiw	r30, 0x00	; 0
     fa6:	29 f4       	brne	.+10     	; 0xfb2 <free+0x100>
     fa8:	10 92 2e 03 	sts	0x032E, r1	; 0x80032e <__flp+0x1>
     fac:	10 92 2d 03 	sts	0x032D, r1	; 0x80032d <__flp>
     fb0:	02 c0       	rjmp	.+4      	; 0xfb6 <free+0x104>
     fb2:	13 82       	std	Z+3, r1	; 0x03
     fb4:	12 82       	std	Z+2, r1	; 0x02
     fb6:	b0 93 2c 03 	sts	0x032C, r27	; 0x80032c <__brkval+0x1>
     fba:	a0 93 2b 03 	sts	0x032B, r26	; 0x80032b <__brkval>
     fbe:	df 91       	pop	r29
     fc0:	cf 91       	pop	r28
     fc2:	08 95       	ret

00000fc4 <strnlen_P>:
     fc4:	fc 01       	movw	r30, r24
     fc6:	05 90       	lpm	r0, Z+
     fc8:	61 50       	subi	r22, 0x01	; 1
     fca:	70 40       	sbci	r23, 0x00	; 0
     fcc:	01 10       	cpse	r0, r1
     fce:	d8 f7       	brcc	.-10     	; 0xfc6 <strnlen_P+0x2>
     fd0:	80 95       	com	r24
     fd2:	90 95       	com	r25
     fd4:	8e 0f       	add	r24, r30
     fd6:	9f 1f       	adc	r25, r31
     fd8:	08 95       	ret

00000fda <memset>:
     fda:	dc 01       	movw	r26, r24
     fdc:	01 c0       	rjmp	.+2      	; 0xfe0 <memset+0x6>
     fde:	6d 93       	st	X+, r22
     fe0:	41 50       	subi	r20, 0x01	; 1
     fe2:	50 40       	sbci	r21, 0x00	; 0
     fe4:	e0 f7       	brcc	.-8      	; 0xfde <memset+0x4>
     fe6:	08 95       	ret

00000fe8 <strnlen>:
     fe8:	fc 01       	movw	r30, r24
     fea:	61 50       	subi	r22, 0x01	; 1
     fec:	70 40       	sbci	r23, 0x00	; 0
     fee:	01 90       	ld	r0, Z+
     ff0:	01 10       	cpse	r0, r1
     ff2:	d8 f7       	brcc	.-10     	; 0xfea <strnlen+0x2>
     ff4:	80 95       	com	r24
     ff6:	90 95       	com	r25
     ff8:	8e 0f       	add	r24, r30
     ffa:	9f 1f       	adc	r25, r31
     ffc:	08 95       	ret

00000ffe <fputc>:
     ffe:	0f 93       	push	r16
    1000:	1f 93       	push	r17
    1002:	cf 93       	push	r28
    1004:	df 93       	push	r29
    1006:	fb 01       	movw	r30, r22
    1008:	23 81       	ldd	r18, Z+3	; 0x03
    100a:	21 fd       	sbrc	r18, 1
    100c:	03 c0       	rjmp	.+6      	; 0x1014 <fputc+0x16>
    100e:	8f ef       	ldi	r24, 0xFF	; 255
    1010:	9f ef       	ldi	r25, 0xFF	; 255
    1012:	2c c0       	rjmp	.+88     	; 0x106c <fputc+0x6e>
    1014:	22 ff       	sbrs	r18, 2
    1016:	16 c0       	rjmp	.+44     	; 0x1044 <fputc+0x46>
    1018:	46 81       	ldd	r20, Z+6	; 0x06
    101a:	57 81       	ldd	r21, Z+7	; 0x07
    101c:	24 81       	ldd	r18, Z+4	; 0x04
    101e:	35 81       	ldd	r19, Z+5	; 0x05
    1020:	42 17       	cp	r20, r18
    1022:	53 07       	cpc	r21, r19
    1024:	44 f4       	brge	.+16     	; 0x1036 <fputc+0x38>
    1026:	a0 81       	ld	r26, Z
    1028:	b1 81       	ldd	r27, Z+1	; 0x01
    102a:	9d 01       	movw	r18, r26
    102c:	2f 5f       	subi	r18, 0xFF	; 255
    102e:	3f 4f       	sbci	r19, 0xFF	; 255
    1030:	31 83       	std	Z+1, r19	; 0x01
    1032:	20 83       	st	Z, r18
    1034:	8c 93       	st	X, r24
    1036:	26 81       	ldd	r18, Z+6	; 0x06
    1038:	37 81       	ldd	r19, Z+7	; 0x07
    103a:	2f 5f       	subi	r18, 0xFF	; 255
    103c:	3f 4f       	sbci	r19, 0xFF	; 255
    103e:	37 83       	std	Z+7, r19	; 0x07
    1040:	26 83       	std	Z+6, r18	; 0x06
    1042:	14 c0       	rjmp	.+40     	; 0x106c <fputc+0x6e>
    1044:	8b 01       	movw	r16, r22
    1046:	ec 01       	movw	r28, r24
    1048:	fb 01       	movw	r30, r22
    104a:	00 84       	ldd	r0, Z+8	; 0x08
    104c:	f1 85       	ldd	r31, Z+9	; 0x09
    104e:	e0 2d       	mov	r30, r0
    1050:	19 95       	eicall
    1052:	89 2b       	or	r24, r25
    1054:	e1 f6       	brne	.-72     	; 0x100e <fputc+0x10>
    1056:	d8 01       	movw	r26, r16
    1058:	16 96       	adiw	r26, 0x06	; 6
    105a:	8d 91       	ld	r24, X+
    105c:	9c 91       	ld	r25, X
    105e:	17 97       	sbiw	r26, 0x07	; 7
    1060:	01 96       	adiw	r24, 0x01	; 1
    1062:	17 96       	adiw	r26, 0x07	; 7
    1064:	9c 93       	st	X, r25
    1066:	8e 93       	st	-X, r24
    1068:	16 97       	sbiw	r26, 0x06	; 6
    106a:	ce 01       	movw	r24, r28
    106c:	df 91       	pop	r29
    106e:	cf 91       	pop	r28
    1070:	1f 91       	pop	r17
    1072:	0f 91       	pop	r16
    1074:	08 95       	ret

00001076 <__ultoa_invert>:
    1076:	fa 01       	movw	r30, r20
    1078:	aa 27       	eor	r26, r26
    107a:	28 30       	cpi	r18, 0x08	; 8
    107c:	51 f1       	breq	.+84     	; 0x10d2 <__ultoa_invert+0x5c>
    107e:	20 31       	cpi	r18, 0x10	; 16
    1080:	81 f1       	breq	.+96     	; 0x10e2 <__ultoa_invert+0x6c>
    1082:	e8 94       	clt
    1084:	6f 93       	push	r22
    1086:	6e 7f       	andi	r22, 0xFE	; 254
    1088:	6e 5f       	subi	r22, 0xFE	; 254
    108a:	7f 4f       	sbci	r23, 0xFF	; 255
    108c:	8f 4f       	sbci	r24, 0xFF	; 255
    108e:	9f 4f       	sbci	r25, 0xFF	; 255
    1090:	af 4f       	sbci	r26, 0xFF	; 255
    1092:	b1 e0       	ldi	r27, 0x01	; 1
    1094:	3e d0       	rcall	.+124    	; 0x1112 <__ultoa_invert+0x9c>
    1096:	b4 e0       	ldi	r27, 0x04	; 4
    1098:	3c d0       	rcall	.+120    	; 0x1112 <__ultoa_invert+0x9c>
    109a:	67 0f       	add	r22, r23
    109c:	78 1f       	adc	r23, r24
    109e:	89 1f       	adc	r24, r25
    10a0:	9a 1f       	adc	r25, r26
    10a2:	a1 1d       	adc	r26, r1
    10a4:	68 0f       	add	r22, r24
    10a6:	79 1f       	adc	r23, r25
    10a8:	8a 1f       	adc	r24, r26
    10aa:	91 1d       	adc	r25, r1
    10ac:	a1 1d       	adc	r26, r1
    10ae:	6a 0f       	add	r22, r26
    10b0:	71 1d       	adc	r23, r1
    10b2:	81 1d       	adc	r24, r1
    10b4:	91 1d       	adc	r25, r1
    10b6:	a1 1d       	adc	r26, r1
    10b8:	20 d0       	rcall	.+64     	; 0x10fa <__ultoa_invert+0x84>
    10ba:	09 f4       	brne	.+2      	; 0x10be <__ultoa_invert+0x48>
    10bc:	68 94       	set
    10be:	3f 91       	pop	r19
    10c0:	2a e0       	ldi	r18, 0x0A	; 10
    10c2:	26 9f       	mul	r18, r22
    10c4:	11 24       	eor	r1, r1
    10c6:	30 19       	sub	r19, r0
    10c8:	30 5d       	subi	r19, 0xD0	; 208
    10ca:	31 93       	st	Z+, r19
    10cc:	de f6       	brtc	.-74     	; 0x1084 <__ultoa_invert+0xe>
    10ce:	cf 01       	movw	r24, r30
    10d0:	08 95       	ret
    10d2:	46 2f       	mov	r20, r22
    10d4:	47 70       	andi	r20, 0x07	; 7
    10d6:	40 5d       	subi	r20, 0xD0	; 208
    10d8:	41 93       	st	Z+, r20
    10da:	b3 e0       	ldi	r27, 0x03	; 3
    10dc:	0f d0       	rcall	.+30     	; 0x10fc <__ultoa_invert+0x86>
    10de:	c9 f7       	brne	.-14     	; 0x10d2 <__ultoa_invert+0x5c>
    10e0:	f6 cf       	rjmp	.-20     	; 0x10ce <__ultoa_invert+0x58>
    10e2:	46 2f       	mov	r20, r22
    10e4:	4f 70       	andi	r20, 0x0F	; 15
    10e6:	40 5d       	subi	r20, 0xD0	; 208
    10e8:	4a 33       	cpi	r20, 0x3A	; 58
    10ea:	18 f0       	brcs	.+6      	; 0x10f2 <__ultoa_invert+0x7c>
    10ec:	49 5d       	subi	r20, 0xD9	; 217
    10ee:	31 fd       	sbrc	r19, 1
    10f0:	40 52       	subi	r20, 0x20	; 32
    10f2:	41 93       	st	Z+, r20
    10f4:	02 d0       	rcall	.+4      	; 0x10fa <__ultoa_invert+0x84>
    10f6:	a9 f7       	brne	.-22     	; 0x10e2 <__ultoa_invert+0x6c>
    10f8:	ea cf       	rjmp	.-44     	; 0x10ce <__ultoa_invert+0x58>
    10fa:	b4 e0       	ldi	r27, 0x04	; 4
    10fc:	a6 95       	lsr	r26
    10fe:	97 95       	ror	r25
    1100:	87 95       	ror	r24
    1102:	77 95       	ror	r23
    1104:	67 95       	ror	r22
    1106:	ba 95       	dec	r27
    1108:	c9 f7       	brne	.-14     	; 0x10fc <__ultoa_invert+0x86>
    110a:	00 97       	sbiw	r24, 0x00	; 0
    110c:	61 05       	cpc	r22, r1
    110e:	71 05       	cpc	r23, r1
    1110:	08 95       	ret
    1112:	9b 01       	movw	r18, r22
    1114:	ac 01       	movw	r20, r24
    1116:	0a 2e       	mov	r0, r26
    1118:	06 94       	lsr	r0
    111a:	57 95       	ror	r21
    111c:	47 95       	ror	r20
    111e:	37 95       	ror	r19
    1120:	27 95       	ror	r18
    1122:	ba 95       	dec	r27
    1124:	c9 f7       	brne	.-14     	; 0x1118 <__ultoa_invert+0xa2>
    1126:	62 0f       	add	r22, r18
    1128:	73 1f       	adc	r23, r19
    112a:	84 1f       	adc	r24, r20
    112c:	95 1f       	adc	r25, r21
    112e:	a0 1d       	adc	r26, r0
    1130:	08 95       	ret

00001132 <_exit>:
    1132:	f8 94       	cli

00001134 <__stop_program>:
    1134:	ff cf       	rjmp	.-2      	; 0x1134 <__stop_program>
