{"vcs1":{"timestamp_begin":1747289397.537842953, "rt":10.43, "ut":10.45, "st":0.67}}
{"vcselab":{"timestamp_begin":1747289408.046686445, "rt":0.38, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747289408.488224833, "rt":0.42, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747289396.909221255}
{"VCS_COMP_START_TIME": 1747289396.909221255}
{"VCS_COMP_END_TIME": 1747289409.059087220}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486092}}
{"vcselab": {"peak_mem": 183884}}
