\doxysection{RCC\+\_\+\+Typedef Struct Reference}
\hypertarget{struct_r_c_c___typedef}{}\label{struct_r_c_c___typedef}\index{RCC\_Typedef@{RCC\_Typedef}}


RCC register map structure.  




{\ttfamily \#include $<$rcc\+\_\+reg.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a1598e65a88107bd18a8dfdbb20f7176e}{CR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a141112e3d3f32adc34d333916f5e568f}{PLLCFGR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a4a43737495c87a4460c88e86eca003ab}{CFGR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_ac036c8455ae48cbeea30aa15907e52d3}{CIR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_accf406cd34545def61a769a59ecc7a6a}{AHB1\+RSTR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_aae3527a16420249cd5e81ba864297afc}{AHB2\+RSTR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a0715533efc87d1a86339306bf988c36a}{RESERVED\+\_\+18}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_aba3561b0270f6bfca60e2ee06276aa05}{RESERVED\+\_\+1C}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a0175866f80a55c4678120926d9804f38}{APB1\+RSTR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_af4d2c9e99d1e704497107426d56bc16d}{APB2\+RSTR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a54ebd196a07ae442b28a24fcb6eefd04}{RESERVED\+\_\+28}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a585a177bb194f697767de7a827d7ea7e}{RESERVED\+\_\+2C}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a974483c2ce0e27f2c55e0dd9ca700ca2}{AHB1\+ENR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a601c8ee702660c22d1dcdaf1421f9e2d}{AHB2\+ENR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_ab15a985d30ca93e3fd09fce48d8739c8}{RESERVED\+\_\+38}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_ab7ed3ca45a9ad75936c30649c8d2a270}{RESERVED\+\_\+3C}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_aabf4c405a7de555d99078181edb33b20}{APB1\+ENR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a348acc9ed88ef69ff36c42e1ba8fa1c9}{APB2\+ENR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a6a016ebe956d6fb34af471652d87adfb}{RESERVED\+\_\+48}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_afe2d674461888aabd0bb8d15d7aa4951}{RESERVED\+\_\+4C}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a227635fdbf2e63bea04d0a83e2ac35f7}{AHB1\+LPENR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_acb776b8a1cf5585c704e08090dc75148}{AHB2\+LPENR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a408fc47244ab482e966e31a7100bace4}{RESERVED\+\_\+58}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_aa757f2bcd2a5b804c03ad3afbef66100}{RESERVED\+\_\+5C}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_ad73ba83b967862561e40febeb256333d}{APB1\+LPENR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_aa72120b95ee11ca0911f56e5d9526524}{APB2\+LPENR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_aed5ac1d0e17b8ba58329ce08a89fb119}{RESERVED\+\_\+68}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a7aa0bc6d39d7ab5e1ea86846dba97fa7}{RESERVED\+\_\+6C}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a4770e9a8745262fb7584a06129922efd}{BDCR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a15b13c0cfeebbb956a65adcfcf271d78}{CSR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a62ae9b35758b786eb55805f5b29ef718}{RESERVED\+\_\+78}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a9875dbe2cb3357b7123412a899bbf049}{RESERVED\+\_\+7C}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a0f8051dcb4c773e4517c9c5db797baf8}{SSCGR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a04cfab6d362eaeb54460262c1adeaab6}{PLLI2\+SCFGR}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a4c2e06004fc3e6bea7aaa8ef85833fb6}{RESERVED\+\_\+88}}
\item 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_c_c___typedef_a861c92b99345ad1fa89bf536760e8fec}{DCKCFGR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RCC register map structure. 

\begin{DoxyNote}{Note}
Access via the {\ttfamily RCC} macro to interact with hardware registers. 
\end{DoxyNote}


\label{doc-variable-members}
\Hypertarget{struct_r_c_c___typedef_doc-variable-members}
\doxysubsection{Member Data Documentation}
\Hypertarget{struct_r_c_c___typedef_a974483c2ce0e27f2c55e0dd9ca700ca2}\index{RCC\_Typedef@{RCC\_Typedef}!AHB1ENR@{AHB1ENR}}
\index{AHB1ENR@{AHB1ENR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{AHB1ENR}{AHB1ENR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a974483c2ce0e27f2c55e0dd9ca700ca2} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+AHB1\+ENR}

0x30\+: AHB1 peripheral clock enable register. \Hypertarget{struct_r_c_c___typedef_a227635fdbf2e63bea04d0a83e2ac35f7}\index{RCC\_Typedef@{RCC\_Typedef}!AHB1LPENR@{AHB1LPENR}}
\index{AHB1LPENR@{AHB1LPENR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{AHB1LPENR}{AHB1LPENR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a227635fdbf2e63bea04d0a83e2ac35f7} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+AHB1\+LPENR}

0x50\+: AHB1 peripheral clock enable in low power mode register. \Hypertarget{struct_r_c_c___typedef_accf406cd34545def61a769a59ecc7a6a}\index{RCC\_Typedef@{RCC\_Typedef}!AHB1RSTR@{AHB1RSTR}}
\index{AHB1RSTR@{AHB1RSTR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{AHB1RSTR}{AHB1RSTR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_accf406cd34545def61a769a59ecc7a6a} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+AHB1\+RSTR}

0x10\+: AHB1 peripheral reset register. \Hypertarget{struct_r_c_c___typedef_a601c8ee702660c22d1dcdaf1421f9e2d}\index{RCC\_Typedef@{RCC\_Typedef}!AHB2ENR@{AHB2ENR}}
\index{AHB2ENR@{AHB2ENR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{AHB2ENR}{AHB2ENR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a601c8ee702660c22d1dcdaf1421f9e2d} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+AHB2\+ENR}

0x34\+: AHB2 peripheral clock enable register. \Hypertarget{struct_r_c_c___typedef_acb776b8a1cf5585c704e08090dc75148}\index{RCC\_Typedef@{RCC\_Typedef}!AHB2LPENR@{AHB2LPENR}}
\index{AHB2LPENR@{AHB2LPENR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{AHB2LPENR}{AHB2LPENR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_acb776b8a1cf5585c704e08090dc75148} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+AHB2\+LPENR}

0x54\+: AHB2 peripheral clock enable in low power mode register. \Hypertarget{struct_r_c_c___typedef_aae3527a16420249cd5e81ba864297afc}\index{RCC\_Typedef@{RCC\_Typedef}!AHB2RSTR@{AHB2RSTR}}
\index{AHB2RSTR@{AHB2RSTR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{AHB2RSTR}{AHB2RSTR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_aae3527a16420249cd5e81ba864297afc} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+AHB2\+RSTR}

0x14\+: AHB2 peripheral reset register. \Hypertarget{struct_r_c_c___typedef_aabf4c405a7de555d99078181edb33b20}\index{RCC\_Typedef@{RCC\_Typedef}!APB1ENR@{APB1ENR}}
\index{APB1ENR@{APB1ENR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{APB1ENR}{APB1ENR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_aabf4c405a7de555d99078181edb33b20} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+APB1\+ENR}

0x40\+: APB1 peripheral clock enable register. \Hypertarget{struct_r_c_c___typedef_ad73ba83b967862561e40febeb256333d}\index{RCC\_Typedef@{RCC\_Typedef}!APB1LPENR@{APB1LPENR}}
\index{APB1LPENR@{APB1LPENR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{APB1LPENR}{APB1LPENR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_ad73ba83b967862561e40febeb256333d} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+APB1\+LPENR}

0x60\+: APB1 peripheral clock enable in low power mode register. \Hypertarget{struct_r_c_c___typedef_a0175866f80a55c4678120926d9804f38}\index{RCC\_Typedef@{RCC\_Typedef}!APB1RSTR@{APB1RSTR}}
\index{APB1RSTR@{APB1RSTR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{APB1RSTR}{APB1RSTR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a0175866f80a55c4678120926d9804f38} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+APB1\+RSTR}

0x20\+: APB1 peripheral reset register. \Hypertarget{struct_r_c_c___typedef_a348acc9ed88ef69ff36c42e1ba8fa1c9}\index{RCC\_Typedef@{RCC\_Typedef}!APB2ENR@{APB2ENR}}
\index{APB2ENR@{APB2ENR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{APB2ENR}{APB2ENR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a348acc9ed88ef69ff36c42e1ba8fa1c9} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+APB2\+ENR}

0x44\+: APB2 peripheral clock enable register. \Hypertarget{struct_r_c_c___typedef_aa72120b95ee11ca0911f56e5d9526524}\index{RCC\_Typedef@{RCC\_Typedef}!APB2LPENR@{APB2LPENR}}
\index{APB2LPENR@{APB2LPENR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{APB2LPENR}{APB2LPENR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_aa72120b95ee11ca0911f56e5d9526524} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+APB2\+LPENR}

0x64\+: APB2 peripheral clock enable in low power mode register. \Hypertarget{struct_r_c_c___typedef_af4d2c9e99d1e704497107426d56bc16d}\index{RCC\_Typedef@{RCC\_Typedef}!APB2RSTR@{APB2RSTR}}
\index{APB2RSTR@{APB2RSTR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{APB2RSTR}{APB2RSTR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_af4d2c9e99d1e704497107426d56bc16d} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+APB2\+RSTR}

0x24\+: APB2 peripheral reset register. \Hypertarget{struct_r_c_c___typedef_a4770e9a8745262fb7584a06129922efd}\index{RCC\_Typedef@{RCC\_Typedef}!BDCR@{BDCR}}
\index{BDCR@{BDCR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{BDCR}{BDCR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a4770e9a8745262fb7584a06129922efd} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+BDCR}

0x70\+: Backup domain control register. \Hypertarget{struct_r_c_c___typedef_a4a43737495c87a4460c88e86eca003ab}\index{RCC\_Typedef@{RCC\_Typedef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a4a43737495c87a4460c88e86eca003ab} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+CFGR}

0x08\+: Clock configuration register. \Hypertarget{struct_r_c_c___typedef_ac036c8455ae48cbeea30aa15907e52d3}\index{RCC\_Typedef@{RCC\_Typedef}!CIR@{CIR}}
\index{CIR@{CIR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{CIR}{CIR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_ac036c8455ae48cbeea30aa15907e52d3} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+CIR}

0x0C\+: Clock interrupt register. \Hypertarget{struct_r_c_c___typedef_a1598e65a88107bd18a8dfdbb20f7176e}\index{RCC\_Typedef@{RCC\_Typedef}!CR@{CR}}
\index{CR@{CR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a1598e65a88107bd18a8dfdbb20f7176e} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+CR}

0x00\+: Clock control register. \Hypertarget{struct_r_c_c___typedef_a15b13c0cfeebbb956a65adcfcf271d78}\index{RCC\_Typedef@{RCC\_Typedef}!CSR@{CSR}}
\index{CSR@{CSR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a15b13c0cfeebbb956a65adcfcf271d78} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+CSR}

0x74\+: Clock control \& status register. \Hypertarget{struct_r_c_c___typedef_a861c92b99345ad1fa89bf536760e8fec}\index{RCC\_Typedef@{RCC\_Typedef}!DCKCFGR@{DCKCFGR}}
\index{DCKCFGR@{DCKCFGR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{DCKCFGR}{DCKCFGR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a861c92b99345ad1fa89bf536760e8fec} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+DCKCFGR}

0x8C\+: Dedicated clock configuration register. \Hypertarget{struct_r_c_c___typedef_a141112e3d3f32adc34d333916f5e568f}\index{RCC\_Typedef@{RCC\_Typedef}!PLLCFGR@{PLLCFGR}}
\index{PLLCFGR@{PLLCFGR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{PLLCFGR}{PLLCFGR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a141112e3d3f32adc34d333916f5e568f} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+PLLCFGR}

0x04\+: PLL configuration register. \Hypertarget{struct_r_c_c___typedef_a04cfab6d362eaeb54460262c1adeaab6}\index{RCC\_Typedef@{RCC\_Typedef}!PLLI2SCFGR@{PLLI2SCFGR}}
\index{PLLI2SCFGR@{PLLI2SCFGR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{PLLI2SCFGR}{PLLI2SCFGR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a04cfab6d362eaeb54460262c1adeaab6} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+PLLI2\+SCFGR}

0x84\+: PLLI2S configuration register. \Hypertarget{struct_r_c_c___typedef_a0715533efc87d1a86339306bf988c36a}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_18@{RESERVED\_18}}
\index{RESERVED\_18@{RESERVED\_18}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_18}{RESERVED\_18}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a0715533efc87d1a86339306bf988c36a} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+18}

0x18\+: Reserved. \Hypertarget{struct_r_c_c___typedef_aba3561b0270f6bfca60e2ee06276aa05}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_1C@{RESERVED\_1C}}
\index{RESERVED\_1C@{RESERVED\_1C}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1C}{RESERVED\_1C}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_aba3561b0270f6bfca60e2ee06276aa05} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+1C}

0x1C\+: Reserved. \Hypertarget{struct_r_c_c___typedef_a54ebd196a07ae442b28a24fcb6eefd04}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_28@{RESERVED\_28}}
\index{RESERVED\_28@{RESERVED\_28}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_28}{RESERVED\_28}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a54ebd196a07ae442b28a24fcb6eefd04} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+28}

0x28\+: Reserved. \Hypertarget{struct_r_c_c___typedef_a585a177bb194f697767de7a827d7ea7e}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_2C@{RESERVED\_2C}}
\index{RESERVED\_2C@{RESERVED\_2C}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2C}{RESERVED\_2C}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a585a177bb194f697767de7a827d7ea7e} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+2C}

0x2C\+: Reserved. \Hypertarget{struct_r_c_c___typedef_ab15a985d30ca93e3fd09fce48d8739c8}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_38@{RESERVED\_38}}
\index{RESERVED\_38@{RESERVED\_38}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_38}{RESERVED\_38}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_ab15a985d30ca93e3fd09fce48d8739c8} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+38}

0x38\+: Reserved. \Hypertarget{struct_r_c_c___typedef_ab7ed3ca45a9ad75936c30649c8d2a270}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_3C@{RESERVED\_3C}}
\index{RESERVED\_3C@{RESERVED\_3C}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3C}{RESERVED\_3C}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_ab7ed3ca45a9ad75936c30649c8d2a270} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+3C}

0x3C\+: Reserved. \Hypertarget{struct_r_c_c___typedef_a6a016ebe956d6fb34af471652d87adfb}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_48@{RESERVED\_48}}
\index{RESERVED\_48@{RESERVED\_48}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_48}{RESERVED\_48}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a6a016ebe956d6fb34af471652d87adfb} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+48}

0x48\+: Reserved. \Hypertarget{struct_r_c_c___typedef_afe2d674461888aabd0bb8d15d7aa4951}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_4C@{RESERVED\_4C}}
\index{RESERVED\_4C@{RESERVED\_4C}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4C}{RESERVED\_4C}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_afe2d674461888aabd0bb8d15d7aa4951} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+4C}

0x4C\+: Reserved. \Hypertarget{struct_r_c_c___typedef_a408fc47244ab482e966e31a7100bace4}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_58@{RESERVED\_58}}
\index{RESERVED\_58@{RESERVED\_58}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_58}{RESERVED\_58}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a408fc47244ab482e966e31a7100bace4} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+58}

0x58\+: Reserved. \Hypertarget{struct_r_c_c___typedef_aa757f2bcd2a5b804c03ad3afbef66100}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_5C@{RESERVED\_5C}}
\index{RESERVED\_5C@{RESERVED\_5C}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5C}{RESERVED\_5C}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_aa757f2bcd2a5b804c03ad3afbef66100} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+5C}

0x5C\+: Reserved. \Hypertarget{struct_r_c_c___typedef_aed5ac1d0e17b8ba58329ce08a89fb119}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_68@{RESERVED\_68}}
\index{RESERVED\_68@{RESERVED\_68}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_68}{RESERVED\_68}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_aed5ac1d0e17b8ba58329ce08a89fb119} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+68}

0x68\+: Reserved. \Hypertarget{struct_r_c_c___typedef_a7aa0bc6d39d7ab5e1ea86846dba97fa7}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_6C@{RESERVED\_6C}}
\index{RESERVED\_6C@{RESERVED\_6C}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6C}{RESERVED\_6C}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a7aa0bc6d39d7ab5e1ea86846dba97fa7} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+6C}

0x6C\+: Reserved. \Hypertarget{struct_r_c_c___typedef_a62ae9b35758b786eb55805f5b29ef718}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_78@{RESERVED\_78}}
\index{RESERVED\_78@{RESERVED\_78}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_78}{RESERVED\_78}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a62ae9b35758b786eb55805f5b29ef718} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+78}

0x78\+: Reserved. \Hypertarget{struct_r_c_c___typedef_a9875dbe2cb3357b7123412a899bbf049}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_7C@{RESERVED\_7C}}
\index{RESERVED\_7C@{RESERVED\_7C}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7C}{RESERVED\_7C}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a9875dbe2cb3357b7123412a899bbf049} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+7C}

0x7C\+: Reserved. \Hypertarget{struct_r_c_c___typedef_a4c2e06004fc3e6bea7aaa8ef85833fb6}\index{RCC\_Typedef@{RCC\_Typedef}!RESERVED\_88@{RESERVED\_88}}
\index{RESERVED\_88@{RESERVED\_88}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{RESERVED\_88}{RESERVED\_88}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a4c2e06004fc3e6bea7aaa8ef85833fb6} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+RESERVED\+\_\+88}

0x88\+: Reserved. \Hypertarget{struct_r_c_c___typedef_a0f8051dcb4c773e4517c9c5db797baf8}\index{RCC\_Typedef@{RCC\_Typedef}!SSCGR@{SSCGR}}
\index{SSCGR@{SSCGR}!RCC\_Typedef@{RCC\_Typedef}}
\doxysubsubsection{\texorpdfstring{SSCGR}{SSCGR}}
{\footnotesize\ttfamily \label{struct_r_c_c___typedef_a0f8051dcb4c773e4517c9c5db797baf8} 
\mbox{\hyperlink{types_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RCC\+\_\+\+Typedef\+::\+SSCGR}

0x80\+: Spread spectrum clock generation register. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/core/cortex-\/m4/\mbox{\hyperlink{rcc__reg_8h}{rcc\+\_\+reg.\+h}}\end{DoxyCompactItemize}
