Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May  4 17:46:45 2024
| Host         : Desktop-2024-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Scoreboard_Final_timing_summary_routed.rpt -pb Scoreboard_Final_timing_summary_routed.pb -rpx Scoreboard_Final_timing_summary_routed.rpx -warn_on_violation
| Design       : Scoreboard_Final
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (60)
5. checking no_input_delay (2)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_F (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (60)
-------------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   92          inf        0.000                      0                   92           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_dec_F[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.230ns  (logic 3.040ns (58.130%)  route 2.190ns (41.870%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[15]/C
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DECREASE_Filter/deb/debounce_reg_reg[15]/Q
                         net (fo=3, routed)           2.190     2.646    reg_out_dec_F_OBUF[15]
    T15                  OBUF (Prop_obuf_I_O)         2.584     5.230 r  reg_out_dec_F_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.230    reg_out_dec_F[15]
    T15                                                               r  reg_out_dec_F[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INCREASE_Filter/deb/debounce_reg_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_inc_F[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.003ns  (logic 3.047ns (60.898%)  route 1.956ns (39.102%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE                         0.000     0.000 r  INCREASE_Filter/deb/debounce_reg_reg[15]/C
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INCREASE_Filter/deb/debounce_reg_reg[15]/Q
                         net (fo=3, routed)           1.956     2.412    reg_out_inc_F_OBUF[15]
    P17                  OBUF (Prop_obuf_I_O)         2.591     5.003 r  reg_out_inc_F_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.003    reg_out_inc_F[15]
    P17                                                               r  reg_out_inc_F[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_dec_F[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.747ns  (logic 3.058ns (64.429%)  route 1.688ns (35.571%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[13]_lopt_replica/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DECREASE_Filter/deb/debounce_reg_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           1.688     2.144    lopt_3
    V16                  OBUF (Prop_obuf_I_O)         2.602     4.747 r  reg_out_dec_F_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.747    reg_out_dec_F[13]
    V16                                                               r  reg_out_dec_F[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INCREASE_Filter/deb/debounce_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_inc_F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.746ns  (logic 3.057ns (64.421%)  route 1.688ns (35.579%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE                         0.000     0.000 r  INCREASE_Filter/deb/debounce_reg_reg[1]_lopt_replica/C
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INCREASE_Filter/deb/debounce_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.688     2.144    lopt_19
    V17                  OBUF (Prop_obuf_I_O)         2.601     4.746 r  reg_out_inc_F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.746    reg_out_inc_F[1]
    V17                                                               r  reg_out_inc_F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_dec_F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.745ns  (logic 3.057ns (64.419%)  route 1.688ns (35.581%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[3]_lopt_replica/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DECREASE_Filter/deb/debounce_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.688     2.144    lopt_7
    T11                  OBUF (Prop_obuf_I_O)         2.601     4.745 r  reg_out_dec_F_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.745    reg_out_dec_F[3]
    T11                                                               r  reg_out_dec_F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INCREASE_Filter/deb/debounce_reg_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_inc_F[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.745ns  (logic 3.057ns (64.417%)  route 1.688ns (35.583%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  INCREASE_Filter/deb/debounce_reg_reg[12]_lopt_replica/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INCREASE_Filter/deb/debounce_reg_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.688     2.144    lopt_16
    T18                  OBUF (Prop_obuf_I_O)         2.601     4.745 r  reg_out_inc_F_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.745    reg_out_inc_F[12]
    T18                                                               r  reg_out_inc_F[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INCREASE_Filter/deb/debounce_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_inc_F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.744ns  (logic 3.056ns (64.411%)  route 1.688ns (35.589%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  INCREASE_Filter/deb/debounce_reg_reg[3]_lopt_replica/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INCREASE_Filter/deb/debounce_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.688     2.144    lopt_21
    U18                  OBUF (Prop_obuf_I_O)         2.600     4.744 r  reg_out_inc_F_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.744    reg_out_inc_F[3]
    U18                                                               r  reg_out_inc_F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INCREASE_Filter/deb/debounce_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_inc_F[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.744ns  (logic 3.055ns (64.407%)  route 1.688ns (35.593%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  INCREASE_Filter/deb/debounce_reg_reg[5]_lopt_replica/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  INCREASE_Filter/deb/debounce_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.688     2.144    lopt_23
    R17                  OBUF (Prop_obuf_I_O)         2.599     4.744 r  reg_out_inc_F_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.744    reg_out_inc_F[5]
    R17                                                               r  reg_out_inc_F[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_dec_F[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.744ns  (logic 3.055ns (64.406%)  route 1.688ns (35.594%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[7]_lopt_replica/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DECREASE_Filter/deb/debounce_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.688     2.144    lopt_11
    V13                  OBUF (Prop_obuf_I_O)         2.599     4.744 r  reg_out_dec_F_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.744    reg_out_dec_F[7]
    V13                                                               r  reg_out_dec_F[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_dec_F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.739ns  (logic 3.050ns (64.369%)  route 1.688ns (35.631%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[1]_lopt_replica/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DECREASE_Filter/deb/debounce_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.688     2.144    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         2.594     4.739 r  reg_out_dec_F_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.739    reg_out_dec_F[1]
    V12                                                               r  reg_out_dec_F[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DECREASE_Filter/deb/debounce_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[9]/C
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DECREASE_Filter/deb/debounce_reg_reg[9]/Q
                         net (fo=2, routed)           0.116     0.257    DECREASE_Filter/deb/Q[9]
    SLICE_X1Y7           FDRE                                         r  DECREASE_Filter/deb/debounce_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INCREASE_Filter/deb/debounce_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INCREASE_Filter/deb/debounce_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  INCREASE_Filter/deb/debounce_reg_reg[11]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INCREASE_Filter/deb/debounce_reg_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    INCREASE_Filter/deb/Q[11]
    SLICE_X0Y25          FDRE                                         r  INCREASE_Filter/deb/debounce_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DECREASE_Filter/deb/debounce_reg_reg[9]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.520%)  route 0.122ns (46.480%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[10]/C
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DECREASE_Filter/deb/debounce_reg_reg[10]/Q
                         net (fo=2, routed)           0.122     0.263    DECREASE_Filter/deb/Q[10]
    SLICE_X0Y9           FDRE                                         r  DECREASE_Filter/deb/debounce_reg_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INCREASE_Filter/deb/debounce_reg_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INCREASE_Filter/deb/debounce_reg_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.520%)  route 0.122ns (46.480%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE                         0.000     0.000 r  INCREASE_Filter/deb/debounce_reg_reg[10]/C
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INCREASE_Filter/deb/debounce_reg_reg[10]/Q
                         net (fo=2, routed)           0.122     0.263    INCREASE_Filter/deb/Q[10]
    SLICE_X0Y25          FDRE                                         r  INCREASE_Filter/deb/debounce_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DECREASE_Filter/deb/debounce_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[12]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DECREASE_Filter/deb/debounce_reg_reg[12]/Q
                         net (fo=2, routed)           0.125     0.266    DECREASE_Filter/deb/Q[12]
    SLICE_X0Y11          FDRE                                         r  DECREASE_Filter/deb/debounce_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DECREASE_Filter/deb/debounce_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[14]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DECREASE_Filter/deb/debounce_reg_reg[14]/Q
                         net (fo=2, routed)           0.125     0.266    DECREASE_Filter/deb/Q[14]
    SLICE_X0Y13          FDRE                                         r  DECREASE_Filter/deb/debounce_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DECREASE_Filter/deb/debounce_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DECREASE_Filter/deb/debounce_reg_reg[2]/Q
                         net (fo=2, routed)           0.125     0.266    DECREASE_Filter/deb/Q[2]
    SLICE_X0Y1           FDRE                                         r  DECREASE_Filter/deb/debounce_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DECREASE_Filter/deb/debounce_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[4]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DECREASE_Filter/deb/debounce_reg_reg[4]/Q
                         net (fo=2, routed)           0.125     0.266    DECREASE_Filter/deb/Q[4]
    SLICE_X0Y3           FDRE                                         r  DECREASE_Filter/deb/debounce_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DECREASE_Filter/deb/debounce_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DECREASE_Filter/deb/debounce_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  DECREASE_Filter/deb/debounce_reg_reg[6]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DECREASE_Filter/deb/debounce_reg_reg[6]/Q
                         net (fo=2, routed)           0.125     0.266    DECREASE_Filter/deb/Q[6]
    SLICE_X0Y5           FDRE                                         r  DECREASE_Filter/deb/debounce_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 INCREASE_Filter/deb/debounce_reg_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            INCREASE_Filter/deb/debounce_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  INCREASE_Filter/deb/debounce_reg_reg[13]/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  INCREASE_Filter/deb/debounce_reg_reg[13]/Q
                         net (fo=2, routed)           0.125     0.266    INCREASE_Filter/deb/Q[13]
    SLICE_X0Y29          FDRE                                         r  INCREASE_Filter/deb/debounce_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------





