Classic Timing Analyzer report for scan_led3
Thu Oct 10 23:16:54 2019
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. tpd
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                   ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+---------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 14.222 ns                                      ; counter4:inst|74161:inst|f74161:sub|87 ; qf                  ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 17.337 ns                                      ; din0[1]                                ; qf                  ; --         ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|9  ; counter4:inst|inst3 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                        ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------+---------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-6 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                   ; To                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|9  ; counter4:inst|inst3                    ; clk        ; clk      ; None                        ; None                      ; 1.182 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|87 ; counter4:inst|inst3                    ; clk        ; clk      ; None                        ; None                      ; 0.761 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|9  ; counter4:inst|74161:inst|f74161:sub|87 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|9  ; counter4:inst|74161:inst|f74161:sub|9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter4:inst|74161:inst|f74161:sub|87 ; counter4:inst|74161:inst|f74161:sub|87 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------+
; tco                                                                                              ;
+-------+--------------+------------+----------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                   ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------+--------+------------+
; N/A   ; None         ; 14.222 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qf     ; clk        ;
; N/A   ; None         ; 14.219 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qg     ; clk        ;
; N/A   ; None         ; 14.208 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qe     ; clk        ;
; N/A   ; None         ; 13.678 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qc     ; clk        ;
; N/A   ; None         ; 13.634 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qd     ; clk        ;
; N/A   ; None         ; 13.612 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qf     ; clk        ;
; N/A   ; None         ; 13.609 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qg     ; clk        ;
; N/A   ; None         ; 13.598 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qe     ; clk        ;
; N/A   ; None         ; 13.567 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qb     ; clk        ;
; N/A   ; None         ; 13.524 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; qa     ; clk        ;
; N/A   ; None         ; 13.067 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qc     ; clk        ;
; N/A   ; None         ; 13.024 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qd     ; clk        ;
; N/A   ; None         ; 12.956 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qb     ; clk        ;
; N/A   ; None         ; 12.913 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; qa     ; clk        ;
; N/A   ; None         ; 11.045 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; bsg[2] ; clk        ;
; N/A   ; None         ; 10.802 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; b[2]   ; clk        ;
; N/A   ; None         ; 10.742 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; bsg[2] ; clk        ;
; N/A   ; None         ; 10.703 ns  ; counter4:inst|74161:inst|f74161:sub|87 ; bsg[1] ; clk        ;
; N/A   ; None         ; 10.499 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; b[2]   ; clk        ;
; N/A   ; None         ; 10.459 ns  ; counter4:inst|74161:inst|f74161:sub|9  ; bsg[1] ; clk        ;
; N/A   ; None         ; 8.908 ns   ; counter4:inst|74161:inst|f74161:sub|87 ; bsg[0] ; clk        ;
+-------+--------------+------------+----------------------------------------+--------+------------+


+----------------------------------------------------------------+
; tpd                                                            ;
+-------+-------------------+-----------------+---------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To     ;
+-------+-------------------+-----------------+---------+--------+
; N/A   ; None              ; 17.337 ns       ; din0[1] ; qf     ;
; N/A   ; None              ; 17.334 ns       ; din0[1] ; qg     ;
; N/A   ; None              ; 17.323 ns       ; din0[1] ; qe     ;
; N/A   ; None              ; 17.281 ns       ; din0[0] ; qf     ;
; N/A   ; None              ; 17.277 ns       ; din0[0] ; qg     ;
; N/A   ; None              ; 17.268 ns       ; din0[0] ; qe     ;
; N/A   ; None              ; 16.790 ns       ; din0[2] ; qc     ;
; N/A   ; None              ; 16.749 ns       ; din0[1] ; qd     ;
; N/A   ; None              ; 16.724 ns       ; din0[1] ; qc     ;
; N/A   ; None              ; 16.717 ns       ; din0[2] ; qf     ;
; N/A   ; None              ; 16.714 ns       ; din0[2] ; qg     ;
; N/A   ; None              ; 16.705 ns       ; din0[2] ; qe     ;
; N/A   ; None              ; 16.694 ns       ; din0[0] ; qd     ;
; N/A   ; None              ; 16.679 ns       ; din0[2] ; qb     ;
; N/A   ; None              ; 16.636 ns       ; din0[2] ; qa     ;
; N/A   ; None              ; 16.635 ns       ; din0[0] ; qc     ;
; N/A   ; None              ; 16.617 ns       ; din0[1] ; qb     ;
; N/A   ; None              ; 16.573 ns       ; din0[1] ; qa     ;
; N/A   ; None              ; 16.548 ns       ; din0[0] ; qb     ;
; N/A   ; None              ; 16.503 ns       ; din0[0] ; qa     ;
; N/A   ; None              ; 16.225 ns       ; din1[0] ; qf     ;
; N/A   ; None              ; 16.221 ns       ; din1[0] ; qg     ;
; N/A   ; None              ; 16.212 ns       ; din1[0] ; qe     ;
; N/A   ; None              ; 16.205 ns       ; din1[1] ; qf     ;
; N/A   ; None              ; 16.202 ns       ; din1[1] ; qg     ;
; N/A   ; None              ; 16.191 ns       ; din1[1] ; qe     ;
; N/A   ; None              ; 16.173 ns       ; din0[3] ; qf     ;
; N/A   ; None              ; 16.170 ns       ; din0[3] ; qg     ;
; N/A   ; None              ; 16.130 ns       ; din0[2] ; qd     ;
; N/A   ; None              ; 15.995 ns       ; din1[2] ; qc     ;
; N/A   ; None              ; 15.940 ns       ; din2[0] ; qf     ;
; N/A   ; None              ; 15.936 ns       ; din2[0] ; qg     ;
; N/A   ; None              ; 15.927 ns       ; din2[0] ; qe     ;
; N/A   ; None              ; 15.922 ns       ; din1[2] ; qf     ;
; N/A   ; None              ; 15.920 ns       ; din2[1] ; qf     ;
; N/A   ; None              ; 15.919 ns       ; din1[2] ; qg     ;
; N/A   ; None              ; 15.917 ns       ; din2[1] ; qg     ;
; N/A   ; None              ; 15.910 ns       ; din1[2] ; qe     ;
; N/A   ; None              ; 15.906 ns       ; din2[1] ; qe     ;
; N/A   ; None              ; 15.884 ns       ; din1[2] ; qb     ;
; N/A   ; None              ; 15.841 ns       ; din1[2] ; qa     ;
; N/A   ; None              ; 15.743 ns       ; din1[3] ; qf     ;
; N/A   ; None              ; 15.740 ns       ; din1[3] ; qg     ;
; N/A   ; None              ; 15.732 ns       ; din2[2] ; qc     ;
; N/A   ; None              ; 15.659 ns       ; din2[2] ; qf     ;
; N/A   ; None              ; 15.656 ns       ; din2[2] ; qg     ;
; N/A   ; None              ; 15.647 ns       ; din2[2] ; qe     ;
; N/A   ; None              ; 15.638 ns       ; din1[0] ; qd     ;
; N/A   ; None              ; 15.621 ns       ; din2[2] ; qb     ;
; N/A   ; None              ; 15.617 ns       ; din1[1] ; qd     ;
; N/A   ; None              ; 15.592 ns       ; din1[1] ; qc     ;
; N/A   ; None              ; 15.583 ns       ; din0[3] ; qc     ;
; N/A   ; None              ; 15.579 ns       ; din1[0] ; qc     ;
; N/A   ; None              ; 15.578 ns       ; din2[2] ; qa     ;
; N/A   ; None              ; 15.492 ns       ; din1[0] ; qb     ;
; N/A   ; None              ; 15.485 ns       ; din1[1] ; qb     ;
; N/A   ; None              ; 15.469 ns       ; din0[3] ; qb     ;
; N/A   ; None              ; 15.458 ns       ; din2[3] ; qf     ;
; N/A   ; None              ; 15.455 ns       ; din2[3] ; qg     ;
; N/A   ; None              ; 15.447 ns       ; din1[0] ; qa     ;
; N/A   ; None              ; 15.441 ns       ; din1[1] ; qa     ;
; N/A   ; None              ; 15.425 ns       ; din0[3] ; qa     ;
; N/A   ; None              ; 15.353 ns       ; din2[0] ; qd     ;
; N/A   ; None              ; 15.335 ns       ; din1[2] ; qd     ;
; N/A   ; None              ; 15.332 ns       ; din2[1] ; qd     ;
; N/A   ; None              ; 15.307 ns       ; din2[1] ; qc     ;
; N/A   ; None              ; 15.294 ns       ; din2[0] ; qc     ;
; N/A   ; None              ; 15.207 ns       ; din2[0] ; qb     ;
; N/A   ; None              ; 15.200 ns       ; din2[1] ; qb     ;
; N/A   ; None              ; 15.162 ns       ; din2[0] ; qa     ;
; N/A   ; None              ; 15.156 ns       ; din2[1] ; qa     ;
; N/A   ; None              ; 15.153 ns       ; din1[3] ; qc     ;
; N/A   ; None              ; 15.072 ns       ; din2[2] ; qd     ;
; N/A   ; None              ; 15.039 ns       ; din1[3] ; qb     ;
; N/A   ; None              ; 14.995 ns       ; din1[3] ; qa     ;
; N/A   ; None              ; 14.868 ns       ; din2[3] ; qc     ;
; N/A   ; None              ; 14.754 ns       ; din2[3] ; qb     ;
; N/A   ; None              ; 14.710 ns       ; din2[3] ; qa     ;
; N/A   ; None              ; 5.142 ns        ; clk     ; clkout ;
+-------+-------------------+-----------------+---------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 10 23:16:54 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scan_led3 -c scan_led3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 6 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 340.02 MHz between source register "counter4:inst|74161:inst|f74161:sub|9" and destination register "counter4:inst|inst3"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.182 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N1; Fanout = 9; REG Node = 'counter4:inst|74161:inst|f74161:sub|9'
            Info: 2: + IC(0.450 ns) + CELL(0.624 ns) = 1.074 ns; Loc. = LCCOMB_X19_Y1_N30; Fanout = 1; COMB Node = 'decoder2_3:inst1|74139:inst|33~2'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.182 ns; Loc. = LCFF_X19_Y1_N31; Fanout = 1; REG Node = 'counter4:inst|inst3'
            Info: Total cell delay = 0.732 ns ( 61.93 % )
            Info: Total interconnect delay = 0.450 ns ( 38.07 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.768 ns; Loc. = LCFF_X19_Y1_N31; Fanout = 1; REG Node = 'counter4:inst|inst3'
                Info: Total cell delay = 1.776 ns ( 64.16 % )
                Info: Total interconnect delay = 0.992 ns ( 35.84 % )
            Info: - Longest clock path from clock "clk" to source register is 2.768 ns
                Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.768 ns; Loc. = LCFF_X19_Y1_N1; Fanout = 9; REG Node = 'counter4:inst|74161:inst|f74161:sub|9'
                Info: Total cell delay = 1.776 ns ( 64.16 % )
                Info: Total interconnect delay = 0.992 ns ( 35.84 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tco from clock "clk" to destination pin "qf" through register "counter4:inst|74161:inst|f74161:sub|87" is 14.222 ns
    Info: + Longest clock path from clock "clk" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.768 ns; Loc. = LCFF_X19_Y1_N11; Fanout = 13; REG Node = 'counter4:inst|74161:inst|f74161:sub|87'
        Info: Total cell delay = 1.776 ns ( 64.16 % )
        Info: Total interconnect delay = 0.992 ns ( 35.84 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y1_N11; Fanout = 13; REG Node = 'counter4:inst|74161:inst|f74161:sub|87'
        Info: 2: + IC(1.271 ns) + CELL(0.534 ns) = 1.805 ns; Loc. = LCCOMB_X19_Y1_N28; Fanout = 1; COMB Node = 'mux4_3_1:inst2|dout[1]~8'
        Info: 3: + IC(0.378 ns) + CELL(0.624 ns) = 2.807 ns; Loc. = LCCOMB_X19_Y1_N6; Fanout = 7; COMB Node = 'mux4_3_1:inst2|dout[1]~9'
        Info: 4: + IC(1.827 ns) + CELL(0.650 ns) = 5.284 ns; Loc. = LCCOMB_X9_Y1_N4; Fanout = 1; COMB Node = '7449:inst5|37~0'
        Info: 5: + IC(2.630 ns) + CELL(3.236 ns) = 11.150 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'qf'
        Info: Total cell delay = 5.044 ns ( 45.24 % )
        Info: Total interconnect delay = 6.106 ns ( 54.76 % )
Info: Longest tpd from source pin "din0[1]" to destination pin "qf" is 17.337 ns
    Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_57; Fanout = 1; PIN Node = 'din0[1]'
    Info: 2: + IC(6.443 ns) + CELL(0.615 ns) = 7.992 ns; Loc. = LCCOMB_X19_Y1_N28; Fanout = 1; COMB Node = 'mux4_3_1:inst2|dout[1]~8'
    Info: 3: + IC(0.378 ns) + CELL(0.624 ns) = 8.994 ns; Loc. = LCCOMB_X19_Y1_N6; Fanout = 7; COMB Node = 'mux4_3_1:inst2|dout[1]~9'
    Info: 4: + IC(1.827 ns) + CELL(0.650 ns) = 11.471 ns; Loc. = LCCOMB_X9_Y1_N4; Fanout = 1; COMB Node = '7449:inst5|37~0'
    Info: 5: + IC(2.630 ns) + CELL(3.236 ns) = 17.337 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'qf'
    Info: Total cell delay = 6.059 ns ( 34.95 % )
    Info: Total interconnect delay = 11.278 ns ( 65.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Thu Oct 10 23:16:54 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


