#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f9a71e09750 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f9a71e098c0 .scope module, "TOP" "TOP" 3 1;
 .timescale 0 0;
v0x7f9a71e1ba40_0 .var "clk", 0 0;
v0x7f9a71e1bae0_0 .net "led", 3 0, L_0x7f9a71e1bf70;  1 drivers
v0x7f9a71e1bbc0_0 .var "n_reset", 0 0;
v0x7f9a71e1bc50_0 .var "switch", 3 0;
S_0x7f9a71e09a30 .scope module, "motherboard" "MOTHERBOARD" 3 6, 4 1 0, S_0x7f9a71e098c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_reset";
    .port_info 2 /INPUT 4 "switch";
    .port_info 3 /OUTPUT 4 "led";
v0x7f9a71e1b4c0_0 .net "addr", 3 0, L_0x7f9a71e1bee0;  1 drivers
v0x7f9a71e1b5a0_0 .net "clk", 0 0, v0x7f9a71e1ba40_0;  1 drivers
v0x7f9a71e1b680_0 .net "count", 3 0, v0x7f9a71e19e70_0;  1 drivers
v0x7f9a71e1b710_0 .net "data", 7 0, v0x7f9a71e1b3f0_0;  1 drivers
v0x7f9a71e1b7e0_0 .net "led", 3 0, L_0x7f9a71e1bf70;  alias, 1 drivers
v0x7f9a71e1b8b0_0 .net "n_reset", 0 0, v0x7f9a71e1bbc0_0;  1 drivers
v0x7f9a71e1b980_0 .net "switch", 3 0, v0x7f9a71e1bc50_0;  1 drivers
S_0x7f9a71e09ba0 .scope module, "counter" "COUNTER" 4 11, 5 1 0, S_0x7f9a71e09a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_reset";
    .port_info 2 /OUTPUT 4 "count";
v0x7f9a71e09dc0_0 .net "clk", 0 0, v0x7f9a71e1ba40_0;  alias, 1 drivers
v0x7f9a71e19e70_0 .var "count", 3 0;
v0x7f9a71e19f20_0 .net "n_reset", 0 0, v0x7f9a71e1bbc0_0;  alias, 1 drivers
E_0x7f9a71e04d50/0 .event negedge, v0x7f9a71e19f20_0;
E_0x7f9a71e04d50/1 .event posedge, v0x7f9a71e09dc0_0;
E_0x7f9a71e04d50 .event/or E_0x7f9a71e04d50/0, E_0x7f9a71e04d50/1;
S_0x7f9a71e1a020 .scope module, "cpu" "CPU" 4 12, 6 1 0, S_0x7f9a71e09a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_reset";
    .port_info 2 /OUTPUT 4 "addr";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /INPUT 4 "switch";
    .port_info 5 /OUTPUT 4 "led";
L_0x7f9a71e1bee0 .functor BUFZ 4, v0x7f9a71e1a830_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f9a71e1bf70 .functor BUFZ 4, v0x7f9a71e1ae80_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9a71e1a350_0 .var "a", 3 0;
v0x7f9a71e1a400_0 .net "addr", 3 0, L_0x7f9a71e1bee0;  alias, 1 drivers
v0x7f9a71e1a4b0_0 .var "b", 3 0;
v0x7f9a71e1a570_0 .var "cf", 0 0;
v0x7f9a71e1a610_0 .net "clk", 0 0, v0x7f9a71e1ba40_0;  alias, 1 drivers
v0x7f9a71e1a6e0_0 .net "data", 7 0, v0x7f9a71e1b3f0_0;  alias, 1 drivers
v0x7f9a71e1a780_0 .net "imm", 3 0, L_0x7f9a71e1bdc0;  1 drivers
v0x7f9a71e1a830_0 .var "ip", 3 0;
v0x7f9a71e1a8e0_0 .net "led", 3 0, L_0x7f9a71e1bf70;  alias, 1 drivers
v0x7f9a71e1aa10_0 .net "n_reset", 0 0, v0x7f9a71e1bbc0_0;  alias, 1 drivers
v0x7f9a71e1aac0_0 .var "next_a", 3 0;
v0x7f9a71e1ab50_0 .var "next_b", 3 0;
v0x7f9a71e1abe0_0 .var "next_cf", 0 0;
v0x7f9a71e1ac70_0 .var "next_ip", 3 0;
v0x7f9a71e1ad20_0 .var "next_out", 3 0;
v0x7f9a71e1add0_0 .net "opecode", 3 0, L_0x7f9a71e1bd20;  1 drivers
v0x7f9a71e1ae80_0 .var "out", 3 0;
v0x7f9a71e1b030_0 .net "switch", 3 0, v0x7f9a71e1bc50_0;  alias, 1 drivers
E_0x7f9a71e1a2b0/0 .event edge, v0x7f9a71e1a350_0, v0x7f9a71e1a4b0_0, v0x7f9a71e1a830_0, v0x7f9a71e1ae80_0;
E_0x7f9a71e1a2b0/1 .event edge, v0x7f9a71e1add0_0, v0x7f9a71e1a780_0, v0x7f9a71e1a570_0, v0x7f9a71e1b030_0;
E_0x7f9a71e1a2b0 .event/or E_0x7f9a71e1a2b0/0, E_0x7f9a71e1a2b0/1;
E_0x7f9a71e1a320 .event posedge, v0x7f9a71e09dc0_0;
L_0x7f9a71e1bd20 .part v0x7f9a71e1b3f0_0, 4, 4;
L_0x7f9a71e1bdc0 .part v0x7f9a71e1b3f0_0, 0, 4;
S_0x7f9a71e1b170 .scope module, "rom" "ROM" 4 13, 7 1 0, S_0x7f9a71e09a30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "addr";
    .port_info 1 /OUTPUT 8 "data";
v0x7f9a71e1b320_0 .net "addr", 3 0, L_0x7f9a71e1bee0;  alias, 1 drivers
v0x7f9a71e1b3f0_0 .var "data", 7 0;
E_0x7f9a71e1b2e0 .event edge, v0x7f9a71e1a400_0;
    .scope S_0x7f9a71e09ba0;
T_0 ;
    %wait E_0x7f9a71e04d50;
    %load/vec4 v0x7f9a71e19f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9a71e19e70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9a71e19e70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7f9a71e19e70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9a71e1a020;
T_1 ;
    %wait E_0x7f9a71e1a320;
    %load/vec4 v0x7f9a71e1aa10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9a71e1a350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9a71e1a4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9a71e1a570_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9a71e1a830_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9a71e1ae80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9a71e1aac0_0;
    %assign/vec4 v0x7f9a71e1a350_0, 0;
    %load/vec4 v0x7f9a71e1ab50_0;
    %assign/vec4 v0x7f9a71e1a4b0_0, 0;
    %load/vec4 v0x7f9a71e1abe0_0;
    %assign/vec4 v0x7f9a71e1a570_0, 0;
    %load/vec4 v0x7f9a71e1ac70_0;
    %assign/vec4 v0x7f9a71e1a830_0, 0;
    %load/vec4 v0x7f9a71e1ad20_0;
    %assign/vec4 v0x7f9a71e1ae80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9a71e1a020;
T_2 ;
Ewait_0 .event/or E_0x7f9a71e1a2b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7f9a71e1a350_0;
    %store/vec4 v0x7f9a71e1aac0_0, 0, 4;
    %load/vec4 v0x7f9a71e1a4b0_0;
    %store/vec4 v0x7f9a71e1ab50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9a71e1abe0_0, 0, 1;
    %load/vec4 v0x7f9a71e1a830_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7f9a71e1ac70_0, 0, 4;
    %load/vec4 v0x7f9a71e1ae80_0;
    %store/vec4 v0x7f9a71e1ad20_0, 0, 4;
    %load/vec4 v0x7f9a71e1add0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.13;
T_2.0 ;
    %load/vec4 v0x7f9a71e1a350_0;
    %pad/u 5;
    %load/vec4 v0x7f9a71e1a780_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x7f9a71e1aac0_0, 0, 4;
    %store/vec4 v0x7f9a71e1abe0_0, 0, 1;
    %jmp T_2.13;
T_2.1 ;
    %load/vec4 v0x7f9a71e1a4b0_0;
    %pad/u 5;
    %load/vec4 v0x7f9a71e1a780_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %store/vec4 v0x7f9a71e1ab50_0, 0, 4;
    %store/vec4 v0x7f9a71e1abe0_0, 0, 1;
    %jmp T_2.13;
T_2.2 ;
    %load/vec4 v0x7f9a71e1a780_0;
    %store/vec4 v0x7f9a71e1aac0_0, 0, 4;
    %jmp T_2.13;
T_2.3 ;
    %load/vec4 v0x7f9a71e1a780_0;
    %store/vec4 v0x7f9a71e1ab50_0, 0, 4;
    %jmp T_2.13;
T_2.4 ;
    %load/vec4 v0x7f9a71e1a4b0_0;
    %store/vec4 v0x7f9a71e1aac0_0, 0, 4;
    %jmp T_2.13;
T_2.5 ;
    %load/vec4 v0x7f9a71e1a350_0;
    %store/vec4 v0x7f9a71e1ab50_0, 0, 4;
    %jmp T_2.13;
T_2.6 ;
    %load/vec4 v0x7f9a71e1a780_0;
    %store/vec4 v0x7f9a71e1ac70_0, 0, 4;
    %jmp T_2.13;
T_2.7 ;
    %load/vec4 v0x7f9a71e1a570_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x7f9a71e1a830_0;
    %addi 1, 0, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %load/vec4 v0x7f9a71e1a780_0;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %store/vec4 v0x7f9a71e1ac70_0, 0, 4;
    %jmp T_2.13;
T_2.8 ;
    %load/vec4 v0x7f9a71e1b030_0;
    %store/vec4 v0x7f9a71e1aac0_0, 0, 4;
    %jmp T_2.13;
T_2.9 ;
    %load/vec4 v0x7f9a71e1b030_0;
    %store/vec4 v0x7f9a71e1ab50_0, 0, 4;
    %jmp T_2.13;
T_2.10 ;
    %load/vec4 v0x7f9a71e1a4b0_0;
    %store/vec4 v0x7f9a71e1ad20_0, 0, 4;
    %jmp T_2.13;
T_2.11 ;
    %load/vec4 v0x7f9a71e1a780_0;
    %store/vec4 v0x7f9a71e1ad20_0, 0, 4;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9a71e1b170;
T_3 ;
Ewait_1 .event/or E_0x7f9a71e1b2e0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7f9a71e1b320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 96, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 61, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 227, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 81, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 225, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 247, 0, 8;
    %store/vec4 v0x7f9a71e1b3f0_0, 0, 8;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9a71e098c0;
T_4 ;
    %vpi_call/w 3 9 "$dumpfile", "td4.vcd" {0 0 0};
    %vpi_call/w 3 10 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9a71e098c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9a71e1ba40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9a71e1bbc0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f9a71e1bc50_0, 0, 4;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9a71e1bbc0_0, 0, 1;
    %delay 640, 0;
    %vpi_call/w 3 17 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f9a71e098c0;
T_5 ;
    %delay 10, 0;
    %load/vec4 v0x7f9a71e1ba40_0;
    %nor/r;
    %assign/vec4 v0x7f9a71e1ba40_0, 0;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "top.v";
    "motherboard.v";
    "counter.v";
    "cpu.v";
    "rom.v";
