hdl_lib_name = kcu105_eth10g_test
hdl_library_clause_name = kcu105_eth10g_test_lib
hdl_lib_uses_synth = common axi4 technology kcu105_board eth tech_mac_10g ping_protocol

hdl_lib_uses_sim =
hdl_lib_technology = ip_xcku040
hdl_lib_include_ip =

synth_files =
    src/verilog/ip_xcku040_mac10g_noaxi_axis_pkt_gen.v
    src/verilog/ip_xcku040_mac10g_noaxi_axis_pkt_mon.v
    src/verilog/ip_xcku040_mac10g_noaxi_axis_traffic_gen_mon.v
    src/verilog/ip_xcku040_mac10g_noaxi_buf.v
    src/verilog/ip_xcku040_mac10g_noaxi_cdc_sync_2stage.v
    src/verilog/ip_xcku040_mac10g_noaxi_example_fsm_axis.v
    src/verilog/ip_xcku040_mac10g_noaxi_payload_gen.v
    src/verilog/ip_xcku040_mac10g_noaxi_pkt_gen_mon.v
    src/verilog/ip_xcku040_mac10g_noaxi_pkt_len_gen.v
    src/verilog/ip_xcku040_mac10g_noaxi_user_cdc_sync.v
    src/vhdl/kcu105_eth10g_test.vhd

test_bench_files =
    tb/verilog/tb_kcu105_eth10g_test.v

[modelsim_project_file]
synth_files =

[vivado_project_file]
synth_top_level_entity =

vivado_copy_files =

vivado_xdc_files =
    vivado/ip_xcku040_mac10g_example_top.xdc

vivado_tcl_files =
    $RADIOHDL/boards/kcu105/libraries/kcu105_board/vivado/kcu105_board.tcl

vivado_vhdl_files =

vivado_bd_files =

vivado_ip_repo =

vivado_xci_files =

