
porting_uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000031c  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000008  0800044c  0800044c  0000144c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000454  08000454  0000145c  2**0
                  CONTENTS
  4 .ARM          00000000  08000454  08000454  0000145c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000454  0800045c  0000145c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000454  08000454  00001454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000458  08000458  00001458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000145c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  20000000  0800045c  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000060  0800045c  00002060  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000145c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000007a9  00000000  00000000  00001485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000031b  00000000  00000000  00001c2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000090  00000000  00000000  00001f50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000005e  00000000  00000000  00001fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000ff74  00000000  00000000  0000203e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000abe  00000000  00000000  00011fb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000541db  00000000  00000000  00012a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00066c4b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000014c  00000000  00000000  00066c90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00066ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000000 	.word	0x20000000
 800014c:	00000000 	.word	0x00000000
 8000150:	08000434 	.word	0x08000434

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000004 	.word	0x20000004
 800016c:	08000434 	.word	0x08000434

08000170 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
	uart_init();
 8000176:	f000 f82d 	bl	80001d4 <uart_init>
	uart_send_string("HELLO\r\n");
 800017a:	4807      	ldr	r0, [pc, #28]	@ (8000198 <main+0x28>)
 800017c:	f000 f8c4 	bl	8000308 <uart_send_string>
    /* Loop forever */
	for(;;){
		uint8_t data;
		if(uart_read(&data) == UART_OK){
 8000180:	1dfb      	adds	r3, r7, #7
 8000182:	4618      	mov	r0, r3
 8000184:	f000 f8d6 	bl	8000334 <uart_read>
 8000188:	4603      	mov	r3, r0
 800018a:	2b00      	cmp	r3, #0
 800018c:	d1f8      	bne.n	8000180 <main+0x10>
			uart_send_byte(data);
 800018e:	79fb      	ldrb	r3, [r7, #7]
 8000190:	4618      	mov	r0, r3
 8000192:	f000 f8a3 	bl	80002dc <uart_send_byte>
	for(;;){
 8000196:	e7f3      	b.n	8000180 <main+0x10>
 8000198:	0800044c 	.word	0x0800044c

0800019c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800019c:	b480      	push	{r7}
 800019e:	b083      	sub	sp, #12
 80001a0:	af00      	add	r7, sp, #0
 80001a2:	4603      	mov	r3, r0
 80001a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001aa:	2b00      	cmp	r3, #0
 80001ac:	db0b      	blt.n	80001c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001ae:	79fb      	ldrb	r3, [r7, #7]
 80001b0:	f003 021f 	and.w	r2, r3, #31
 80001b4:	4906      	ldr	r1, [pc, #24]	@ (80001d0 <__NVIC_EnableIRQ+0x34>)
 80001b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001ba:	095b      	lsrs	r3, r3, #5
 80001bc:	2001      	movs	r0, #1
 80001be:	fa00 f202 	lsl.w	r2, r0, r2
 80001c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001c6:	bf00      	nop
 80001c8:	370c      	adds	r7, #12
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bc80      	pop	{r7}
 80001ce:	4770      	bx	lr
 80001d0:	e000e100 	.word	0xe000e100

080001d4 <uart_init>:
#include "uart_cfg.h"
#include "stm32f103xb.h"

static volatile ring_buffer_t uart_rx;

void uart_init(void){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
	// Enable CLOCK for GPIOA & USART1
	RCC->APB2ENR |= (1 << 2); // GPIOA
 80001d8:	4b22      	ldr	r3, [pc, #136]	@ (8000264 <uart_init+0x90>)
 80001da:	699b      	ldr	r3, [r3, #24]
 80001dc:	4a21      	ldr	r2, [pc, #132]	@ (8000264 <uart_init+0x90>)
 80001de:	f043 0304 	orr.w	r3, r3, #4
 80001e2:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= (1 << 14); // USART1
 80001e4:	4b1f      	ldr	r3, [pc, #124]	@ (8000264 <uart_init+0x90>)
 80001e6:	699b      	ldr	r3, [r3, #24]
 80001e8:	4a1e      	ldr	r2, [pc, #120]	@ (8000264 <uart_init+0x90>)
 80001ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80001ee:	6193      	str	r3, [r2, #24]

	// Config PA9 - TX: push-pull ouput
	GPIOA->CRH &= ~(0xF << 4); // Clear 4 bits of PA9
 80001f0:	4b1d      	ldr	r3, [pc, #116]	@ (8000268 <uart_init+0x94>)
 80001f2:	685b      	ldr	r3, [r3, #4]
 80001f4:	4a1c      	ldr	r2, [pc, #112]	@ (8000268 <uart_init+0x94>)
 80001f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80001fa:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |=  (0xB << 4); // Set Alternate Function, Push-Pull mode
 80001fc:	4b1a      	ldr	r3, [pc, #104]	@ (8000268 <uart_init+0x94>)
 80001fe:	685b      	ldr	r3, [r3, #4]
 8000200:	4a19      	ldr	r2, [pc, #100]	@ (8000268 <uart_init+0x94>)
 8000202:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8000206:	6053      	str	r3, [r2, #4]

	// Config PA10 - RX: Floating intput
	GPIOA->CRH &= ~(0xF << 8); // Clear 4 bits of PA10
 8000208:	4b17      	ldr	r3, [pc, #92]	@ (8000268 <uart_init+0x94>)
 800020a:	685b      	ldr	r3, [r3, #4]
 800020c:	4a16      	ldr	r2, [pc, #88]	@ (8000268 <uart_init+0x94>)
 800020e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000212:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |=  (0x4 << 8); // Set Floating input mode
 8000214:	4b14      	ldr	r3, [pc, #80]	@ (8000268 <uart_init+0x94>)
 8000216:	685b      	ldr	r3, [r3, #4]
 8000218:	4a13      	ldr	r2, [pc, #76]	@ (8000268 <uart_init+0x94>)
 800021a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800021e:	6053      	str	r3, [r2, #4]

	//Baudrate
//	USART1->BRR = UART_CLK_FREQ / UART_BAUDRATE;
	USART1->BRR = 0x1D4C;
 8000220:	4b12      	ldr	r3, [pc, #72]	@ (800026c <uart_init+0x98>)
 8000222:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 8000226:	609a      	str	r2, [r3, #8]

	 //Enable TX, RX, USART, RXNEIE
	USART1->CR1 |= (1 << 3);   // TE
 8000228:	4b10      	ldr	r3, [pc, #64]	@ (800026c <uart_init+0x98>)
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	4a0f      	ldr	r2, [pc, #60]	@ (800026c <uart_init+0x98>)
 800022e:	f043 0308 	orr.w	r3, r3, #8
 8000232:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= (1 << 2);   // RE
 8000234:	4b0d      	ldr	r3, [pc, #52]	@ (800026c <uart_init+0x98>)
 8000236:	68db      	ldr	r3, [r3, #12]
 8000238:	4a0c      	ldr	r2, [pc, #48]	@ (800026c <uart_init+0x98>)
 800023a:	f043 0304 	orr.w	r3, r3, #4
 800023e:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= (1 << 5);   // RXNEIE
 8000240:	4b0a      	ldr	r3, [pc, #40]	@ (800026c <uart_init+0x98>)
 8000242:	68db      	ldr	r3, [r3, #12]
 8000244:	4a09      	ldr	r2, [pc, #36]	@ (800026c <uart_init+0x98>)
 8000246:	f043 0320 	orr.w	r3, r3, #32
 800024a:	60d3      	str	r3, [r2, #12]
	USART1->CR1 |= (1 << 13);  // UE
 800024c:	4b07      	ldr	r3, [pc, #28]	@ (800026c <uart_init+0x98>)
 800024e:	68db      	ldr	r3, [r3, #12]
 8000250:	4a06      	ldr	r2, [pc, #24]	@ (800026c <uart_init+0x98>)
 8000252:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000256:	60d3      	str	r3, [r2, #12]

	NVIC_EnableIRQ(USART1_IRQn);
 8000258:	2025      	movs	r0, #37	@ 0x25
 800025a:	f7ff ff9f 	bl	800019c <__NVIC_EnableIRQ>
}
 800025e:	bf00      	nop
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	40021000 	.word	0x40021000
 8000268:	40010800 	.word	0x40010800
 800026c:	40013800 	.word	0x40013800

08000270 <USART1_IRQHandler>:

void USART1_IRQHandler(void){
 8000270:	b480      	push	{r7}
 8000272:	b083      	sub	sp, #12
 8000274:	af00      	add	r7, sp, #0
	if((USART1->SR & (1 << 5))){
 8000276:	4b17      	ldr	r3, [pc, #92]	@ (80002d4 <USART1_IRQHandler+0x64>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	f003 0320 	and.w	r3, r3, #32
 800027e:	2b00      	cmp	r3, #0
 8000280:	d022      	beq.n	80002c8 <USART1_IRQHandler+0x58>
		uint16_t next = (uart_rx.head + 1) % RX_BUF_SIZE;
 8000282:	4b15      	ldr	r3, [pc, #84]	@ (80002d8 <USART1_IRQHandler+0x68>)
 8000284:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000288:	b29b      	uxth	r3, r3
 800028a:	3301      	adds	r3, #1
 800028c:	425a      	negs	r2, r3
 800028e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000292:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000296:	bf58      	it	pl
 8000298:	4253      	negpl	r3, r2
 800029a:	80fb      	strh	r3, [r7, #6]
		uint8_t data = USART1->DR;
 800029c:	4b0d      	ldr	r3, [pc, #52]	@ (80002d4 <USART1_IRQHandler+0x64>)
 800029e:	685b      	ldr	r3, [r3, #4]
 80002a0:	717b      	strb	r3, [r7, #5]

		if (next != uart_rx.tail) {
 80002a2:	4b0d      	ldr	r3, [pc, #52]	@ (80002d8 <USART1_IRQHandler+0x68>)
 80002a4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80002a8:	b29b      	uxth	r3, r3
 80002aa:	88fa      	ldrh	r2, [r7, #6]
 80002ac:	429a      	cmp	r2, r3
 80002ae:	d00b      	beq.n	80002c8 <USART1_IRQHandler+0x58>
			uart_rx.buf[uart_rx.head] = data;
 80002b0:	4b09      	ldr	r3, [pc, #36]	@ (80002d8 <USART1_IRQHandler+0x68>)
 80002b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80002b6:	b29b      	uxth	r3, r3
 80002b8:	4619      	mov	r1, r3
 80002ba:	4a07      	ldr	r2, [pc, #28]	@ (80002d8 <USART1_IRQHandler+0x68>)
 80002bc:	797b      	ldrb	r3, [r7, #5]
 80002be:	5453      	strb	r3, [r2, r1]
			uart_rx.head = next;
 80002c0:	4a05      	ldr	r2, [pc, #20]	@ (80002d8 <USART1_IRQHandler+0x68>)
 80002c2:	88fb      	ldrh	r3, [r7, #6]
 80002c4:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
		}
	}
}
 80002c8:	bf00      	nop
 80002ca:	370c      	adds	r7, #12
 80002cc:	46bd      	mov	sp, r7
 80002ce:	bc80      	pop	{r7}
 80002d0:	4770      	bx	lr
 80002d2:	bf00      	nop
 80002d4:	40013800 	.word	0x40013800
 80002d8:	2000001c 	.word	0x2000001c

080002dc <uart_send_byte>:

void uart_send_byte(uint8_t data){
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	4603      	mov	r3, r0
 80002e4:	71fb      	strb	r3, [r7, #7]
	while (!(USART1->SR & (1 << 7)));  // Wait for TXE = 1
 80002e6:	bf00      	nop
 80002e8:	4b06      	ldr	r3, [pc, #24]	@ (8000304 <uart_send_byte+0x28>)
 80002ea:	681b      	ldr	r3, [r3, #0]
 80002ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d0f9      	beq.n	80002e8 <uart_send_byte+0xc>
	USART1->DR = data; // Write to Data Register
 80002f4:	4a03      	ldr	r2, [pc, #12]	@ (8000304 <uart_send_byte+0x28>)
 80002f6:	79fb      	ldrb	r3, [r7, #7]
 80002f8:	6053      	str	r3, [r2, #4]
}
 80002fa:	bf00      	nop
 80002fc:	370c      	adds	r7, #12
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr
 8000304:	40013800 	.word	0x40013800

08000308 <uart_send_string>:

void uart_send_string(const char *str){
 8000308:	b580      	push	{r7, lr}
 800030a:	b082      	sub	sp, #8
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
	while(*str){
 8000310:	e006      	b.n	8000320 <uart_send_string+0x18>
		uart_send_byte(*str++);
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	1c5a      	adds	r2, r3, #1
 8000316:	607a      	str	r2, [r7, #4]
 8000318:	781b      	ldrb	r3, [r3, #0]
 800031a:	4618      	mov	r0, r3
 800031c:	f7ff ffde 	bl	80002dc <uart_send_byte>
	while(*str){
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	781b      	ldrb	r3, [r3, #0]
 8000324:	2b00      	cmp	r3, #0
 8000326:	d1f4      	bne.n	8000312 <uart_send_string+0xa>
	}
}
 8000328:	bf00      	nop
 800032a:	bf00      	nop
 800032c:	3708      	adds	r7, #8
 800032e:	46bd      	mov	sp, r7
 8000330:	bd80      	pop	{r7, pc}
	...

08000334 <uart_read>:

uart_status_t uart_read(uint8_t *data)
{
 8000334:	b480      	push	{r7}
 8000336:	b083      	sub	sp, #12
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]
    if(uart_rx.head != uart_rx.tail){
 800033c:	4b15      	ldr	r3, [pc, #84]	@ (8000394 <uart_read+0x60>)
 800033e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8000342:	b29a      	uxth	r2, r3
 8000344:	4b13      	ldr	r3, [pc, #76]	@ (8000394 <uart_read+0x60>)
 8000346:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800034a:	b29b      	uxth	r3, r3
 800034c:	429a      	cmp	r2, r3
 800034e:	d01b      	beq.n	8000388 <uart_read+0x54>
    	*data = uart_rx.buf[uart_rx.tail];
 8000350:	4b10      	ldr	r3, [pc, #64]	@ (8000394 <uart_read+0x60>)
 8000352:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8000356:	b29b      	uxth	r3, r3
 8000358:	461a      	mov	r2, r3
 800035a:	4b0e      	ldr	r3, [pc, #56]	@ (8000394 <uart_read+0x60>)
 800035c:	5c9b      	ldrb	r3, [r3, r2]
 800035e:	b2da      	uxtb	r2, r3
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	701a      	strb	r2, [r3, #0]
    	uart_rx.tail = (uart_rx.tail + 1) % RX_BUF_SIZE;
 8000364:	4b0b      	ldr	r3, [pc, #44]	@ (8000394 <uart_read+0x60>)
 8000366:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800036a:	b29b      	uxth	r3, r3
 800036c:	3301      	adds	r3, #1
 800036e:	425a      	negs	r2, r3
 8000370:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000374:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8000378:	bf58      	it	pl
 800037a:	4253      	negpl	r3, r2
 800037c:	b29a      	uxth	r2, r3
 800037e:	4b05      	ldr	r3, [pc, #20]	@ (8000394 <uart_read+0x60>)
 8000380:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
    	return UART_OK;
 8000384:	2300      	movs	r3, #0
 8000386:	e000      	b.n	800038a <uart_read+0x56>
    }
    return UART_BUSY;
 8000388:	2301      	movs	r3, #1
}
 800038a:	4618      	mov	r0, r3
 800038c:	370c      	adds	r7, #12
 800038e:	46bd      	mov	sp, r7
 8000390:	bc80      	pop	{r7}
 8000392:	4770      	bx	lr
 8000394:	2000001c 	.word	0x2000001c

08000398 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000398:	480d      	ldr	r0, [pc, #52]	@ (80003d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800039a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800039c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003a0:	480c      	ldr	r0, [pc, #48]	@ (80003d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80003a2:	490d      	ldr	r1, [pc, #52]	@ (80003d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80003a4:	4a0d      	ldr	r2, [pc, #52]	@ (80003dc <LoopForever+0xe>)
  movs r3, #0
 80003a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003a8:	e002      	b.n	80003b0 <LoopCopyDataInit>

080003aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ae:	3304      	adds	r3, #4

080003b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003b4:	d3f9      	bcc.n	80003aa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003b6:	4a0a      	ldr	r2, [pc, #40]	@ (80003e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003b8:	4c0a      	ldr	r4, [pc, #40]	@ (80003e4 <LoopForever+0x16>)
  movs r3, #0
 80003ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003bc:	e001      	b.n	80003c2 <LoopFillZerobss>

080003be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003c0:	3204      	adds	r2, #4

080003c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003c4:	d3fb      	bcc.n	80003be <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003c6:	f000 f811 	bl	80003ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003ca:	f7ff fed1 	bl	8000170 <main>

080003ce <LoopForever>:

LoopForever:
  b LoopForever
 80003ce:	e7fe      	b.n	80003ce <LoopForever>
  ldr   r0, =_estack
 80003d0:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80003d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003d8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80003dc:	0800045c 	.word	0x0800045c
  ldr r2, =_sbss
 80003e0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80003e4:	20000060 	.word	0x20000060

080003e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003e8:	e7fe      	b.n	80003e8 <ADC1_2_IRQHandler>
	...

080003ec <__libc_init_array>:
 80003ec:	b570      	push	{r4, r5, r6, lr}
 80003ee:	2600      	movs	r6, #0
 80003f0:	4d0c      	ldr	r5, [pc, #48]	@ (8000424 <__libc_init_array+0x38>)
 80003f2:	4c0d      	ldr	r4, [pc, #52]	@ (8000428 <__libc_init_array+0x3c>)
 80003f4:	1b64      	subs	r4, r4, r5
 80003f6:	10a4      	asrs	r4, r4, #2
 80003f8:	42a6      	cmp	r6, r4
 80003fa:	d109      	bne.n	8000410 <__libc_init_array+0x24>
 80003fc:	f000 f81a 	bl	8000434 <_init>
 8000400:	2600      	movs	r6, #0
 8000402:	4d0a      	ldr	r5, [pc, #40]	@ (800042c <__libc_init_array+0x40>)
 8000404:	4c0a      	ldr	r4, [pc, #40]	@ (8000430 <__libc_init_array+0x44>)
 8000406:	1b64      	subs	r4, r4, r5
 8000408:	10a4      	asrs	r4, r4, #2
 800040a:	42a6      	cmp	r6, r4
 800040c:	d105      	bne.n	800041a <__libc_init_array+0x2e>
 800040e:	bd70      	pop	{r4, r5, r6, pc}
 8000410:	f855 3b04 	ldr.w	r3, [r5], #4
 8000414:	4798      	blx	r3
 8000416:	3601      	adds	r6, #1
 8000418:	e7ee      	b.n	80003f8 <__libc_init_array+0xc>
 800041a:	f855 3b04 	ldr.w	r3, [r5], #4
 800041e:	4798      	blx	r3
 8000420:	3601      	adds	r6, #1
 8000422:	e7f2      	b.n	800040a <__libc_init_array+0x1e>
 8000424:	08000454 	.word	0x08000454
 8000428:	08000454 	.word	0x08000454
 800042c:	08000454 	.word	0x08000454
 8000430:	08000458 	.word	0x08000458

08000434 <_init>:
 8000434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000436:	bf00      	nop
 8000438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800043a:	bc08      	pop	{r3}
 800043c:	469e      	mov	lr, r3
 800043e:	4770      	bx	lr

08000440 <_fini>:
 8000440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000442:	bf00      	nop
 8000444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000446:	bc08      	pop	{r3}
 8000448:	469e      	mov	lr, r3
 800044a:	4770      	bx	lr
