#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a3cda0 .scope module, "main" "main" 2 7;
 .timescale 0 0;
v0000000000c0bdd0_0 .net "A_O", 31 0, L_0000000000c15eb0;  1 drivers
v0000000000c0ba10_0 .var "Address", 31 0;
v0000000000c0c050_0 .net "C", 0 0, v0000000000c0bf10_0;  1 drivers
v0000000000c0b510_0 .net "C_U_out", 6 0, L_0000000000c16590;  1 drivers
v0000000000c0bab0_0 .net "DO", 31 0, v0000000000bf9e20_0;  1 drivers
v0000000000c0c0f0_0 .net "DO_CU", 31 0, v0000000000b9d5a0_0;  1 drivers
v0000000000c0ad90_0 .net "Data_RAM_Out", 31 0, v0000000000bf6040_0;  1 drivers
v0000000000c0ae30_0 .net "EX_ALU_OP", 3 0, v0000000000b5b660_0;  1 drivers
v0000000000c0aed0_0 .net "EX_Bit11_0", 31 0, v0000000000b554e0_0;  1 drivers
v0000000000c0af70_0 .net "EX_Bit15_12", 3 0, v0000000000b54900_0;  1 drivers
v0000000000c0b330_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b8a020;  1 drivers
v0000000000c0bb50_0 .net "EX_RF_Enable", 0 0, v0000000000b54180_0;  1 drivers
v0000000000c0bbf0_0 .net "EX_Shift_imm", 0 0, v0000000000b55800_0;  1 drivers
v0000000000c0bc90_0 .net "EX_addresing_modes", 7 0, v0000000000b544a0_0;  1 drivers
v0000000000c0be70_0 .net "EX_load_instr", 0 0, v0000000000b53a00_0;  1 drivers
v0000000000c0b010_0 .net "EX_mem_read_write", 0 0, v0000000000b54a40_0;  1 drivers
v0000000000c0b150_0 .net "EX_mem_size", 0 0, v0000000000b53aa0_0;  1 drivers
v0000000000c0b3d0_0 .net "ID_B_instr", 0 0, L_0000000000b89ca0;  1 drivers
v0000000000c0b470_0 .net "ID_Bit11_0", 11 0, v0000000000b9e180_0;  1 drivers
v0000000000c08950_0 .net "ID_Bit15_12", 3 0, v0000000000b9c9c0_0;  1 drivers
v0000000000c08e50_0 .net "ID_Bit19_16", 3 0, v0000000000b9e0e0_0;  1 drivers
v0000000000c092b0_0 .net "ID_Bit23_0", 23 0, v0000000000b9d6e0_0;  1 drivers
v0000000000c0abb0_0 .net "ID_Bit31_28", 3 0, v0000000000b9cd80_0;  1 drivers
v0000000000c0a390_0 .net "ID_Bit3_0", 3 0, v0000000000b9daa0_0;  1 drivers
v0000000000c09b70_0 .net "ID_CU", 6 0, L_0000000000b89840;  1 drivers
o0000000000ba3d78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c09fd0_0 .net "ID_addresing_modes", 7 0, o0000000000ba3d78;  0 drivers
v0000000000c08810_0 .net "ID_mem_read_write", 0 0, L_0000000000b88c70;  1 drivers
o0000000000ba3dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c093f0_0 .net "ID_mem_size", 0 0, o0000000000ba3dd8;  0 drivers
o0000000000ba4348 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c098f0_0 .net "IF_ID_Load", 0 0, o0000000000ba4348;  0 drivers
v0000000000c08450_0 .net "IF_ID_load", 0 0, v0000000000bf6ea0_0;  1 drivers
v0000000000c08bd0_0 .net "MEM_A_O", 31 0, v0000000000b5ada0_0;  1 drivers
v0000000000c08ef0_0 .net "MEM_Bit15_12", 3 0, v0000000000b5ae40_0;  1 drivers
v0000000000c0a070_0 .net "MEM_MUX3", 31 0, v0000000000b5aee0_0;  1 drivers
v0000000000c0a2f0_0 .net "MEM_RF_Enable", 0 0, v0000000000b5af80_0;  1 drivers
o0000000000ba6538 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c09df0_0 .net "MEM_load", 0 0, o0000000000ba6538;  0 drivers
v0000000000c0a610_0 .net "MEM_load_instr", 0 0, v0000000000b5ba20_0;  1 drivers
v0000000000c0a1b0_0 .net "MEM_mem_read_write", 0 0, v0000000000b5b0c0_0;  1 drivers
v0000000000c0a890_0 .net "MEM_mem_size", 0 0, v0000000000b5b700_0;  1 drivers
v0000000000c09e90_0 .net "MUX1_signal", 1 0, v0000000000bf67c0_0;  1 drivers
v0000000000c09350_0 .net "MUX2_signal", 1 0, v0000000000bf6a40_0;  1 drivers
v0000000000c08590_0 .net "MUX3_signal", 1 0, v0000000000bf6180_0;  1 drivers
v0000000000c0a570_0 .net "MUXControlUnit_signal", 0 0, v0000000000bf5dc0_0;  1 drivers
v0000000000c089f0_0 .net "M_O", 31 0, L_0000000000b8a090;  1 drivers
o0000000000ba6028 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0000000000c0a110_0 .net "NOP_S", 6 0, o0000000000ba6028;  0 drivers
v0000000000c09ad0_0 .net "Next_PC", 31 0, v0000000000b9ca60_0;  1 drivers
v0000000000c09170_0 .net "PA", 31 0, v0000000000bfeec0_0;  1 drivers
v0000000000c09f30_0 .net "PB", 31 0, v0000000000c00540_0;  1 drivers
v0000000000c09530_0 .net "PC4", 31 0, L_0000000000c15c30;  1 drivers
v0000000000c088b0_0 .net "PCI", 31 0, L_0000000000b88dc0;  1 drivers
v0000000000c0a6b0_0 .net "PCIN", 31 0, L_0000000000b89760;  1 drivers
v0000000000c09c10_0 .net "PCO", 31 0, L_0000000000b897d0;  1 drivers
v0000000000c0a430_0 .net "PC_RF_ld", 0 0, v0000000000bf5d20_0;  1 drivers
v0000000000c09990_0 .net "PCin", 31 0, L_0000000000b8a480;  1 drivers
v0000000000c09210_0 .net "PD", 31 0, v0000000000c00a40_0;  1 drivers
v0000000000c08c70_0 .net "PW", 31 0, L_0000000000b8a100;  1 drivers
o0000000000ba8068 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c095d0_0 .net "RFLd", 0 0, o0000000000ba8068;  0 drivers
v0000000000c09cb0_0 .var "Reset", 0 0;
L_0000000000c18428 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000c08db0_0 .net "S", 0 0, L_0000000000c18428;  1 drivers
o0000000000ba87e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c0a930_0 .net "SD", 3 0, o0000000000ba87e8;  0 drivers
v0000000000c08a90_0 .net "SEx4_out", 31 0, L_0000000000b89d10;  1 drivers
v0000000000c0ab10_0 .net "SSE_out", 31 0, v0000000000c0bfb0_0;  1 drivers
o0000000000ba5ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000c09a30_0 .net "Size", 0 0, o0000000000ba5ab8;  0 drivers
v0000000000c08f90_0 .net "TA", 31 0, L_0000000000c14b50;  1 drivers
v0000000000c09d50_0 .net "WB_A_O", 31 0, v0000000000b9dd20_0;  1 drivers
v0000000000c08630_0 .net "WB_Bit15_12", 3 0, v0000000000b9ce20_0;  1 drivers
o0000000000ba8008 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000c0a4d0_0 .net "WB_Bit15_12_out", 3 0, o0000000000ba8008;  0 drivers
v0000000000c09030_0 .net "WB_Data_RAM_Out", 31 0, v0000000000b9da00_0;  1 drivers
v0000000000c0a9d0_0 .net "WB_RF_Enable", 0 0, v0000000000b9c740_0;  1 drivers
v0000000000c08b30_0 .net "WB_load_instr", 0 0, v0000000000b9c7e0_0;  1 drivers
v0000000000c0a250_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000c08d10_0 .net "asserted", 0 0, L_0000000000b89920;  1 drivers
v0000000000c086d0_0 .net "cc_alu_1", 3 0, L_0000000000c15b90;  1 drivers
v0000000000c0a750_0 .net "cc_alu_2", 3 0, L_0000000000c16090;  1 drivers
v0000000000c084f0_0 .net "cc_main_alu_out", 3 0, L_0000000000c14e70;  1 drivers
v0000000000c08770_0 .net "cc_out", 3 0, v0000000000b9d960_0;  1 drivers
v0000000000c0a7f0_0 .net "choose_ta_r_nop", 0 0, v0000000000b5b8e0_0;  1 drivers
v0000000000c0aa70_0 .var "clk", 0 0;
v0000000000c090d0_0 .var/i "code", 31 0;
v0000000000c09490_0 .var "data", 31 0;
v0000000000c09670_0 .var/i "file", 31 0;
v0000000000c09710_0 .net "mux_out_1", 31 0, L_0000000000b898b0;  1 drivers
v0000000000c097b0_0 .net "mux_out_1_A", 31 0, v0000000000a93d60_0;  1 drivers
v0000000000c09850_0 .net "mux_out_2", 31 0, L_0000000000b89a00;  1 drivers
v0000000000c14470_0 .net "mux_out_2_B", 31 0, v0000000000b9d500_0;  1 drivers
v0000000000c15a50_0 .net "mux_out_3", 31 0, L_0000000000b89c30;  1 drivers
v0000000000c15910_0 .net "mux_out_3_C", 31 0, v0000000000b9d8c0_0;  1 drivers
S_0000000000a3cf30 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 456, 2 836 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000b89920 .functor BUFZ 1, v0000000000b5a580_0, C4<0>, C4<0>, C4<0>;
v0000000000b5c060_0 .net "asserted", 0 0, L_0000000000b89920;  alias, 1 drivers
v0000000000b5a580_0 .var "assrt", 0 0;
v0000000000b5a260_0 .var/i "c", 31 0;
v0000000000b5bde0_0 .net "cc_in", 3 0, v0000000000b9d960_0;  alias, 1 drivers
v0000000000b5b840_0 .net "clk", 0 0, v0000000000c0aa70_0;  1 drivers
v0000000000b5a940_0 .net "instr_condition", 3 0, v0000000000b9cd80_0;  alias, 1 drivers
v0000000000b5a9e0_0 .var/i "n", 31 0;
v0000000000b5a620_0 .var/i "v", 31 0;
v0000000000b5b160_0 .var/i "z", 31 0;
E_0000000000b6ee00 .event posedge, v0000000000b5b840_0;
S_0000000000a3d0c0 .scope module, "Condition_Handler" "Condition_Handler" 2 468, 2 993 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b5a3a0_0 .net "asserted", 0 0, L_0000000000b89920;  alias, 1 drivers
v0000000000b5a800_0 .net "b_instr", 0 0, L_0000000000b89ca0;  alias, 1 drivers
v0000000000b5b8e0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b708c0 .event edge, v0000000000b5c060_0, v0000000000b5a800_0;
S_0000000000a3f690 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 482, 2 1110 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b5ab20_0 .net "A_O", 31 0, L_0000000000c15eb0;  alias, 1 drivers
v0000000000b5abc0_0 .net "EX_Bit15_12", 3 0, v0000000000b54900_0;  alias, 1 drivers
v0000000000b5b200_0 .net "EX_RF_instr", 0 0, v0000000000b54180_0;  alias, 1 drivers
v0000000000b5b520_0 .net "EX_load_instr", 0 0, v0000000000b53a00_0;  alias, 1 drivers
v0000000000b5ac60_0 .net "EX_mem_read_write", 0 0, v0000000000b54a40_0;  alias, 1 drivers
v0000000000b5ad00_0 .net "EX_mem_size", 0 0, v0000000000b53aa0_0;  alias, 1 drivers
v0000000000b5ada0_0 .var "MEM_A_O", 31 0;
v0000000000b5ae40_0 .var "MEM_Bit15_12", 3 0;
v0000000000b5aee0_0 .var "MEM_MUX3", 31 0;
v0000000000b5af80_0 .var "MEM_RF_Enable", 0 0;
v0000000000b5ba20_0 .var "MEM_load_instr", 0 0;
v0000000000b5b0c0_0 .var "MEM_mem_read_write", 0 0;
v0000000000b5b700_0 .var "MEM_mem_size", 0 0;
v0000000000b5b2a0_0 .net "cc_main_alu_out", 3 0, L_0000000000c14e70;  alias, 1 drivers
v0000000000b5b3e0_0 .net "clk", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000b5b5c0_0 .net "mux_out_3_C", 31 0, v0000000000b9d8c0_0;  alias, 1 drivers
S_0000000000a3f820 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 364, 2 1068 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b5b660_0 .var "EX_ALU_OP", 3 0;
v0000000000b554e0_0 .var "EX_Bit11_0", 31 0;
v0000000000b54900_0 .var "EX_Bit15_12", 3 0;
v0000000000b54180_0 .var "EX_RF_instr", 0 0;
v0000000000b55800_0 .var "EX_Shift_imm", 0 0;
v0000000000b544a0_0 .var "EX_addresing_modes", 7 0;
v0000000000b53a00_0 .var "EX_load_instr", 0 0;
v0000000000b54a40_0 .var "EX_mem_read_write", 0 0;
v0000000000b53aa0_0 .var "EX_mem_size", 0 0;
v0000000000b542c0_0 .net "ID_Bit11_0", 11 0, v0000000000b9e180_0;  alias, 1 drivers
v0000000000b53d20_0 .net "ID_Bit15_12", 3 0, v0000000000b9c9c0_0;  alias, 1 drivers
v0000000000b54360_0 .net "ID_CU", 6 0, L_0000000000c16590;  alias, 1 drivers
v0000000000b54400_0 .net "ID_addresing_modes", 7 0, o0000000000ba3d78;  alias, 0 drivers
v0000000000b54680_0 .net "ID_mem_read_write", 0 0, L_0000000000b88c70;  alias, 1 drivers
v0000000000b54720_0 .net "ID_mem_size", 0 0, o0000000000ba3dd8;  alias, 0 drivers
v0000000000b54ae0_0 .net "clk", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000a941c0_0 .net "mux_out_1", 31 0, L_0000000000b898b0;  alias, 1 drivers
v0000000000a93d60_0 .var "mux_out_1_A", 31 0;
v0000000000b3cc40_0 .net "mux_out_2", 31 0, L_0000000000b89a00;  alias, 1 drivers
v0000000000b9d500_0 .var "mux_out_2_B", 31 0;
v0000000000b9e040_0 .net "mux_out_3", 31 0, L_0000000000b89c30;  alias, 1 drivers
v0000000000b9d8c0_0 .var "mux_out_3_C", 31 0;
S_0000000000a3f9b0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 172, 2 1006 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000b9d280_0 .net "DataOut", 31 0, v0000000000bf9e20_0;  alias, 1 drivers
v0000000000b9dbe0_0 .net "Hazard_Unit_Ld", 0 0, o0000000000ba4348;  alias, 0 drivers
v0000000000b9e180_0 .var "ID_Bit11_0", 11 0;
v0000000000b9c9c0_0 .var "ID_Bit15_12", 3 0;
v0000000000b9e0e0_0 .var "ID_Bit19_16", 3 0;
v0000000000b9d6e0_0 .var "ID_Bit23_0", 23 0;
v0000000000b9d5a0_0 .var "ID_Bit31_0", 31 0;
v0000000000b9cd80_0 .var "ID_Bit31_28", 3 0;
v0000000000b9daa0_0 .var "ID_Bit3_0", 3 0;
v0000000000b9ca60_0 .var "ID_Next_PC", 31 0;
v0000000000b9cba0_0 .net "PC4", 31 0, L_0000000000c15c30;  alias, 1 drivers
v0000000000b9d640_0 .net "Reset", 0 0, v0000000000c09cb0_0;  1 drivers
v0000000000b9cb00_0 .net "clk", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000b9e400_0 .net "nop", 0 0, v0000000000b5b8e0_0;  alias, 1 drivers
S_0000000000a373c0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 537, 2 1134 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000b9e4a0_0 .net "MEM_RF_Enable", 0 0, v0000000000b5af80_0;  alias, 1 drivers
v0000000000b9d780_0 .net "MEM_load_instr", 0 0, v0000000000b5ba20_0;  alias, 1 drivers
v0000000000b9c740_0 .var "WB_RF_Enable", 0 0;
v0000000000b9c7e0_0 .var "WB_load_instr", 0 0;
v0000000000b9d820_0 .net "alu_out", 31 0, v0000000000b5ada0_0;  alias, 1 drivers
v0000000000b9cec0_0 .net "bit15_12", 3 0, v0000000000b5ae40_0;  alias, 1 drivers
v0000000000b9c880_0 .net "clk", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000b9d1e0_0 .net "data_r_out", 31 0, v0000000000bf6040_0;  alias, 1 drivers
v0000000000b9dd20_0 .var "wb_alu_out", 31 0;
v0000000000b9ce20_0 .var "wb_bit15_12", 3 0;
v0000000000b9da00_0 .var "wb_data_r_out", 31 0;
S_0000000000a37550 .scope module, "Status_register" "Status_register" 2 197, 2 794 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000b9c920_0 .net "S", 0 0, L_0000000000c18428;  alias, 1 drivers
v0000000000b9e540_0 .net "cc_in", 3 0, L_0000000000c14e70;  alias, 1 drivers
v0000000000b9d960_0 .var "cc_out", 3 0;
v0000000000b9e220_0 .net "clk", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
S_0000000000a722e0 .scope module, "alu_1" "alu" 2 153, 3 4 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000b9db40_0 .net "A", 31 0, L_0000000000b897d0;  alias, 1 drivers
v0000000000b9dc80_0 .net "Alu_Out", 3 0, L_0000000000c15b90;  alias, 1 drivers
L_0000000000c184b8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000b9c6a0_0 .net "B", 31 0, L_0000000000c184b8;  1 drivers
L_0000000000c18548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000b9df00_0 .net "Cin", 0 0, L_0000000000c18548;  1 drivers
L_0000000000c18500 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000b9e2c0_0 .net "OPS", 3 0, L_0000000000c18500;  1 drivers
v0000000000b9d140_0 .var "OPS_result", 32 0;
v0000000000b9d320_0 .net "S", 31 0, L_0000000000c15c30;  alias, 1 drivers
v0000000000b9ddc0_0 .net *"_ivl_11", 0 0, L_0000000000c16b30;  1 drivers
v0000000000b9e360_0 .net *"_ivl_16", 0 0, L_0000000000c14bf0;  1 drivers
v0000000000b9cc40_0 .net *"_ivl_3", 0 0, L_0000000000c14f10;  1 drivers
v0000000000b9de60_0 .net *"_ivl_7", 0 0, L_0000000000c15f50;  1 drivers
v0000000000b9cf60_0 .var/i "ol", 31 0;
v0000000000b9cce0_0 .var/i "tc", 31 0;
v0000000000b9d000_0 .var/i "tn", 31 0;
v0000000000b9dfa0_0 .var/i "tv", 31 0;
v0000000000b9d0a0_0 .var/i "tz", 31 0;
E_0000000000b6fe00/0 .event edge, v0000000000b9e2c0_0, v0000000000b9db40_0, v0000000000b9c6a0_0, v0000000000b9df00_0;
E_0000000000b6fe00/1 .event edge, v0000000000b9d140_0, v0000000000b9cf60_0;
E_0000000000b6fe00 .event/or E_0000000000b6fe00/0, E_0000000000b6fe00/1;
L_0000000000c14f10 .part v0000000000b9d000_0, 0, 1;
L_0000000000c15f50 .part v0000000000b9d0a0_0, 0, 1;
L_0000000000c16b30 .part v0000000000b9cce0_0, 0, 1;
L_0000000000c15b90 .concat8 [ 1 1 1 1], L_0000000000c14bf0, L_0000000000c16b30, L_0000000000c15f50, L_0000000000c14f10;
L_0000000000c14bf0 .part v0000000000b9dfa0_0, 0, 1;
L_0000000000c15c30 .part v0000000000b9d140_0, 0, 32;
S_0000000000a72470 .scope module, "alu_2" "alu" 2 222, 3 4 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000b9d3c0_0 .net "A", 31 0, L_0000000000b89d10;  alias, 1 drivers
v0000000000b9d460_0 .net "Alu_Out", 3 0, L_0000000000c16090;  alias, 1 drivers
v0000000000bf4cb0_0 .net "B", 31 0, v0000000000b9ca60_0;  alias, 1 drivers
L_0000000000c185d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bf3770_0 .net "Cin", 0 0, L_0000000000c185d8;  1 drivers
L_0000000000c18590 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bf40d0_0 .net "OPS", 3 0, L_0000000000c18590;  1 drivers
v0000000000bf4210_0 .var "OPS_result", 32 0;
v0000000000bf3a90_0 .net "S", 31 0, L_0000000000c14b50;  alias, 1 drivers
v0000000000bf47b0_0 .net *"_ivl_11", 0 0, L_0000000000c154b0;  1 drivers
v0000000000bf4f30_0 .net *"_ivl_16", 0 0, L_0000000000c159b0;  1 drivers
v0000000000bf38b0_0 .net *"_ivl_3", 0 0, L_0000000000c15af0;  1 drivers
v0000000000bf42b0_0 .net *"_ivl_7", 0 0, L_0000000000c15cd0;  1 drivers
v0000000000bf5110_0 .var/i "ol", 31 0;
v0000000000bf5070_0 .var/i "tc", 31 0;
v0000000000bf4fd0_0 .var/i "tn", 31 0;
v0000000000bf4ad0_0 .var/i "tv", 31 0;
v0000000000bf4d50_0 .var/i "tz", 31 0;
E_0000000000b6fb00/0 .event edge, v0000000000bf40d0_0, v0000000000b9d3c0_0, v0000000000b9ca60_0, v0000000000bf3770_0;
E_0000000000b6fb00/1 .event edge, v0000000000bf4210_0, v0000000000bf5110_0;
E_0000000000b6fb00 .event/or E_0000000000b6fb00/0, E_0000000000b6fb00/1;
L_0000000000c15af0 .part v0000000000bf4fd0_0, 0, 1;
L_0000000000c15cd0 .part v0000000000bf4d50_0, 0, 1;
L_0000000000c154b0 .part v0000000000bf5070_0, 0, 1;
L_0000000000c16090 .concat8 [ 1 1 1 1], L_0000000000c159b0, L_0000000000c154b0, L_0000000000c15cd0, L_0000000000c15af0;
L_0000000000c159b0 .part v0000000000bf4ad0_0, 0, 1;
L_0000000000c14b50 .part v0000000000bf4210_0, 0, 32;
S_0000000000a72600 .scope module, "alu_main" "alu" 2 411, 3 4 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bf3450_0 .net "A", 31 0, v0000000000a93d60_0;  alias, 1 drivers
v0000000000bf4350_0 .net "Alu_Out", 3 0, L_0000000000c14e70;  alias, 1 drivers
v0000000000bf3db0_0 .net "B", 31 0, L_0000000000b8a020;  alias, 1 drivers
v0000000000bf34f0_0 .net "Cin", 0 0, v0000000000c0bf10_0;  alias, 1 drivers
v0000000000bf4a30_0 .net "OPS", 3 0, v0000000000b5b660_0;  alias, 1 drivers
v0000000000bf3b30_0 .var "OPS_result", 32 0;
v0000000000bf4710_0 .net "S", 31 0, L_0000000000c15eb0;  alias, 1 drivers
v0000000000bf39f0_0 .net *"_ivl_11", 0 0, L_0000000000c161d0;  1 drivers
v0000000000bf51b0_0 .net *"_ivl_16", 0 0, L_0000000000c15190;  1 drivers
v0000000000bf3590_0 .net *"_ivl_3", 0 0, L_0000000000c15050;  1 drivers
v0000000000bf4170_0 .net *"_ivl_7", 0 0, L_0000000000c163b0;  1 drivers
v0000000000bf4b70_0 .var/i "ol", 31 0;
v0000000000bf45d0_0 .var/i "tc", 31 0;
v0000000000bf4df0_0 .var/i "tn", 31 0;
v0000000000bf3bd0_0 .var/i "tv", 31 0;
v0000000000bf4990_0 .var/i "tz", 31 0;
E_0000000000b6fa80/0 .event edge, v0000000000b5b660_0, v0000000000a93d60_0, v0000000000bf3db0_0, v0000000000bf34f0_0;
E_0000000000b6fa80/1 .event edge, v0000000000bf3b30_0, v0000000000bf4b70_0;
E_0000000000b6fa80 .event/or E_0000000000b6fa80/0, E_0000000000b6fa80/1;
L_0000000000c15050 .part v0000000000bf4df0_0, 0, 1;
L_0000000000c163b0 .part v0000000000bf4990_0, 0, 1;
L_0000000000c161d0 .part v0000000000bf45d0_0, 0, 1;
L_0000000000c14e70 .concat8 [ 1 1 1 1], L_0000000000c15190, L_0000000000c161d0, L_0000000000c163b0, L_0000000000c15050;
L_0000000000c15190 .part v0000000000bf3bd0_0, 0, 1;
L_0000000000c15eb0 .part v0000000000bf3b30_0, 0, 32;
S_0000000000a91510 .scope module, "control_unit1" "control_unit" 2 323, 2 635 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 32 "A";
L_0000000000b89ca0 .functor BUFZ 1, v0000000000bf4490_0, C4<0>, C4<0>, C4<0>;
L_0000000000b88c70 .functor BUFZ 1, v0000000000bf3e50_0, C4<0>, C4<0>, C4<0>;
v0000000000bf3810_0 .net "A", 31 0, v0000000000b9d5a0_0;  alias, 1 drivers
v0000000000bf4e90_0 .net "C_U_out", 6 0, L_0000000000c16590;  alias, 1 drivers
v0000000000bf3c70_0 .net "ID_B_instr", 0 0, L_0000000000b89ca0;  alias, 1 drivers
v0000000000bf4530_0 .net "MemReadWrite", 0 0, L_0000000000b88c70;  alias, 1 drivers
v0000000000bf4850_0 .net "Reset", 0 0, v0000000000c09cb0_0;  alias, 1 drivers
v0000000000bf48f0_0 .net *"_ivl_11", 0 0, v0000000000bf3d10_0;  1 drivers
v0000000000bf4c10_0 .net *"_ivl_18", 3 0, v0000000000bf33b0_0;  1 drivers
v0000000000bf5250_0 .net *"_ivl_3", 0 0, v0000000000bf4030_0;  1 drivers
v0000000000bf43f0_0 .net *"_ivl_7", 0 0, v0000000000bf3f90_0;  1 drivers
v0000000000bf33b0_0 .var "alu_op", 3 0;
v0000000000bf3630_0 .var "b_bl", 0 0;
v0000000000bf4490_0 .var "b_instr", 0 0;
v0000000000bf4670_0 .net "clk", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bf36d0_0 .var "instr", 2 0;
v0000000000bf3950_0 .var "l", 0 0;
v0000000000bf3d10_0 .var "l_instr", 0 0;
v0000000000bf3e50_0 .var "m_rw", 0 0;
v0000000000bf3ef0_0 .var "r_sr_off", 0 0;
v0000000000bf3f90_0 .var "rf_instr", 0 0;
v0000000000bf4030_0 .var "s_imm", 0 0;
v0000000000bf5e60_0 .var "u", 0 0;
E_0000000000b701c0/0 .event edge, v0000000000b9d640_0, v0000000000b9d5a0_0, v0000000000bf36d0_0, v0000000000bf3950_0;
E_0000000000b701c0/1 .event edge, v0000000000bf5e60_0, v0000000000bf3ef0_0, v0000000000bf3630_0;
E_0000000000b701c0 .event/or E_0000000000b701c0/0, E_0000000000b701c0/1;
L_0000000000c16590 .concat8 [ 1 1 4 1], v0000000000bf3f90_0, v0000000000bf3d10_0, v0000000000bf33b0_0, v0000000000bf4030_0;
S_0000000000a916a0 .scope module, "data_ram" "data_ram256x8" 2 509, 2 1186 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000bf64a0_0 .net "Address", 31 0, v0000000000b5ada0_0;  alias, 1 drivers
v0000000000bf6680_0 .net "DataIn", 31 0, v0000000000b5aee0_0;  alias, 1 drivers
v0000000000bf6040_0 .var "DataOut", 31 0;
v0000000000bf69a0 .array "Mem", 255 0, 7 0;
v0000000000bf71c0_0 .net "ReadWrite", 0 0, v0000000000b5b0c0_0;  alias, 1 drivers
v0000000000bf6720_0 .net "Size", 0 0, o0000000000ba5ab8;  alias, 0 drivers
E_0000000000b70980/0 .event edge, v0000000000bf6720_0, v0000000000b5aee0_0, v0000000000b5ada0_0, v0000000000b5b0c0_0;
E_0000000000b70980/1 .event edge, v0000000000b9d1e0_0;
E_0000000000b70980 .event/or E_0000000000b70980/0, E_0000000000b70980/1;
S_0000000000a91830 .scope module, "h_u" "hazard_unit" 2 580, 2 1330 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000bf6e00_0 .net "EX_Bit15_12", 3 0, v0000000000b54900_0;  alias, 1 drivers
v0000000000bf6860_0 .net "EX_RF_Enable", 0 0, v0000000000b54180_0;  alias, 1 drivers
v0000000000bf6220_0 .net "EX_load_instr", 0 0, v0000000000b53a00_0;  alias, 1 drivers
v0000000000bf6d60_0 .net "ID_Bit19_16", 3 0, v0000000000b9e0e0_0;  alias, 1 drivers
v0000000000bf65e0_0 .net "ID_Bit3_0", 3 0, v0000000000b9daa0_0;  alias, 1 drivers
v0000000000bf6ea0_0 .var "IF_ID_load", 0 0;
v0000000000bf60e0_0 .net "MEM_Bit15_12", 3 0, v0000000000b5ae40_0;  alias, 1 drivers
v0000000000bf7080_0 .net "MEM_RF_Enable", 0 0, v0000000000b5af80_0;  alias, 1 drivers
v0000000000bf67c0_0 .var "MUX1_signal", 1 0;
v0000000000bf6a40_0 .var "MUX2_signal", 1 0;
v0000000000bf6180_0 .var "MUX3_signal", 1 0;
v0000000000bf5dc0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000bf5d20_0 .var "PC_RF_load", 0 0;
v0000000000bf6900_0 .net "WB_Bit15_12", 3 0, v0000000000b9ce20_0;  alias, 1 drivers
v0000000000bf5fa0_0 .net "WB_RF_Enable", 0 0, v0000000000b9c740_0;  alias, 1 drivers
v0000000000bf55a0_0 .net "clk", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
S_0000000000a2fd10 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 337, 2 1251 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 7 "NOP_S";
    .port_info 2 /INPUT 1 "HF_U";
    .port_info 3 /OUTPUT 7 "MUX_Out";
L_0000000000b89840 .functor BUFZ 7, v0000000000bf7120_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000bf6ae0_0 .net "C_U", 6 0, L_0000000000c16590;  alias, 1 drivers
v0000000000bf6f40_0 .net "HF_U", 0 0, v0000000000bf5dc0_0;  alias, 1 drivers
v0000000000bf6b80_0 .net "MUX_Out", 6 0, L_0000000000b89840;  alias, 1 drivers
v0000000000bf62c0_0 .net "NOP_S", 6 0, o0000000000ba6028;  alias, 0 drivers
v0000000000bf7120_0 .var "salida", 6 0;
E_0000000000b70800 .event edge, v0000000000bf5dc0_0, v0000000000b54360_0;
S_0000000000a2fea0 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 2 130, 2 1277 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b89760 .functor BUFZ 32, v0000000000bf5f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf6fe0_0 .net "A", 31 0, L_0000000000b88dc0;  alias, 1 drivers
L_0000000000c18470 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000bf7260_0 .net "B", 31 0, L_0000000000c18470;  1 drivers
v0000000000bf5820_0 .net "MUX_Out", 31 0, L_0000000000b89760;  alias, 1 drivers
v0000000000bf5f00_0 .var "salida", 31 0;
v0000000000bf6540_0 .net "sig", 0 0, v0000000000c09cb0_0;  alias, 1 drivers
E_0000000000b70780 .event edge, v0000000000b9d640_0, v0000000000bf6fe0_0, v0000000000bf7260_0;
S_0000000000a30030 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 128, 2 1277 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b88dc0 .functor BUFZ 32, v0000000000bf58c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf6360_0 .net "A", 31 0, L_0000000000c15c30;  alias, 1 drivers
v0000000000bf6c20_0 .net "B", 31 0, L_0000000000c14b50;  alias, 1 drivers
v0000000000bf5a00_0 .net "MUX_Out", 31 0, L_0000000000b88dc0;  alias, 1 drivers
v0000000000bf58c0_0 .var "salida", 31 0;
v0000000000bf5460_0 .net "sig", 0 0, v0000000000b5b8e0_0;  alias, 1 drivers
E_0000000000b70440 .event edge, v0000000000b5b8e0_0, v0000000000b9cba0_0, v0000000000bf3a90_0;
S_0000000000bf7ba0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 441, 2 1277 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b8a020 .functor BUFZ 32, v0000000000bf5500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf6400_0 .net "A", 31 0, v0000000000b9d500_0;  alias, 1 drivers
v0000000000bf6cc0_0 .net "B", 31 0, v0000000000c0bfb0_0;  alias, 1 drivers
v0000000000bf53c0_0 .net "MUX_Out", 31 0, L_0000000000b8a020;  alias, 1 drivers
v0000000000bf5500_0 .var "salida", 31 0;
v0000000000bf5640_0 .net "sig", 0 0, v0000000000b55800_0;  alias, 1 drivers
E_0000000000b70500 .event edge, v0000000000b55800_0, v0000000000b9d500_0, v0000000000bf6cc0_0;
S_0000000000bf76f0 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 523, 2 1277 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b8a090 .functor BUFZ 32, v0000000000bf5b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf56e0_0 .net "A", 31 0, v0000000000bf6040_0;  alias, 1 drivers
v0000000000bf5780_0 .net "B", 31 0, v0000000000b5ada0_0;  alias, 1 drivers
v0000000000bf5960_0 .net "MUX_Out", 31 0, L_0000000000b8a090;  alias, 1 drivers
v0000000000bf5b40_0 .var "salida", 31 0;
v0000000000bf5aa0_0 .net "sig", 0 0, o0000000000ba6538;  alias, 0 drivers
E_0000000000b70380 .event edge, v0000000000bf5aa0_0, v0000000000b9d1e0_0, v0000000000b5ada0_0;
S_0000000000bf7880 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 560, 2 1277 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b8a100 .functor BUFZ 32, v0000000000bf8480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf5be0_0 .net "A", 31 0, v0000000000b9da00_0;  alias, 1 drivers
v0000000000bf5c80_0 .net "B", 31 0, v0000000000b9dd20_0;  alias, 1 drivers
v0000000000bf9c40_0 .net "MUX_Out", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bf8480_0 .var "salida", 31 0;
v0000000000bf9100_0 .net "sig", 0 0, v0000000000b9c7e0_0;  alias, 1 drivers
E_0000000000b6fc00 .event edge, v0000000000b9c7e0_0, v0000000000b9da00_0, v0000000000b9dd20_0;
S_0000000000bf73d0 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 235, 2 1277 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b8a480 .functor BUFZ 32, v0000000000bf9a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf8b60_0 .net "A", 31 0, L_0000000000c15c30;  alias, 1 drivers
v0000000000bf99c0_0 .net "B", 31 0, L_0000000000c14b50;  alias, 1 drivers
v0000000000bf97e0_0 .net "MUX_Out", 31 0, L_0000000000b8a480;  alias, 1 drivers
v0000000000bf9a60_0 .var "salida", 31 0;
v0000000000bf9060_0 .net "sig", 0 0, v0000000000b5b8e0_0;  alias, 1 drivers
S_0000000000bf7560 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 277, 2 1226 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b898b0 .functor BUFZ 32, v0000000000bfa0a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf9ce0_0 .net "A_O", 31 0, L_0000000000c15eb0;  alias, 1 drivers
v0000000000bf9880_0 .net "HF_U", 1 0, v0000000000bf67c0_0;  alias, 1 drivers
v0000000000bf8fc0_0 .net "MUX_Out", 31 0, L_0000000000b898b0;  alias, 1 drivers
v0000000000bf91a0_0 .net "M_O", 31 0, L_0000000000b8a090;  alias, 1 drivers
v0000000000bf8700_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bf8520_0 .net "X", 31 0, v0000000000bfeec0_0;  alias, 1 drivers
v0000000000bfa0a0_0 .var "salida", 31 0;
E_0000000000b6fe40/0 .event edge, v0000000000bf67c0_0, v0000000000bf8520_0, v0000000000b5ab20_0, v0000000000bf5960_0;
E_0000000000b6fe40/1 .event edge, v0000000000bf9c40_0;
E_0000000000b6fe40 .event/or E_0000000000b6fe40/0, E_0000000000b6fe40/1;
S_0000000000bf7ec0 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 292, 2 1226 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b89a00 .functor BUFZ 32, v0000000000bf9920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf8840_0 .net "A_O", 31 0, L_0000000000c15eb0;  alias, 1 drivers
v0000000000bfa1e0_0 .net "HF_U", 1 0, v0000000000bf6a40_0;  alias, 1 drivers
v0000000000bf9380_0 .net "MUX_Out", 31 0, L_0000000000b89a00;  alias, 1 drivers
v0000000000bf9740_0 .net "M_O", 31 0, L_0000000000b8a090;  alias, 1 drivers
v0000000000bf9240_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bf9b00_0 .net "X", 31 0, v0000000000c00540_0;  alias, 1 drivers
v0000000000bf9920_0 .var "salida", 31 0;
E_0000000000b6fd80/0 .event edge, v0000000000bf6a40_0, v0000000000bf9b00_0, v0000000000b5ab20_0, v0000000000bf5960_0;
E_0000000000b6fd80/1 .event edge, v0000000000bf9c40_0;
E_0000000000b6fd80 .event/or E_0000000000b6fd80/0, E_0000000000b6fd80/1;
S_0000000000bf7a10 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 306, 2 1226 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b89c30 .functor BUFZ 32, v0000000000bf96a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bf9ba0_0 .net "A_O", 31 0, L_0000000000c15eb0;  alias, 1 drivers
v0000000000bf9d80_0 .net "HF_U", 1 0, v0000000000bf6180_0;  alias, 1 drivers
v0000000000bf9ec0_0 .net "MUX_Out", 31 0, L_0000000000b89c30;  alias, 1 drivers
v0000000000bf8e80_0 .net "M_O", 31 0, L_0000000000b8a090;  alias, 1 drivers
v0000000000bfa140_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfa280_0 .net "X", 31 0, v0000000000c00a40_0;  alias, 1 drivers
v0000000000bf96a0_0 .var "salida", 31 0;
E_0000000000b70400/0 .event edge, v0000000000bf6180_0, v0000000000bfa280_0, v0000000000b5ab20_0, v0000000000bf5960_0;
E_0000000000b70400/1 .event edge, v0000000000bf9c40_0;
E_0000000000b70400 .event/or E_0000000000b70400/0, E_0000000000b70400/1;
S_0000000000bf81e0 .scope module, "ram1" "inst_ram256x8" 2 82, 2 1154 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000bf92e0_0 .net "Address", 31 0, L_0000000000b897d0;  alias, 1 drivers
v0000000000bf9e20_0 .var "DataOut", 31 0;
v0000000000bf8980 .array "Mem", 255 0, 7 0;
v0000000000bf9f60_0 .net "Reset", 0 0, v0000000000c09cb0_0;  alias, 1 drivers
E_0000000000b705c0 .event edge, v0000000000b9d640_0, v0000000000b9db40_0, v0000000000b9d280_0;
S_0000000000bf7d30 .scope module, "register_file_1" "register_file" 2 254, 4 6 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "PCLd";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000b897d0 .functor BUFZ 32, v0000000000bfcea0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bfee20_0 .net "C", 3 0, o0000000000ba8008;  alias, 0 drivers
v0000000000c01940_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000c01800_0 .net "E", 15 0, v0000000000bff000_0;  1 drivers
v0000000000c00d60_0 .net "MO", 31 0, v0000000000bfe4c0_0;  1 drivers
v0000000000c00cc0_0 .net "PA", 31 0, v0000000000bfeec0_0;  alias, 1 drivers
v0000000000c01580_0 .net "PB", 31 0, v0000000000c00540_0;  alias, 1 drivers
v0000000000c016c0_0 .net "PCLd", 0 0, v0000000000bf5d20_0;  alias, 1 drivers
v0000000000c01440_0 .net "PCin", 31 0, L_0000000000b89760;  alias, 1 drivers
v0000000000c020c0_0 .net "PCout", 31 0, L_0000000000b897d0;  alias, 1 drivers
v0000000000c01da0_0 .net "PD", 31 0, v0000000000c00a40_0;  alias, 1 drivers
v0000000000c019e0_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000c01300_0 .net "Q0", 31 0, v0000000000bf87a0_0;  1 drivers
v0000000000c013a0_0 .net "Q1", 31 0, v0000000000bf88e0_0;  1 drivers
v0000000000c014e0_0 .net "Q10", 31 0, v0000000000bf9420_0;  1 drivers
v0000000000c01b20_0 .net "Q11", 31 0, v0000000000bf9560_0;  1 drivers
v0000000000c00fe0_0 .net "Q12", 31 0, v0000000000bfcfe0_0;  1 drivers
v0000000000c011c0_0 .net "Q13", 31 0, v0000000000bfce00_0;  1 drivers
v0000000000c01760_0 .net "Q14", 31 0, v0000000000bfd940_0;  1 drivers
v0000000000c02200_0 .net "Q15", 31 0, v0000000000bfcea0_0;  1 drivers
v0000000000c01d00_0 .net "Q2", 31 0, v0000000000bfda80_0;  1 drivers
v0000000000c01620_0 .net "Q3", 31 0, v0000000000bfdb20_0;  1 drivers
v0000000000c022a0_0 .net "Q4", 31 0, v0000000000bfdbc0_0;  1 drivers
v0000000000c01260_0 .net "Q5", 31 0, v0000000000bfd300_0;  1 drivers
v0000000000c01ee0_0 .net "Q6", 31 0, v0000000000bfe0c0_0;  1 drivers
v0000000000c01f80_0 .net "Q7", 31 0, v0000000000bfcf40_0;  1 drivers
v0000000000c01a80_0 .net "Q8", 31 0, v0000000000bfc860_0;  1 drivers
v0000000000c01bc0_0 .net "Q9", 31 0, v0000000000bfcae0_0;  1 drivers
v0000000000c018a0_0 .net "RFLd", 0 0, o0000000000ba8068;  alias, 0 drivers
v0000000000c01c60_0 .net "RST", 0 0, v0000000000c09cb0_0;  alias, 1 drivers
v0000000000c01e40_0 .net "SA", 3 0, v0000000000b9e0e0_0;  alias, 1 drivers
v0000000000c02020_0 .net "SB", 3 0, v0000000000b9daa0_0;  alias, 1 drivers
v0000000000c00e00_0 .net "SD", 3 0, o0000000000ba87e8;  alias, 0 drivers
L_0000000000c15690 .part v0000000000bff000_0, 0, 1;
L_0000000000c14fb0 .part v0000000000bff000_0, 1, 1;
L_0000000000c14830 .part v0000000000bff000_0, 2, 1;
L_0000000000c16950 .part v0000000000bff000_0, 3, 1;
L_0000000000c16bd0 .part v0000000000bff000_0, 4, 1;
L_0000000000c15d70 .part v0000000000bff000_0, 5, 1;
L_0000000000c164f0 .part v0000000000bff000_0, 6, 1;
L_0000000000c16130 .part v0000000000bff000_0, 7, 1;
L_0000000000c150f0 .part v0000000000bff000_0, 8, 1;
L_0000000000c15e10 .part v0000000000bff000_0, 9, 1;
L_0000000000c146f0 .part v0000000000bff000_0, 10, 1;
L_0000000000c14790 .part v0000000000bff000_0, 11, 1;
L_0000000000c15230 .part v0000000000bff000_0, 12, 1;
L_0000000000c14c90 .part v0000000000bff000_0, 13, 1;
L_0000000000c16450 .part v0000000000bff000_0, 14, 1;
L_0000000000c15370 .part v0000000000bff000_0, 15, 1;
S_0000000000bf8050 .scope module, "R0" "register" 4 33, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bf8ac0_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfa000_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bf87a0_0 .var "Q", 31 0;
v0000000000bf83e0_0 .net "RFLd", 0 0, L_0000000000c15690;  1 drivers
S_0000000000bfad50 .scope module, "R1" "register" 4 34, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bf85c0_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bf8660_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bf88e0_0 .var "Q", 31 0;
v0000000000bf8a20_0 .net "RFLd", 0 0, L_0000000000c14fb0;  1 drivers
S_0000000000bfb6b0 .scope module, "R10" "register" 4 43, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bf8de0_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bf8f20_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bf9420_0 .var "Q", 31 0;
v0000000000bf8c00_0 .net "RFLd", 0 0, L_0000000000c146f0;  1 drivers
S_0000000000bfabc0 .scope module, "R11" "register" 4 44, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bf8ca0_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bf94c0_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bf9560_0 .var "Q", 31 0;
v0000000000bf8d40_0 .net "RFLd", 0 0, L_0000000000c14790;  1 drivers
S_0000000000bfaee0 .scope module, "R12" "register" 4 45, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bf9600_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfd620_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfcfe0_0 .var "Q", 31 0;
v0000000000bfc400_0 .net "RFLd", 0 0, L_0000000000c15230;  1 drivers
S_0000000000bfb9d0 .scope module, "R13" "register" 4 46, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfd8a0_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfdee0_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfce00_0 .var "Q", 31 0;
v0000000000bfd260_0 .net "RFLd", 0 0, L_0000000000c14c90;  1 drivers
S_0000000000bfbcf0 .scope module, "R14" "register" 4 47, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfccc0_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfd6c0_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfd940_0 .var "Q", 31 0;
v0000000000bfd080_0 .net "RFLd", 0 0, L_0000000000c16450;  1 drivers
S_0000000000bfa710 .scope module, "R15" "PCregister" 4 48, 4 151 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /INPUT 1 "RFLd";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "RST";
v0000000000bfe160_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfd440_0 .net "PCin", 31 0, L_0000000000b89760;  alias, 1 drivers
v0000000000bfc7c0_0 .net "PW", 31 0, v0000000000bfe4c0_0;  alias, 1 drivers
v0000000000bfcea0_0 .var "Q", 31 0;
v0000000000bfcb80_0 .net "RFLd", 0 0, L_0000000000c15370;  1 drivers
v0000000000bfdf80_0 .net "RST", 0 0, v0000000000c09cb0_0;  alias, 1 drivers
E_0000000000b6fac0 .event posedge, v0000000000b9d640_0, v0000000000b5b840_0;
S_0000000000bfb070 .scope module, "R2" "register" 4 35, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfc5e0_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfd9e0_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfda80_0 .var "Q", 31 0;
v0000000000bfd760_0 .net "RFLd", 0 0, L_0000000000c14830;  1 drivers
S_0000000000bfa8a0 .scope module, "R3" "register" 4 36, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfca40_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfd800_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfdb20_0 .var "Q", 31 0;
v0000000000bfde40_0 .net "RFLd", 0 0, L_0000000000c16950;  1 drivers
S_0000000000bfbe80 .scope module, "R4" "register" 4 37, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfd120_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfc4a0_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfdbc0_0 .var "Q", 31 0;
v0000000000bfdc60_0 .net "RFLd", 0 0, L_0000000000c16bd0;  1 drivers
S_0000000000bfb390 .scope module, "R5" "register" 4 38, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfc720_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfd1c0_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfd300_0 .var "Q", 31 0;
v0000000000bfe020_0 .net "RFLd", 0 0, L_0000000000c15d70;  1 drivers
S_0000000000bfb200 .scope module, "R6" "register" 4 39, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfd580_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfdd00_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfe0c0_0 .var "Q", 31 0;
v0000000000bfdda0_0 .net "RFLd", 0 0, L_0000000000c164f0;  1 drivers
S_0000000000bfaa30 .scope module, "R7" "register" 4 40, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfe200_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfe2a0_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfcf40_0 .var "Q", 31 0;
v0000000000bfc540_0 .net "RFLd", 0 0, L_0000000000c16130;  1 drivers
S_0000000000bfc010 .scope module, "R8" "register" 4 41, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfd3a0_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfc680_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfc860_0 .var "Q", 31 0;
v0000000000bfc900_0 .net "RFLd", 0 0, L_0000000000c150f0;  1 drivers
S_0000000000bfb520 .scope module, "R9" "register" 4 42, 4 136 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bfd4e0_0 .net "CLK", 0 0, v0000000000c0aa70_0;  alias, 1 drivers
v0000000000bfc9a0_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
v0000000000bfcae0_0 .var "Q", 31 0;
v0000000000bfcc20_0 .net "RFLd", 0 0, L_0000000000c15e10;  1 drivers
S_0000000000bfc1a0 .scope module, "bc" "binary_decoder" 4 19, 4 53 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000bfcd60_0 .net "C", 3 0, o0000000000ba8008;  alias, 0 drivers
v0000000000bff000_0 .var "E", 15 0;
v0000000000c00180_0 .net "Ld", 0 0, o0000000000ba8068;  alias, 0 drivers
E_0000000000b70700 .event edge, v0000000000c00180_0, v0000000000bfcd60_0;
S_0000000000bfbb60 .scope module, "muxA" "multiplexer" 4 22, 4 85 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c004a0_0 .net "I0", 31 0, v0000000000bf87a0_0;  alias, 1 drivers
v0000000000bff640_0 .net "I1", 31 0, v0000000000bf88e0_0;  alias, 1 drivers
v0000000000c00220_0 .net "I10", 31 0, v0000000000bf9420_0;  alias, 1 drivers
v0000000000bff8c0_0 .net "I11", 31 0, v0000000000bf9560_0;  alias, 1 drivers
v0000000000bff780_0 .net "I12", 31 0, v0000000000bfcfe0_0;  alias, 1 drivers
v0000000000bfe740_0 .net "I13", 31 0, v0000000000bfce00_0;  alias, 1 drivers
v0000000000bfea60_0 .net "I14", 31 0, v0000000000bfd940_0;  alias, 1 drivers
v0000000000bff140_0 .net "I15", 31 0, v0000000000bfcea0_0;  alias, 1 drivers
v0000000000bff5a0_0 .net "I2", 31 0, v0000000000bfda80_0;  alias, 1 drivers
v0000000000bff960_0 .net "I3", 31 0, v0000000000bfdb20_0;  alias, 1 drivers
v0000000000bff1e0_0 .net "I4", 31 0, v0000000000bfdbc0_0;  alias, 1 drivers
v0000000000bff280_0 .net "I5", 31 0, v0000000000bfd300_0;  alias, 1 drivers
v0000000000c002c0_0 .net "I6", 31 0, v0000000000bfe0c0_0;  alias, 1 drivers
v0000000000bff0a0_0 .net "I7", 31 0, v0000000000bfcf40_0;  alias, 1 drivers
v0000000000bffa00_0 .net "I8", 31 0, v0000000000bfc860_0;  alias, 1 drivers
v0000000000c007c0_0 .net "I9", 31 0, v0000000000bfcae0_0;  alias, 1 drivers
v0000000000bfeec0_0 .var "P", 31 0;
v0000000000bffb40_0 .net "S", 3 0, v0000000000b9e0e0_0;  alias, 1 drivers
E_0000000000b70600/0 .event edge, v0000000000bfcea0_0, v0000000000bfd940_0, v0000000000bfce00_0, v0000000000bfcfe0_0;
E_0000000000b70600/1 .event edge, v0000000000bf9560_0, v0000000000bf9420_0, v0000000000bfcae0_0, v0000000000bfc860_0;
E_0000000000b70600/2 .event edge, v0000000000bfcf40_0, v0000000000bfe0c0_0, v0000000000bfd300_0, v0000000000bfdbc0_0;
E_0000000000b70600/3 .event edge, v0000000000bfdb20_0, v0000000000bfda80_0, v0000000000bf88e0_0, v0000000000bf87a0_0;
E_0000000000b70600/4 .event edge, v0000000000b9e0e0_0;
E_0000000000b70600 .event/or E_0000000000b70600/0, E_0000000000b70600/1, E_0000000000b70600/2, E_0000000000b70600/3, E_0000000000b70600/4;
S_0000000000bfa3f0 .scope module, "muxB" "multiplexer" 4 23, 4 85 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bff320_0 .net "I0", 31 0, v0000000000bf87a0_0;  alias, 1 drivers
v0000000000bff6e0_0 .net "I1", 31 0, v0000000000bf88e0_0;  alias, 1 drivers
v0000000000bfef60_0 .net "I10", 31 0, v0000000000bf9420_0;  alias, 1 drivers
v0000000000bfe9c0_0 .net "I11", 31 0, v0000000000bf9560_0;  alias, 1 drivers
v0000000000bff3c0_0 .net "I12", 31 0, v0000000000bfcfe0_0;  alias, 1 drivers
v0000000000c00360_0 .net "I13", 31 0, v0000000000bfce00_0;  alias, 1 drivers
v0000000000bff460_0 .net "I14", 31 0, v0000000000bfd940_0;  alias, 1 drivers
v0000000000c00040_0 .net "I15", 31 0, v0000000000bfcea0_0;  alias, 1 drivers
v0000000000bff500_0 .net "I2", 31 0, v0000000000bfda80_0;  alias, 1 drivers
v0000000000bff820_0 .net "I3", 31 0, v0000000000bfdb20_0;  alias, 1 drivers
v0000000000bfe600_0 .net "I4", 31 0, v0000000000bfdbc0_0;  alias, 1 drivers
v0000000000c00900_0 .net "I5", 31 0, v0000000000bfd300_0;  alias, 1 drivers
v0000000000bffaa0_0 .net "I6", 31 0, v0000000000bfe0c0_0;  alias, 1 drivers
v0000000000bfe880_0 .net "I7", 31 0, v0000000000bfcf40_0;  alias, 1 drivers
v0000000000bffbe0_0 .net "I8", 31 0, v0000000000bfc860_0;  alias, 1 drivers
v0000000000bffc80_0 .net "I9", 31 0, v0000000000bfcae0_0;  alias, 1 drivers
v0000000000c00540_0 .var "P", 31 0;
v0000000000bffd20_0 .net "S", 3 0, v0000000000b9daa0_0;  alias, 1 drivers
E_0000000000b70880/0 .event edge, v0000000000bfcea0_0, v0000000000bfd940_0, v0000000000bfce00_0, v0000000000bfcfe0_0;
E_0000000000b70880/1 .event edge, v0000000000bf9560_0, v0000000000bf9420_0, v0000000000bfcae0_0, v0000000000bfc860_0;
E_0000000000b70880/2 .event edge, v0000000000bfcf40_0, v0000000000bfe0c0_0, v0000000000bfd300_0, v0000000000bfdbc0_0;
E_0000000000b70880/3 .event edge, v0000000000bfdb20_0, v0000000000bfda80_0, v0000000000bf88e0_0, v0000000000bf87a0_0;
E_0000000000b70880/4 .event edge, v0000000000b9daa0_0;
E_0000000000b70880 .event/or E_0000000000b70880/0, E_0000000000b70880/1, E_0000000000b70880/2, E_0000000000b70880/3, E_0000000000b70880/4;
S_0000000000bfa580 .scope module, "muxD" "multiplexer" 4 24, 4 85 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bfeba0_0 .net "I0", 31 0, v0000000000bf87a0_0;  alias, 1 drivers
v0000000000bfec40_0 .net "I1", 31 0, v0000000000bf88e0_0;  alias, 1 drivers
v0000000000c00680_0 .net "I10", 31 0, v0000000000bf9420_0;  alias, 1 drivers
v0000000000bfe6a0_0 .net "I11", 31 0, v0000000000bf9560_0;  alias, 1 drivers
v0000000000bffdc0_0 .net "I12", 31 0, v0000000000bfcfe0_0;  alias, 1 drivers
v0000000000c005e0_0 .net "I13", 31 0, v0000000000bfce00_0;  alias, 1 drivers
v0000000000bffe60_0 .net "I14", 31 0, v0000000000bfd940_0;  alias, 1 drivers
v0000000000bfff00_0 .net "I15", 31 0, v0000000000bfcea0_0;  alias, 1 drivers
v0000000000bfe7e0_0 .net "I2", 31 0, v0000000000bfda80_0;  alias, 1 drivers
v0000000000bfe920_0 .net "I3", 31 0, v0000000000bfdb20_0;  alias, 1 drivers
v0000000000c000e0_0 .net "I4", 31 0, v0000000000bfdbc0_0;  alias, 1 drivers
v0000000000c00400_0 .net "I5", 31 0, v0000000000bfd300_0;  alias, 1 drivers
v0000000000bfece0_0 .net "I6", 31 0, v0000000000bfe0c0_0;  alias, 1 drivers
v0000000000c00720_0 .net "I7", 31 0, v0000000000bfcf40_0;  alias, 1 drivers
v0000000000c00860_0 .net "I8", 31 0, v0000000000bfc860_0;  alias, 1 drivers
v0000000000c009a0_0 .net "I9", 31 0, v0000000000bfcae0_0;  alias, 1 drivers
v0000000000c00a40_0 .var "P", 31 0;
v0000000000c00b80_0 .net "S", 3 0, o0000000000ba87e8;  alias, 0 drivers
E_0000000000b706c0/0 .event edge, v0000000000bfcea0_0, v0000000000bfd940_0, v0000000000bfce00_0, v0000000000bfcfe0_0;
E_0000000000b706c0/1 .event edge, v0000000000bf9560_0, v0000000000bf9420_0, v0000000000bfcae0_0, v0000000000bfc860_0;
E_0000000000b706c0/2 .event edge, v0000000000bfcf40_0, v0000000000bfe0c0_0, v0000000000bfd300_0, v0000000000bfdbc0_0;
E_0000000000b706c0/3 .event edge, v0000000000bfdb20_0, v0000000000bfda80_0, v0000000000bf88e0_0, v0000000000bf87a0_0;
E_0000000000b706c0/4 .event edge, v0000000000c00b80_0;
E_0000000000b706c0 .event/or E_0000000000b706c0/0, E_0000000000b706c0/1, E_0000000000b706c0/2, E_0000000000b706c0/3, E_0000000000b706c0/4;
S_0000000000bfb840 .scope module, "r15mux" "twoToOneMultiplexer" 4 29, 4 116 0, S_0000000000bf7d30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PCLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bfe4c0_0 .var "MO", 31 0;
v0000000000bfe560_0 .net "PC", 31 0, L_0000000000b89760;  alias, 1 drivers
v0000000000bfeb00_0 .net "PCLd", 0 0, v0000000000bf5d20_0;  alias, 1 drivers
v0000000000bfed80_0 .net "PW", 31 0, L_0000000000b8a100;  alias, 1 drivers
E_0000000000b70900 .event edge, v0000000000bf5d20_0, v0000000000bf5820_0, v0000000000bf9c40_0;
S_0000000000c06a70 .scope module, "se" "SExtender" 2 211, 2 1297 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000b89d10 .functor BUFZ 32, v0000000000c01080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c02160_0 .var/i "i", 31 0;
v0000000000c00c20_0 .net "in", 23 0, v0000000000b9d6e0_0;  alias, 1 drivers
v0000000000c00ea0_0 .var "in1", 31 0;
v0000000000c00f40_0 .net/s "out1", 31 0, L_0000000000b89d10;  alias, 1 drivers
v0000000000c01080_0 .var/s "result", 31 0;
v0000000000c01120_0 .var/s "shift_result", 31 0;
v0000000000c0c190_0 .var/s "temp_reg", 31 0;
v0000000000c0c230_0 .var/s "twoscomp", 31 0;
E_0000000000b6fc80/0 .event edge, v0000000000b9d6e0_0, v0000000000c00ea0_0, v0000000000c0c230_0, v0000000000c0c190_0;
E_0000000000b6fc80/1 .event edge, v0000000000c01120_0;
E_0000000000b6fc80 .event/or E_0000000000b6fc80/0, E_0000000000b6fc80/1;
S_0000000000c07ec0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 425, 5 1 0, S_0000000000a3cda0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000c0b6f0_0 .net "A", 31 0, v0000000000b9d500_0;  alias, 1 drivers
v0000000000c0b290_0 .net "B", 31 0, v0000000000b554e0_0;  alias, 1 drivers
v0000000000c0bf10_0 .var "C", 0 0;
v0000000000c0c2d0_0 .var "by_imm_shift", 1 0;
v0000000000c0ac50_0 .var/i "i", 31 0;
v0000000000c0b8d0_0 .var/i "num_of_rot", 31 0;
v0000000000c0bd30_0 .var "relleno", 0 0;
v0000000000c0b790_0 .var "rm", 31 0;
v0000000000c0acf0_0 .var "rm1", 31 0;
v0000000000c0b1f0_0 .var "shift", 1 0;
v0000000000c0bfb0_0 .var "shift_result", 31 0;
v0000000000c0b5b0_0 .var "shifter_op", 2 0;
v0000000000c0b830_0 .var "tc", 0 0;
v0000000000c0b0b0_0 .var "temp_reg", 31 0;
v0000000000c0b650_0 .var "temp_reg1", 31 0;
v0000000000c0b970_0 .var "temp_reg2", 31 0;
E_0000000000b70940/0 .event edge, v0000000000b554e0_0, v0000000000c0b5b0_0, v0000000000b9d500_0, v0000000000bf34f0_0;
E_0000000000b70940/1 .event edge, v0000000000c0c2d0_0, v0000000000c0b8d0_0, v0000000000c0b0b0_0, v0000000000c0b830_0;
E_0000000000b70940/2 .event edge, v0000000000c0bd30_0, v0000000000c0b1f0_0, v0000000000c0b650_0, v0000000000c0b790_0;
E_0000000000b70940/3 .event edge, v0000000000c0b970_0, v0000000000c0acf0_0;
E_0000000000b70940 .event/or E_0000000000b70940/0, E_0000000000b70940/1, E_0000000000b70940/2, E_0000000000b70940/3;
    .scope S_0000000000bf81e0;
T_0 ;
    %wait E_0000000000b705c0;
    %load/vec4 v0000000000bf9f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf9e20_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000bf92e0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000bf92e0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf8980, 4;
    %load/vec4 v0000000000bf92e0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf8980, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bf92e0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf8980, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bf92e0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf8980, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bf9e20_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000bf92e0_0;
    %load/vec4a v0000000000bf8980, 4;
    %pad/u 32;
    %store/vec4 v0000000000bf9e20_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000a30030;
T_1 ;
    %wait E_0000000000b70440;
    %load/vec4 v0000000000bf5460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000000000bf6360_0;
    %store/vec4 v0000000000bf58c0_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000000000bf6c20_0;
    %store/vec4 v0000000000bf58c0_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000a2fea0;
T_2 ;
    %wait E_0000000000b70780;
    %load/vec4 v0000000000bf6540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000000000bf6fe0_0;
    %store/vec4 v0000000000bf5f00_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000000000bf7260_0;
    %store/vec4 v0000000000bf5f00_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a722e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9d000_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9d0a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9cce0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9cf60_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000000000a722e0;
T_4 ;
    %wait E_0000000000b6fe00;
    %load/vec4 v0000000000b9e2c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b9cf60_0, 0, 32;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000b9cf60_0, 0, 32;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000b9cf60_0, 0, 32;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000b9df00_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000b9df00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b9cf60_0, 0, 32;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000b9df00_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000b9cf60_0, 0, 32;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.14 ;
    %load/vec4 v0000000000b9db40_0;
    %pad/u 33;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0000000000b9c6a0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000b9d140_0, 0, 33;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000b9d140_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0000000000b9d0a0_0, 0, 32;
    %load/vec4 v0000000000b9d140_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0000000000b9d000_0, 0, 32;
    %load/vec4 v0000000000b9d140_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000b9cce0_0, 0, 32;
    %load/vec4 v0000000000b9cf60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %load/vec4 v0000000000b9db40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b9c6a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0000000000b9d140_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b9c6a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
T_4.26 ;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
T_4.24 ;
T_4.21 ;
    %load/vec4 v0000000000b9cf60_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0000000000b9c6a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b9db40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.29, 4;
    %load/vec4 v0000000000b9d140_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b9db40_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
T_4.32 ;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
T_4.30 ;
T_4.27 ;
    %load/vec4 v0000000000b9cf60_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.33, 4;
    %load/vec4 v0000000000b9db40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b9c6a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.35, 4;
    %load/vec4 v0000000000b9db40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b9d140_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
T_4.38 ;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9dfa0_0, 0, 32;
T_4.36 ;
T_4.33 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a3f9b0;
T_5 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000b9d640_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b9d5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000b9ca60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b9daa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b9cd80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b9e0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b9c9c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000b9d6e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000b9e180_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000b9d280_0;
    %store/vec4 v0000000000b9d5a0_0, 0, 32;
    %load/vec4 v0000000000b9cba0_0;
    %assign/vec4 v0000000000b9ca60_0, 0;
    %load/vec4 v0000000000b9d280_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000b9daa0_0, 0;
    %load/vec4 v0000000000b9d280_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000b9cd80_0, 0;
    %load/vec4 v0000000000b9d280_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000b9e0e0_0, 0;
    %load/vec4 v0000000000b9d280_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000b9c9c0_0, 0;
    %load/vec4 v0000000000b9d280_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000b9d6e0_0, 0;
    %load/vec4 v0000000000b9d280_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000b9e180_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a37550;
T_6 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000b9c920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000b9d960_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000b9e540_0;
    %assign/vec4 v0000000000b9d960_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000c06a70;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c02160_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000c06a70;
T_8 ;
    %wait E_0000000000b6fc80;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c00c20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c00ea0_0, 0, 32;
    %load/vec4 v0000000000c00ea0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0c230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c02160_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000c02160_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000c0c230_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000c0c190_0, 0, 32;
    %load/vec4 v0000000000c02160_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c02160_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000c0c190_0;
    %store/vec4 v0000000000c01120_0, 0, 32;
    %load/vec4 v0000000000c01120_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000c01080_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a72470;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf5070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf5110_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000a72470;
T_10 ;
    %wait E_0000000000b6fb00;
    %load/vec4 v0000000000bf40d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf5110_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bf5110_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bf5110_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bf3770_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bf3770_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf5110_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bf3770_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bf5110_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000b9d3c0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000bf4cb0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bf4210_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bf4210_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000bf4d50_0, 0, 32;
    %load/vec4 v0000000000bf4210_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000bf4fd0_0, 0, 32;
    %load/vec4 v0000000000bf4210_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bf5070_0, 0, 32;
    %load/vec4 v0000000000bf5110_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000b9d3c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf4cb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000bf4210_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf4cb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000bf5110_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000bf4cb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b9d3c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000bf4210_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000b9d3c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000bf5110_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000b9d3c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf4cb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000b9d3c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf4210_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4ad0_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000bf73d0;
T_11 ;
    %wait E_0000000000b70440;
    %load/vec4 v0000000000bf9060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000bf8b60_0;
    %store/vec4 v0000000000bf9a60_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000bf99c0_0;
    %store/vec4 v0000000000bf9a60_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000bfc1a0;
T_12 ;
    %wait E_0000000000b70700;
    %load/vec4 v0000000000c00180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000bfcd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bff000_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000bfbb60;
T_13 ;
    %wait E_0000000000b70600;
    %load/vec4 v0000000000bffb40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000c004a0_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000bff640_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000bff5a0_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000bff960_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000bff1e0_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000bff280_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000c002c0_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000bff0a0_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000bffa00_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000c007c0_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000c00220_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000bff8c0_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000bff780_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000bfe740_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000bfea60_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000bff140_0;
    %assign/vec4 v0000000000bfeec0_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000bfa3f0;
T_14 ;
    %wait E_0000000000b70880;
    %load/vec4 v0000000000bffd20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000bff320_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000bff6e0_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000bff500_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000bff820_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000bfe600_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c00900_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000bffaa0_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000bfe880_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bffbe0_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000bffc80_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000bfef60_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000bfe9c0_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000bff3c0_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c00360_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000bff460_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c00040_0;
    %assign/vec4 v0000000000c00540_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000bfa580;
T_15 ;
    %wait E_0000000000b706c0;
    %load/vec4 v0000000000c00b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000bfeba0_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000bfec40_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000bfe7e0_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000bfe920_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c000e0_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c00400_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000bfece0_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c00720_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c00860_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c009a0_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c00680_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000bfe6a0_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000bffdc0_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c005e0_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000bffe60_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000bfff00_0;
    %assign/vec4 v0000000000c00a40_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bfb840;
T_16 ;
    %wait E_0000000000b70900;
    %load/vec4 v0000000000bfeb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000bfed80_0;
    %assign/vec4 v0000000000bfe4c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000bfe560_0;
    %assign/vec4 v0000000000bfe4c0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000bf8050;
T_17 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bf83e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000bfa000_0;
    %assign/vec4 v0000000000bf87a0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000bfad50;
T_18 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bf8a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000bf8660_0;
    %assign/vec4 v0000000000bf88e0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000bfb070;
T_19 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfd760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000bfd9e0_0;
    %assign/vec4 v0000000000bfda80_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000bfa8a0;
T_20 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfde40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000bfd800_0;
    %assign/vec4 v0000000000bfdb20_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000bfbe80;
T_21 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfdc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000bfc4a0_0;
    %assign/vec4 v0000000000bfdbc0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000bfb390;
T_22 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfe020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000bfd1c0_0;
    %assign/vec4 v0000000000bfd300_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000bfb200;
T_23 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfdda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000bfdd00_0;
    %assign/vec4 v0000000000bfe0c0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000bfaa30;
T_24 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfc540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000bfe2a0_0;
    %assign/vec4 v0000000000bfcf40_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bfc010;
T_25 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfc900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000bfc680_0;
    %assign/vec4 v0000000000bfc860_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bfb520;
T_26 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfcc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000bfc9a0_0;
    %assign/vec4 v0000000000bfcae0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000bfb6b0;
T_27 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bf8c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000bf8f20_0;
    %assign/vec4 v0000000000bf9420_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000bfabc0;
T_28 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bf8d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000bf94c0_0;
    %assign/vec4 v0000000000bf9560_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bfaee0;
T_29 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfc400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000bfd620_0;
    %assign/vec4 v0000000000bfcfe0_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bfb9d0;
T_30 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfd260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000bfdee0_0;
    %assign/vec4 v0000000000bfce00_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bfbcf0;
T_31 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bfd080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000bfd6c0_0;
    %assign/vec4 v0000000000bfd940_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000bfa710;
T_32 ;
    %wait E_0000000000b6fac0;
    %load/vec4 v0000000000bfdf80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bfcea0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000bfd440_0;
    %assign/vec4 v0000000000bfcea0_0, 0;
T_32.1 ;
    %load/vec4 v0000000000bfcb80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.2, 4;
    %load/vec4 v0000000000bfc7c0_0;
    %assign/vec4 v0000000000bfcea0_0, 0;
T_32.2 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000bf7560;
T_33 ;
    %wait E_0000000000b6fe40;
    %load/vec4 v0000000000bf9880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000bf8520_0;
    %store/vec4 v0000000000bfa0a0_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000bf9ce0_0;
    %store/vec4 v0000000000bfa0a0_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000bf91a0_0;
    %store/vec4 v0000000000bfa0a0_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000bf8700_0;
    %store/vec4 v0000000000bfa0a0_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000bf7ec0;
T_34 ;
    %wait E_0000000000b6fd80;
    %load/vec4 v0000000000bfa1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000bf9b00_0;
    %store/vec4 v0000000000bf9920_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000bf8840_0;
    %store/vec4 v0000000000bf9920_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000bf9740_0;
    %store/vec4 v0000000000bf9920_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000bf9240_0;
    %store/vec4 v0000000000bf9920_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000bf7a10;
T_35 ;
    %wait E_0000000000b70400;
    %load/vec4 v0000000000bf9d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000bfa280_0;
    %store/vec4 v0000000000bf96a0_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bf9ba0_0;
    %store/vec4 v0000000000bf96a0_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000bf8e80_0;
    %store/vec4 v0000000000bf96a0_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000bfa140_0;
    %store/vec4 v0000000000bf96a0_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000a91510;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3e50_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000000000a91510;
T_37 ;
    %wait E_0000000000b701c0;
    %load/vec4 v0000000000bf4850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3e50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bf33b0_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000bf3810_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bf36d0_0, 0, 3;
    %load/vec4 v0000000000bf36d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4490_0, 0, 1;
    %load/vec4 v0000000000bf3810_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bf33b0_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf4030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4490_0, 0, 1;
    %load/vec4 v0000000000bf3810_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bf33b0_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000bf3810_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bf5e60_0, 0, 1;
    %load/vec4 v0000000000bf3810_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bf3950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4030_0, 0, 1;
    %load/vec4 v0000000000bf3950_0;
    %store/vec4 v0000000000bf3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4490_0, 0, 1;
    %load/vec4 v0000000000bf3950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000bf5e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bf33b0_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bf33b0_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000bf3810_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bf5e60_0, 0, 1;
    %load/vec4 v0000000000bf3810_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bf3950_0, 0, 1;
    %load/vec4 v0000000000bf5e60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bf33b0_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bf33b0_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000bf3950_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf3e50_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf3e50_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000bf3810_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3ef0_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf3ef0_0, 0, 1;
T_37.17 ;
    %load/vec4 v0000000000bf3ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4030_0, 0, 1;
    %load/vec4 v0000000000bf3950_0;
    %store/vec4 v0000000000bf3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4490_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4030_0, 0, 1;
    %load/vec4 v0000000000bf3950_0;
    %store/vec4 v0000000000bf3d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4490_0, 0, 1;
T_37.19 ;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0000000000bf3810_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000bf3630_0, 0, 1;
    %load/vec4 v0000000000bf3630_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3d10_0, 0, 1;
    %jmp T_37.21;
T_37.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf4030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf3f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf3d10_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bf33b0_0, 0, 4;
T_37.21 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a2fd10;
T_38 ;
    %wait E_0000000000b70800;
    %load/vec4 v0000000000bf6f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000bf7120_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000bf6ae0_0;
    %store/vec4 v0000000000bf7120_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000a3f820;
T_39 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000b54360_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b55800_0, 0;
    %load/vec4 v0000000000b54360_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b5b660_0, 0;
    %load/vec4 v0000000000b54360_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b53a00_0, 0;
    %load/vec4 v0000000000b54360_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b54180_0, 0;
    %load/vec4 v0000000000b54720_0;
    %assign/vec4 v0000000000b53aa0_0, 0;
    %load/vec4 v0000000000b54680_0;
    %assign/vec4 v0000000000b54a40_0, 0;
    %load/vec4 v0000000000a941c0_0;
    %assign/vec4 v0000000000a93d60_0, 0;
    %load/vec4 v0000000000b3cc40_0;
    %assign/vec4 v0000000000b9d500_0, 0;
    %load/vec4 v0000000000b9e040_0;
    %assign/vec4 v0000000000b9d8c0_0, 0;
    %load/vec4 v0000000000b53d20_0;
    %assign/vec4 v0000000000b54900_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b542c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000b554e0_0, 0;
    %load/vec4 v0000000000b54400_0;
    %assign/vec4 v0000000000b544a0_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000a72600;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf45d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf4b70_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000a72600;
T_41 ;
    %wait E_0000000000b6fa80;
    %load/vec4 v0000000000bf4a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf4b70_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bf4b70_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bf4b70_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bf34f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bf34f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf4b70_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bf34f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bf4b70_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000bf3450_0;
    %pad/u 33;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000bf3db0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bf3b30_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bf3b30_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000bf4990_0, 0, 32;
    %load/vec4 v0000000000bf3b30_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000bf4df0_0, 0, 32;
    %load/vec4 v0000000000bf3b30_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bf45d0_0, 0, 32;
    %load/vec4 v0000000000bf4b70_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000bf3450_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf3db0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000bf3b30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf3db0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000bf4b70_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000bf3db0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf3450_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000bf3b30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf3450_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000bf4b70_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000bf3450_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf3db0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000bf3450_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bf3b30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bf3bd0_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000c07ec0;
T_42 ;
    %wait E_0000000000b70940;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c0b5b0_0, 0, 3;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c0c2d0_0, 0, 2;
    %load/vec4 v0000000000c0b5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000c0b6f0_0;
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c0b8d0_0, 0, 32;
    %load/vec4 v0000000000c0bf10_0;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %load/vec4 v0000000000c0c2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000c0ac50_0;
    %load/vec4 v0000000000c0b8d0_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000c0b830_0;
    %store/vec4 v0000000000c0bf10_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000c0ac50_0;
    %load/vec4 v0000000000c0b8d0_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000c0b830_0;
    %store/vec4 v0000000000c0bf10_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000c0b6f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c0bd30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000c0ac50_0;
    %load/vec4 v0000000000c0b8d0_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %load/vec4 v0000000000c0bd30_0;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000c0b830_0;
    %store/vec4 v0000000000c0bf10_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000c0ac50_0;
    %load/vec4 v0000000000c0b8d0_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000c0b830_0;
    %store/vec4 v0000000000c0bf10_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c0b8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000c0ac50_0;
    %load/vec4 v0000000000c0b8d0_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000c0b0b0_0;
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c0b1f0_0, 0, 2;
    %load/vec4 v0000000000c0b1f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000c0ac50_0;
    %load/vec4 v0000000000c0b8d0_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000c0b830_0;
    %store/vec4 v0000000000c0bf10_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000c0b8d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000c0ac50_0;
    %load/vec4 v0000000000c0b8d0_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000c0b830_0;
    %store/vec4 v0000000000c0bf10_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000c0b8d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000c0b6f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c0bd30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000c0ac50_0;
    %load/vec4 v0000000000c0b8d0_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %load/vec4 v0000000000c0bd30_0;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000c0b830_0;
    %store/vec4 v0000000000c0bf10_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000c0b8d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000c0ac50_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c0b650_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000c0b650_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c0b290_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000c0ac50_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c0b790_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b970_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000c0b970_0;
    %store/vec4 v0000000000c0acf0_0, 0, 32;
    %load/vec4 v0000000000c0b830_0;
    %load/vec4 v0000000000c0acf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000c0ac50_0;
    %load/vec4 v0000000000c0b8d0_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c0b830_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c0b0b0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c0b0b0_0, 0, 32;
    %load/vec4 v0000000000c0ac50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ac50_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000c0b830_0;
    %store/vec4 v0000000000c0bf10_0, 0, 1;
    %load/vec4 v0000000000c0b0b0_0;
    %store/vec4 v0000000000c0bfb0_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000bf7ba0;
T_43 ;
    %wait E_0000000000b70500;
    %load/vec4 v0000000000bf5640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000bf6400_0;
    %store/vec4 v0000000000bf5500_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000bf6cc0_0;
    %store/vec4 v0000000000bf5500_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000a3cf30;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b5a9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b5b160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b5a260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b5a620_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0000000000a3cf30;
T_45 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000b5bde0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000b5a9e0_0, 0, 32;
    %load/vec4 v0000000000b5bde0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000b5b160_0, 0, 32;
    %load/vec4 v0000000000b5bde0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000b5a260_0, 0, 32;
    %load/vec4 v0000000000b5bde0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000b5a620_0, 0, 32;
    %load/vec4 v0000000000b5a940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000b5b160_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000b5b160_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000b5a260_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000b5a260_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000b5a9e0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000b5a9e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000b5a620_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000b5a620_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000b5a260_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b5b160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000b5a260_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b5b160_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000b5a620_0;
    %load/vec4 v0000000000b5a9e0_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000b5a620_0;
    %load/vec4 v0000000000b5a9e0_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000b5b160_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b5a9e0_0;
    %load/vec4 v0000000000b5a620_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000b5b160_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b5a9e0_0;
    %load/vec4 v0000000000b5a620_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5a580_0, 0, 1;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000a3d0c0;
T_46 ;
    %wait E_0000000000b708c0;
    %load/vec4 v0000000000b5a3a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b5a800_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000b5b8e0_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b5b8e0_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000a3f690;
T_47 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000b5ab20_0;
    %assign/vec4 v0000000000b5ada0_0, 0;
    %load/vec4 v0000000000b5b5c0_0;
    %assign/vec4 v0000000000b5aee0_0, 0;
    %load/vec4 v0000000000b5abc0_0;
    %assign/vec4 v0000000000b5ae40_0, 0;
    %load/vec4 v0000000000b5b520_0;
    %assign/vec4 v0000000000b5ba20_0, 0;
    %load/vec4 v0000000000b5b200_0;
    %assign/vec4 v0000000000b5af80_0, 0;
    %load/vec4 v0000000000b5ac60_0;
    %assign/vec4 v0000000000b5b0c0_0, 0;
    %load/vec4 v0000000000b5ad00_0;
    %assign/vec4 v0000000000b5b700_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000000a916a0;
T_48 ;
    %wait E_0000000000b70980;
    %load/vec4 v0000000000bf6720_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000bf71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000bf6680_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bf64a0_0;
    %store/vec4a v0000000000bf69a0, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000bf64a0_0;
    %load/vec4a v0000000000bf69a0, 4;
    %pad/u 32;
    %store/vec4 v0000000000bf6040_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000bf71c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000bf6680_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000bf64a0_0;
    %store/vec4a v0000000000bf69a0, 4, 0;
    %load/vec4 v0000000000bf6680_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000bf64a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bf69a0, 4, 0;
    %load/vec4 v0000000000bf6680_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000bf64a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bf69a0, 4, 0;
    %load/vec4 v0000000000bf6680_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000bf64a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bf69a0, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000bf64a0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf69a0, 4;
    %load/vec4 v0000000000bf64a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf69a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bf64a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf69a0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bf64a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bf69a0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bf6040_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000bf76f0;
T_49 ;
    %wait E_0000000000b70380;
    %load/vec4 v0000000000bf5aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000bf56e0_0;
    %store/vec4 v0000000000bf5b40_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000bf5780_0;
    %store/vec4 v0000000000bf5b40_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a373c0;
T_50 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000b9d820_0;
    %assign/vec4 v0000000000b9dd20_0, 0;
    %load/vec4 v0000000000b9d1e0_0;
    %assign/vec4 v0000000000b9da00_0, 0;
    %load/vec4 v0000000000b9cec0_0;
    %assign/vec4 v0000000000b9ce20_0, 0;
    %load/vec4 v0000000000b9d780_0;
    %assign/vec4 v0000000000b9c7e0_0, 0;
    %load/vec4 v0000000000b9e4a0_0;
    %assign/vec4 v0000000000b9c740_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000000bf7880;
T_51 ;
    %wait E_0000000000b6fc00;
    %load/vec4 v0000000000bf9100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000bf5be0_0;
    %store/vec4 v0000000000bf8480_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000bf5c80_0;
    %store/vec4 v0000000000bf8480_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000a91830;
T_52 ;
    %wait E_0000000000b6ee00;
    %load/vec4 v0000000000bf6220_0;
    %load/vec4 v0000000000bf6d60_0;
    %load/vec4 v0000000000bf6e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bf65e0_0;
    %load/vec4 v0000000000bf6e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf6ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf5d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf5dc0_0, 0, 1;
T_52.0 ;
    %load/vec4 v0000000000bf6220_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf5dc0_0, 0, 1;
    %jmp T_52.3;
T_52.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bf5dc0_0, 0, 1;
T_52.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf6ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf5d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bf5dc0_0, 0, 1;
    %load/vec4 v0000000000bf6860_0;
    %load/vec4 v0000000000bf6d60_0;
    %load/vec4 v0000000000bf6e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bf65e0_0;
    %load/vec4 v0000000000bf6e00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bf67c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bf6a40_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bf6180_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000bf7080_0;
    %load/vec4 v0000000000bf6d60_0;
    %load/vec4 v0000000000bf60e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bf65e0_0;
    %load/vec4 v0000000000bf60e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bf67c0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bf6a40_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bf6180_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %load/vec4 v0000000000bf5fa0_0;
    %load/vec4 v0000000000bf6d60_0;
    %load/vec4 v0000000000bf6900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bf65e0_0;
    %load/vec4 v0000000000bf6900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bf67c0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bf6a40_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bf6180_0, 0, 2;
    %jmp T_52.9;
T_52.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bf67c0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bf6a40_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bf6180_0, 0, 2;
T_52.9 ;
T_52.7 ;
T_52.5 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000000a3cda0;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c0aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c09cb0_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0000000000a3cda0;
T_54 ;
    %vpi_func 2 86 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c09670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0ba10_0, 0, 32;
T_54.0 ;
    %vpi_func 2 88 "$feof" 32, v0000000000c09670_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_54.1, 8;
    %vpi_func 2 89 "$fscanf" 32, v0000000000c09670_0, "%b", v0000000000c09490_0 {0 0 0};
    %store/vec4 v0000000000c090d0_0, 0, 32;
    %load/vec4 v0000000000c09490_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c0ba10_0;
    %store/vec4a v0000000000bf8980, 4, 0;
    %load/vec4 v0000000000c0ba10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c0ba10_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %vpi_call 2 94 "$fclose", v0000000000c09670_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c0a250_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c0a250_0;
    %store/vec4 v0000000000c0ba10_0, 0, 32;
    %end;
    .thread T_54;
    .scope S_0000000000a3cda0;
T_55 ;
    %vpi_call 2 100 "$display", "\012\012                    ------------------ID State-------------------            ------------------EX State------------------           --------MEM State------          -------WB State-------       -------Instruction-------" {0 0 0};
    %vpi_call 2 101 "$display", "         PC      B_instr | shift_imm |   alu  | load | R F | mem_r_w           shift_imm | alu  | load | R F | mem_r_w                load | R F | mem_r_w                load | R F              " {0 0 0};
    %end;
    .thread T_55;
    .scope S_0000000000a3cda0;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c0aa70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c09cb0_0, 0, 1;
    %delay 30, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_56;
    .scope S_0000000000a3cda0;
T_57 ;
    %vpi_call 2 115 "$display", v0000000000c09cb0_0 {0 0 0};
    %load/vec4 v0000000000c0aa70_0;
    %inv;
    %store/vec4 v0000000000c0aa70_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c09cb0_0, 0, 1;
    %vpi_call 2 120 "$display", "%d           %b   |     %b     |  %b  |  %b   |  %b  |  %b                      %b  | %b |   %b  |  %b  | %b                         %b |  %b  | %b                         %b |  %b             %b", v0000000000c09c10_0, v0000000000c0b3d0_0, &PV<v0000000000c0b510_0, 6, 1>, &PV<v0000000000c0b510_0, 2, 4>, &PV<v0000000000c0b510_0, 1, 1>, &PV<v0000000000c0b510_0, 0, 1>, v0000000000c08810_0, v0000000000c0bbf0_0, v0000000000c0ae30_0, v0000000000c0be70_0, v0000000000c0bb50_0, v0000000000c0b010_0, v0000000000c0a610_0, v0000000000c0a2f0_0, v0000000000c0a1b0_0, v0000000000c08b30_0, v0000000000c0a9d0_0, v0000000000c0c0f0_0 {0 0 0};
    %jmp T_57;
    .thread T_57;
    .scope S_0000000000a3cda0;
T_58 ;
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
