module MuxHIControl(A, B, out, HIControl);

	input logic [31:0] A, B;
	input logic HIControl;
	output logic [31:0] out;
  
    always @(SrcA)begin
      case(SrcA)
            0: out = A;
            1: out = B;
            2: out = C;
            3: out = D;
        endcase
    end
endmodule