
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.56 (git sha1 9c447ad9d4b1ea589369364eea38b4d70da2c599, clang++ 17.0.0 -fPIC -O3)

-- Running command `verilog_defaults -push; verilog_defaults -add -defer; read_verilog -formal count.v  ctrl_lp4k.v led_panel_4k.v memory.v comp.v lsr_led.v mux_led.v SPI_flash_diag.v uart_tx.v; verilog_defaults -pop; attrmap -tocase keep -imap keep="true" keep=1 -imap keep="false" keep=0 -remove keep=0; synth_ecp5 -top led_panel_4k; write_json build/led_panel_4k_i9.json' --

1. Executing Verilog-2005 frontend: count.v
Parsing formal Verilog input from `count.v' to AST representation.
Storing AST representation for module `$abstract\count'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ctrl_lp4k.v
Parsing formal Verilog input from `ctrl_lp4k.v' to AST representation.
Storing AST representation for module `$abstract\ctrl_lp4k'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: led_panel_4k.v
Parsing formal Verilog input from `led_panel_4k.v' to AST representation.
Storing AST representation for module `$abstract\led_panel_4k'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: memory.v
Parsing formal Verilog input from `memory.v' to AST representation.
Storing AST representation for module `$abstract\memory'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: comp.v
Parsing formal Verilog input from `comp.v' to AST representation.
Storing AST representation for module `$abstract\comp_4k'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: lsr_led.v
Parsing formal Verilog input from `lsr_led.v' to AST representation.
Storing AST representation for module `$abstract\lsr_led'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: mux_led.v
Parsing formal Verilog input from `mux_led.v' to AST representation.
Storing AST representation for module `$abstract\mux_led'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: SPI_flash_diag.v
Parsing formal Verilog input from `SPI_flash_diag.v' to AST representation.
Storing AST representation for module `$abstract\spi_flash_diag'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: uart_tx.v
Parsing formal Verilog input from `uart_tx.v' to AST representation.
Storing AST representation for module `$abstract\uart_tx'.
Successfully finished Verilog frontend.

10. Executing ATTRMAP pass (move or copy attributes).

11. Executing SYNTH_ECP5 pass.

11.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

11.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

11.3. Executing HIERARCHY pass (managing design hierarchy).

11.4. Executing AST frontend in derive mode using pre-parsed AST for module `\led_panel_4k'.
Generating RTLIL representation for module `\led_panel_4k'.

11.4.1. Analyzing design hierarchy..
Top module:  \led_panel_4k

11.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_flash_diag'.
Generating RTLIL representation for module `\spi_flash_diag'.

11.4.3. Analyzing design hierarchy..
Top module:  \led_panel_4k
Used module:     \spi_flash_diag

11.4.4. Analyzing design hierarchy..
Top module:  \led_panel_4k
Used module:     \spi_flash_diag
Removing unused module `$abstract\uart_tx'.
Removing unused module `$abstract\spi_flash_diag'.
Removing unused module `$abstract\mux_led'.
Removing unused module `$abstract\lsr_led'.
Removing unused module `$abstract\comp_4k'.
Removing unused module `$abstract\memory'.
Removing unused module `$abstract\led_panel_4k'.
Removing unused module `$abstract\ctrl_lp4k'.
Removing unused module `$abstract\count'.
Removed 9 unused modules.

11.5. Executing PROC pass (convert processes to netlists).

11.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$SPI_flash_diag.v:103$244 in module spi_flash_diag.
Marked 5 switch rules as full_case in process $proc$SPI_flash_diag.v:17$234 in module spi_flash_diag.
Marked 1 switch rules as full_case in process $proc$led_panel_4k.v:30$226 in module led_panel_4k.
Removed a total of 0 dead cases.

11.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 6 assignments to connections.

11.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\led_panel_4k.$proc$led_panel_4k.v:28$231'.
  Set init value: \sys_rst_n = 1'0
Found init rule in `\led_panel_4k.$proc$led_panel_4k.v:27$230'.
  Set init value: \startup_cnt = 4'0000

11.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
Found async reset \rst_n in `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.

11.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~20 debug messages>

11.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
     1/23: $3\to_ascii$func$SPI_flash_diag.v:212$233.$result[7:0]$279
     2/23: $3\to_ascii$func$SPI_flash_diag.v:205$232.$result[7:0]$272
     3/23: $2\to_ascii$func$SPI_flash_diag.v:212$233.val[3:0]$257
     4/23: $2\to_ascii$func$SPI_flash_diag.v:212$233.$result[7:0]$256
     5/23: $2\to_ascii$func$SPI_flash_diag.v:205$232.val[3:0]$255
     6/23: $2\to_ascii$func$SPI_flash_diag.v:205$232.$result[7:0]$254
     7/23: $1\to_ascii$func$SPI_flash_diag.v:212$233.val[3:0]$253
     8/23: $1\to_ascii$func$SPI_flash_diag.v:212$233.$result[7:0]$252
     9/23: $1\to_ascii$func$SPI_flash_diag.v:205$232.val[3:0]$251
    10/23: $1\to_ascii$func$SPI_flash_diag.v:205$232.$result[7:0]$250
    11/23: $0\uart_trigger[0:0]
    12/23: $0\byte_counter[2:0]
    13/23: $0\data_read[7:0]
    14/23: $0\bit_cnt[5:0]
    15/23: $0\addr_seq[31:0]
    16/23: $0\spi_cmd[7:0]
    17/23: $0\timer[23:0]
    18/23: $0\state[5:0]
    19/23: $0\uart_byte_to_send[7:0]
    20/23: $0\diag_active[0:0]
    21/23: $0\spi_mosi[0:0]
    22/23: $0\spi_clk[0:0]
    23/23: $0\spi_cs[0:0]
Creating decoders for process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
     1/5: $0\uart_shift_reg[7:0]
     2/5: $0\uart_bit_index[3:0]
     3/5: $0\uart_clk_count[12:0]
     4/5: $0\uart_busy[0:0]
     5/5: $0\uart_tx_line[0:0]
Creating decoders for process `\led_panel_4k.$proc$led_panel_4k.v:28$231'.
Creating decoders for process `\led_panel_4k.$proc$led_panel_4k.v:27$230'.
Creating decoders for process `\led_panel_4k.$proc$led_panel_4k.v:30$226'.
     1/2: $0\sys_rst_n[0:0]
     2/2: $0\startup_cnt[3:0]

11.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\spi_flash_diag.\spi_cs' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$724' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\spi_clk' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$729' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\spi_mosi' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$734' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\diag_active' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$739' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_byte_to_send' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\spi_flash_diag.\uart_trigger' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$751' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\state' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$756' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\timer' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$761' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\spi_cmd' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $dff cell `$procdff$768' with positive edge clock.
Creating register for signal `\spi_flash_diag.\addr_seq' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $dff cell `$procdff$775' with positive edge clock.
Creating register for signal `\spi_flash_diag.\bit_cnt' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $dff cell `$procdff$782' with positive edge clock.
Creating register for signal `\spi_flash_diag.\data_read' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\spi_flash_diag.\byte_counter' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `\spi_flash_diag.\to_ascii$func$SPI_flash_diag.v:205$232.$result' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$801' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\to_ascii$func$SPI_flash_diag.v:205$232.val' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$806' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\to_ascii$func$SPI_flash_diag.v:212$233.$result' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$811' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\to_ascii$func$SPI_flash_diag.v:212$233.val' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
  created $adff cell `$procdff$816' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_tx_line' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$821' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_busy' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$826' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_clk_count' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$831' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_bit_index' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$836' with positive edge clock and positive level reset.
Creating register for signal `\spi_flash_diag.\uart_shift_reg' using process `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
  created $adff cell `$procdff$841' with positive edge clock and positive level reset.
Creating register for signal `\led_panel_4k.\startup_cnt' using process `\led_panel_4k.$proc$led_panel_4k.v:30$226'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\led_panel_4k.\sys_rst_n' using process `\led_panel_4k.$proc$led_panel_4k.v:30$226'.
  created $dff cell `$procdff$843' with positive edge clock.

11.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 14 empty switches in `\spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
Removing empty process `spi_flash_diag.$proc$SPI_flash_diag.v:103$244'.
Found and cleaned up 5 empty switches in `\spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
Removing empty process `spi_flash_diag.$proc$SPI_flash_diag.v:17$234'.
Removing empty process `led_panel_4k.$proc$led_panel_4k.v:28$231'.
Removing empty process `led_panel_4k.$proc$led_panel_4k.v:27$230'.
Found and cleaned up 1 empty switch in `\led_panel_4k.$proc$led_panel_4k.v:30$226'.
Removing empty process `led_panel_4k.$proc$led_panel_4k.v:30$226'.
Cleaned up 20 empty switches.

11.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module spi_flash_diag.
<suppressed ~51 debug messages>
Optimizing module led_panel_4k.

11.6. Executing FLATTEN pass (flatten design).
Deleting now unused module spi_flash_diag.
<suppressed ~1 debug messages>

11.7. Executing TRIBUF pass.

11.8. Executing DEMINOUT pass (demote inout ports to input or output).

11.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 36 unused cells and 139 unused wires.
<suppressed ~39 debug messages>

11.11. Executing CHECK pass (checking for obvious problems).
Checking module led_panel_4k...
Found and reported 0 problems.

11.12. Executing OPT pass (performing simple optimizations).

11.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~177 debug messages>
Removed a total of 59 cells.

11.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_diag.$procmux$695: \u_diag.uart_busy -> 1'0
      Replacing known input bits on port B of cell $flatten\u_diag.$procmux$693: \u_diag.uart_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\u_diag.$procmux$690: \u_diag.uart_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\u_diag.$procmux$687: \u_diag.uart_busy -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_diag.$procmux$309.
    dead port 2/2 on $mux $flatten\u_diag.$procmux$326.
Removed 2 multiplexer ports.
<suppressed ~20 debug messages>

11.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$382: $auto$opt_reduce.cc:137:opt_pmux$846
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$635: { $auto$opt_reduce.cc:137:opt_pmux$850 $auto$opt_reduce.cc:137:opt_pmux$848 }
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$647: { $auto$opt_reduce.cc:137:opt_pmux$854 $auto$opt_reduce.cc:137:opt_pmux$852 }
  Optimizing cells in module \led_panel_4k.
Performed a total of 3 changes.

11.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.12.6. Executing OPT_DFF pass (perform DFF optimizations).

11.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 62 unused wires.
<suppressed ~1 debug messages>

11.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.12.9. Rerunning OPT passes. (Maybe there is more to do..)

11.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

11.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$425: { $flatten\u_diag.$procmux$440_CMP $flatten\u_diag.$procmux$399_CMP $flatten\u_diag.$procmux$434_CMP $auto$opt_reduce.cc:137:opt_pmux$856 $flatten\u_diag.$procmux$398_CMP }
  Optimizing cells in module \led_panel_4k.
Performed a total of 1 changes.

11.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.12.13. Executing OPT_DFF pass (perform DFF optimizations).

11.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.12.16. Rerunning OPT passes. (Maybe there is more to do..)

11.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~20 debug messages>

11.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.12.20. Executing OPT_DFF pass (perform DFF optimizations).

11.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.12.23. Finished OPT passes. (There is nothing left to do.)

11.13. Executing FSM pass (extract and optimize FSM).

11.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking led_panel_4k.u_diag.addr_seq as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking led_panel_4k.u_diag.spi_cmd as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register led_panel_4k.u_diag.state.

11.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_diag.state' from module `\led_panel_4k'.
  found $adff cell for state register: $flatten\u_diag.$procdff$756
  root of input selection tree: $flatten\u_diag.$0\state[5:0]
  found reset state: 6'000000 (from async reset)
  found ctrl input: $flatten\u_diag.$procmux$516_CMP
  found ctrl input: $flatten\u_diag.$procmux$383_CMP
  found ctrl input: $flatten\u_diag.$procmux$520_CMP
  found ctrl input: $flatten\u_diag.$procmux$384_CMP
  found ctrl input: $flatten\u_diag.$procmux$522_CMP
  found ctrl input: $flatten\u_diag.$procmux$398_CMP
  found ctrl input: $flatten\u_diag.$procmux$529_CMP
  found ctrl input: $flatten\u_diag.$procmux$385_CMP
  found ctrl input: $flatten\u_diag.$procmux$533_CMP
  found ctrl input: $flatten\u_diag.$procmux$310_CMP
  found ctrl input: $flatten\u_diag.$procmux$537_CMP
  found ctrl input: $flatten\u_diag.$procmux$327_CMP
  found ctrl input: $flatten\u_diag.$procmux$430_CMP
  found ctrl input: $flatten\u_diag.$procmux$415_CMP
  found ctrl input: $flatten\u_diag.$procmux$434_CMP
  found ctrl input: $flatten\u_diag.$procmux$548_CMP
  found ctrl input: $flatten\u_diag.$procmux$549_CMP
  found ctrl input: $flatten\u_diag.$procmux$399_CMP
  found ctrl input: $flatten\u_diag.$procmux$507_CMP
  found ctrl input: $flatten\u_diag.$procmux$508_CMP
  found ctrl input: $flatten\u_diag.$procmux$439_CMP
  found ctrl input: $flatten\u_diag.$procmux$559_CMP
  found ctrl input: $flatten\u_diag.$procmux$560_CMP
  found ctrl input: $flatten\u_diag.$procmux$440_CMP
  found ctrl input: $flatten\u_diag.$procmux$511_CMP
  found ctrl input: $flatten\u_diag.$logic_and$SPI_flash_diag.v:209$277_Y
  found state code: 6'011000
  found state code: 6'010111
  found state code: 6'010110
  found state code: 6'010101
  found ctrl input: $flatten\u_diag.$lt$SPI_flash_diag.v:227$288_Y
  found state code: 6'010100
  found state code: 6'001011
  found state code: 6'010011
  found state code: 6'010010
  found state code: 6'010001
  found state code: 6'010000
  found state code: 6'001111
  found state code: 6'001110
  found ctrl input: $flatten\u_diag.$eq$SPI_flash_diag.v:144$262_Y
  found state code: 6'001101
  found state code: 6'001100
  found state code: 6'001000
  found state code: 6'001010
  found state code: 6'001001
  found ctrl input: $flatten\u_diag.$eq$SPI_flash_diag.v:157$265_Y
  found state code: 6'000111
  found state code: 6'000110
  found state code: 6'000010
  found state code: 6'000101
  found state code: 6'000100
  found state code: 6'000011
  found ctrl input: $flatten\u_diag.$eq$SPI_flash_diag.v:120$259_Y
  found state code: 6'000001
  found ctrl output: $flatten\u_diag.$procmux$560_CMP
  found ctrl output: $flatten\u_diag.$procmux$559_CMP
  found ctrl output: $flatten\u_diag.$procmux$549_CMP
  found ctrl output: $flatten\u_diag.$procmux$548_CMP
  found ctrl output: $flatten\u_diag.$procmux$537_CMP
  found ctrl output: $flatten\u_diag.$procmux$533_CMP
  found ctrl output: $flatten\u_diag.$procmux$529_CMP
  found ctrl output: $flatten\u_diag.$procmux$522_CMP
  found ctrl output: $flatten\u_diag.$procmux$520_CMP
  found ctrl output: $flatten\u_diag.$procmux$516_CMP
  found ctrl output: $flatten\u_diag.$procmux$511_CMP
  found ctrl output: $flatten\u_diag.$procmux$508_CMP
  found ctrl output: $flatten\u_diag.$procmux$507_CMP
  found ctrl output: $flatten\u_diag.$procmux$440_CMP
  found ctrl output: $flatten\u_diag.$procmux$439_CMP
  found ctrl output: $flatten\u_diag.$procmux$434_CMP
  found ctrl output: $flatten\u_diag.$procmux$430_CMP
  found ctrl output: $flatten\u_diag.$procmux$415_CMP
  found ctrl output: $flatten\u_diag.$procmux$399_CMP
  found ctrl output: $flatten\u_diag.$procmux$398_CMP
  found ctrl output: $flatten\u_diag.$procmux$385_CMP
  found ctrl output: $flatten\u_diag.$procmux$384_CMP
  found ctrl output: $flatten\u_diag.$procmux$383_CMP
  found ctrl output: $flatten\u_diag.$procmux$327_CMP
  found ctrl output: $flatten\u_diag.$procmux$310_CMP
  ctrl inputs: { $flatten\u_diag.$eq$SPI_flash_diag.v:120$259_Y $flatten\u_diag.$eq$SPI_flash_diag.v:144$262_Y $flatten\u_diag.$eq$SPI_flash_diag.v:157$265_Y $flatten\u_diag.$logic_and$SPI_flash_diag.v:209$277_Y $flatten\u_diag.$lt$SPI_flash_diag.v:227$288_Y }
  ctrl outputs: { $flatten\u_diag.$0\state[5:0] $flatten\u_diag.$procmux$310_CMP $flatten\u_diag.$procmux$327_CMP $flatten\u_diag.$procmux$383_CMP $flatten\u_diag.$procmux$384_CMP $flatten\u_diag.$procmux$385_CMP $flatten\u_diag.$procmux$398_CMP $flatten\u_diag.$procmux$399_CMP $flatten\u_diag.$procmux$415_CMP $flatten\u_diag.$procmux$430_CMP $flatten\u_diag.$procmux$434_CMP $flatten\u_diag.$procmux$439_CMP $flatten\u_diag.$procmux$440_CMP $flatten\u_diag.$procmux$507_CMP $flatten\u_diag.$procmux$508_CMP $flatten\u_diag.$procmux$511_CMP $flatten\u_diag.$procmux$516_CMP $flatten\u_diag.$procmux$520_CMP $flatten\u_diag.$procmux$522_CMP $flatten\u_diag.$procmux$529_CMP $flatten\u_diag.$procmux$533_CMP $flatten\u_diag.$procmux$537_CMP $flatten\u_diag.$procmux$548_CMP $flatten\u_diag.$procmux$549_CMP $flatten\u_diag.$procmux$559_CMP $flatten\u_diag.$procmux$560_CMP }
  transition:   6'000000 5'0---- ->   6'000000 31'0000000000000000000010000000000
  transition:   6'000000 5'1---- ->   6'000001 31'0000010000000000000010000000000
  transition:   6'010000 5'---0- ->   6'010000 31'0100000000000000000000000100000
  transition:   6'010000 5'---1- ->   6'010001 31'0100010000000000000000000100000
  transition:   6'001000 5'----- ->   6'001001 31'0010010000000000000000000000100
  transition:   6'011000 5'---0- ->   6'011000 31'0110000000000000000001000000000
  transition:   6'011000 5'---1- ->   6'000000 31'0000000000000000000001000000000
  transition:   6'000100 5'-0--- ->   6'000010 31'0000100000000000100000000000000
  transition:   6'000100 5'-1--- ->   6'000101 31'0001010000000000100000000000000
  transition:   6'010100 5'----- ->   6'010101 31'0101010000000000000000010000000
  transition:   6'001100 5'-0--- ->   6'001011 31'0010110000000010000000000000000
  transition:   6'001100 5'-1--- ->   6'001101 31'0011010000000010000000000000000
  transition:   6'000010 5'----- ->   6'000011 31'0000110000000000000000000000001
  transition:   6'010010 5'---0- ->   6'010010 31'0100100000000000000000001000000
  transition:   6'010010 5'---1- ->   6'010011 31'0100110000000000000000001000000
  transition:   6'001010 5'-0--- ->   6'001000 31'0010000000000001000000000000000
  transition:   6'001010 5'-1--- ->   6'001011 31'0010110000000001000000000000000
  transition:   6'000110 5'--0-- ->   6'000110 31'0001100000000000001000000000000
  transition:   6'000110 5'--1-- ->   6'000111 31'0001110000000000001000000000000
  transition:   6'010110 5'---0- ->   6'010110 31'0101100000000000000000100000000
  transition:   6'010110 5'---1- ->   6'010111 31'0101110000000000000000100000000
  transition:   6'001110 5'---0- ->   6'001110 31'0011100000000000000000000010000
  transition:   6'001110 5'---1- ->   6'001111 31'0011110000000000000000000010000
  transition:   6'000001 5'----- ->   6'000010 31'0000100000000000010000000000000
  transition:   6'010001 5'----- ->   6'010010 31'0100100000100000000000000000000
  transition:   6'001001 5'----- ->   6'001010 31'0010100000000000000000000001000
  transition:   6'000101 5'----- ->   6'000110 31'0001100000000000000100000000000
  transition:   6'010101 5'----- ->   6'010110 31'0101100001000000000000000000000
  transition:   6'001101 5'----- ->   6'001110 31'0011100100000000000000000000000
  transition:   6'000011 5'----- ->   6'000100 31'0001000000000000000000000000010
  transition:   6'010011 5'----0 ->   6'010100 31'0101000000010000000000000000000
  transition:   6'010011 5'----1 ->   6'001011 31'0010110000010000000000000000000
  transition:   6'001011 5'----- ->   6'001100 31'0011000000000100000000000000000
  transition:   6'000111 5'----- ->   6'001000 31'0010000000001000000000000000000
  transition:   6'010111 5'----- ->   6'011000 31'0110000010000000000000000000000
  transition:   6'001111 5'----- ->   6'010000 31'0100001000000000000000000000000

11.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_diag.state$857' from module `\led_panel_4k'.

11.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 38 unused cells and 38 unused wires.
<suppressed ~39 debug messages>

11.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_diag.state$857' from module `\led_panel_4k'.
  Removing unused output signal $flatten\u_diag.$procmux$537_CMP.
  Removing unused output signal $flatten\u_diag.$procmux$533_CMP.
  Removing unused output signal $flatten\u_diag.$procmux$529_CMP.
  Removing unused output signal $flatten\u_diag.$procmux$520_CMP.
  Removing unused output signal $flatten\u_diag.$procmux$516_CMP.
  Removing unused output signal $flatten\u_diag.$0\state[5:0] [0].
  Removing unused output signal $flatten\u_diag.$0\state[5:0] [1].
  Removing unused output signal $flatten\u_diag.$0\state[5:0] [2].
  Removing unused output signal $flatten\u_diag.$0\state[5:0] [3].
  Removing unused output signal $flatten\u_diag.$0\state[5:0] [4].
  Removing unused output signal $flatten\u_diag.$0\state[5:0] [5].

11.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_diag.state$857' from module `\led_panel_4k' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000000 -> ------------------------1
  010000 -> -----------------------1-
  001000 -> ----------------------1--
  011000 -> ---------------------1---
  000100 -> --------------------1----
  010100 -> -------------------1-----
  001100 -> ------------------1------
  000010 -> -----------------1-------
  010010 -> ----------------1--------
  001010 -> ---------------1---------
  000110 -> --------------1----------
  010110 -> -------------1-----------
  001110 -> ------------1------------
  000001 -> -----------1-------------
  010001 -> ----------1--------------
  001001 -> ---------1---------------
  000101 -> --------1----------------
  010101 -> -------1-----------------
  001101 -> ------1------------------
  000011 -> -----1-------------------
  010011 -> ----1--------------------
  001011 -> ---1---------------------
  000111 -> --1----------------------
  010111 -> -1-----------------------
  001111 -> 1------------------------

11.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_diag.state$857' from module `led_panel_4k':
-------------------------------------

  Information on FSM $fsm$\u_diag.state$857 (\u_diag.state):

  Number of input signals:    5
  Number of output signals:  20
  Number of state bits:      25

  Input signals:
    0: $flatten\u_diag.$lt$SPI_flash_diag.v:227$288_Y
    1: $flatten\u_diag.$logic_and$SPI_flash_diag.v:209$277_Y
    2: $flatten\u_diag.$eq$SPI_flash_diag.v:157$265_Y
    3: $flatten\u_diag.$eq$SPI_flash_diag.v:144$262_Y
    4: $flatten\u_diag.$eq$SPI_flash_diag.v:120$259_Y

  Output signals:
    0: $flatten\u_diag.$procmux$560_CMP
    1: $flatten\u_diag.$procmux$559_CMP
    2: $flatten\u_diag.$procmux$549_CMP
    3: $flatten\u_diag.$procmux$548_CMP
    4: $flatten\u_diag.$procmux$522_CMP
    5: $flatten\u_diag.$procmux$511_CMP
    6: $flatten\u_diag.$procmux$508_CMP
    7: $flatten\u_diag.$procmux$507_CMP
    8: $flatten\u_diag.$procmux$440_CMP
    9: $flatten\u_diag.$procmux$439_CMP
   10: $flatten\u_diag.$procmux$434_CMP
   11: $flatten\u_diag.$procmux$430_CMP
   12: $flatten\u_diag.$procmux$415_CMP
   13: $flatten\u_diag.$procmux$399_CMP
   14: $flatten\u_diag.$procmux$398_CMP
   15: $flatten\u_diag.$procmux$385_CMP
   16: $flatten\u_diag.$procmux$384_CMP
   17: $flatten\u_diag.$procmux$383_CMP
   18: $flatten\u_diag.$procmux$327_CMP
   19: $flatten\u_diag.$procmux$310_CMP

  State encoding:
    0: 25'------------------------1  <RESET STATE>
    1: 25'-----------------------1-
    2: 25'----------------------1--
    3: 25'---------------------1---
    4: 25'--------------------1----
    5: 25'-------------------1-----
    6: 25'------------------1------
    7: 25'-----------------1-------
    8: 25'----------------1--------
    9: 25'---------------1---------
   10: 25'--------------1----------
   11: 25'-------------1-----------
   12: 25'------------1------------
   13: 25'-----------1-------------
   14: 25'----------1--------------
   15: 25'---------1---------------
   16: 25'--------1----------------
   17: 25'-------1-----------------
   18: 25'------1------------------
   19: 25'-----1-------------------
   20: 25'----1--------------------
   21: 25'---1---------------------
   22: 25'--1----------------------
   23: 25'-1-----------------------
   24: 25'1------------------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'0----   ->     0 20'00000000000000100000
      1:     0 5'1----   ->    13 20'00000000000000100000
      2:     1 5'---0-   ->     1 20'00000000000000000000
      3:     1 5'---1-   ->    14 20'00000000000000000000
      4:     2 5'-----   ->    15 20'00000000000000000100
      5:     3 5'---1-   ->     0 20'00000000000000000000
      6:     3 5'---0-   ->     3 20'00000000000000000000
      7:     4 5'-0---   ->     7 20'00000000001000000000
      8:     4 5'-1---   ->    16 20'00000000001000000000
      9:     5 5'-----   ->    17 20'00000000000000010000
     10:     6 5'-1---   ->    18 20'00000000100000000000
     11:     6 5'-0---   ->    21 20'00000000100000000000
     12:     7 5'-----   ->    19 20'00000000000000000001
     13:     8 5'---0-   ->     8 20'00000000000000000000
     14:     8 5'---1-   ->    20 20'00000000000000000000
     15:     9 5'-0---   ->     2 20'00000000010000000000
     16:     9 5'-1---   ->    21 20'00000000010000000000
     17:    10 5'--0--   ->    10 20'00000000000010000000
     18:    10 5'--1--   ->    22 20'00000000000010000000
     19:    11 5'---0-   ->    11 20'00000000000000000000
     20:    11 5'---1-   ->    23 20'00000000000000000000
     21:    12 5'---0-   ->    12 20'00000000000000000000
     22:    12 5'---1-   ->    24 20'00000000000000000000
     23:    13 5'-----   ->     7 20'00000000000100000000
     24:    14 5'-----   ->     8 20'00001000000000000000
     25:    15 5'-----   ->     9 20'00000000000000001000
     26:    16 5'-----   ->    10 20'00000000000001000000
     27:    17 5'-----   ->    11 20'00010000000000000000
     28:    18 5'-----   ->    12 20'01000000000000000000
     29:    19 5'-----   ->     4 20'00000000000000000010
     30:    20 5'----0   ->     5 20'00000100000000000000
     31:    20 5'----1   ->    21 20'00000100000000000000
     32:    21 5'-----   ->     6 20'00000001000000000000
     33:    22 5'-----   ->     2 20'00000010000000000000
     34:    23 5'-----   ->     3 20'00100000000000000000
     35:    24 5'-----   ->     1 20'10000000000000000000

-------------------------------------

11.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_diag.state$857' from module `\led_panel_4k'.

11.14. Executing OPT pass (performing simple optimizations).

11.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~22 debug messages>

11.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

11.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

11.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$842 ($dff) from module led_panel_4k (D = $add$led_panel_4k.v:32$228_Y [3:0], Q = \startup_cnt).
Adding EN signal on $flatten\u_diag.$procdff$841 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_shift_reg[7:0], Q = \u_diag.uart_shift_reg).
Adding EN signal on $flatten\u_diag.$procdff$836 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_bit_index[3:0], Q = \u_diag.uart_bit_index).
Adding EN signal on $flatten\u_diag.$procdff$831 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_clk_count[12:0], Q = \u_diag.uart_clk_count).
Adding EN signal on $flatten\u_diag.$procdff$821 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_tx_line[0:0], Q = \u_diag.uart_tx_line).
Adding EN signal on $flatten\u_diag.$procdff$796 ($dff) from module led_panel_4k (D = $flatten\u_diag.$0\byte_counter[2:0], Q = \u_diag.byte_counter).
Adding EN signal on $flatten\u_diag.$procdff$789 ($dff) from module led_panel_4k (D = { \u_diag.data_read [6:0] \spi_miso }, Q = \u_diag.data_read).
Adding EN signal on $flatten\u_diag.$procdff$782 ($dff) from module led_panel_4k (D = $flatten\u_diag.$0\bit_cnt[5:0], Q = \u_diag.bit_cnt).
Adding EN signal on $flatten\u_diag.$procdff$775 ($dff) from module led_panel_4k (D = 50331648, Q = \u_diag.addr_seq).
Adding EN signal on $flatten\u_diag.$procdff$768 ($dff) from module led_panel_4k (D = 8'11111111, Q = \u_diag.spi_cmd).
Adding EN signal on $flatten\u_diag.$procdff$761 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\timer[23:0], Q = \u_diag.timer).
Adding EN signal on $flatten\u_diag.$procdff$746 ($dff) from module led_panel_4k (D = $flatten\u_diag.$0\uart_byte_to_send[7:0], Q = \u_diag.uart_byte_to_send).
Adding EN signal on $flatten\u_diag.$procdff$739 ($adff) from module led_panel_4k (D = $flatten\u_diag.$not$SPI_flash_diag.v:122$260_Y, Q = \u_diag.diag_active).
Adding EN signal on $flatten\u_diag.$procdff$734 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\spi_mosi[0:0], Q = \u_diag.spi_mosi).
Adding EN signal on $flatten\u_diag.$procdff$729 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\spi_clk[0:0], Q = \u_diag.spi_clk).
Adding EN signal on $flatten\u_diag.$procdff$724 ($adff) from module led_panel_4k (D = $flatten\u_diag.$0\spi_cs[0:0], Q = \u_diag.spi_cs).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1039 ($dffe) from module led_panel_4k.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$1039 ($dffe) from module led_panel_4k.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$1039 ($dffe) from module led_panel_4k.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$1039 ($dffe) from module led_panel_4k.
Setting constant 1-bit at position 4 on $auto$ff.cc:266:slice$1039 ($dffe) from module led_panel_4k.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$1039 ($dffe) from module led_panel_4k.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$1039 ($dffe) from module led_panel_4k.
Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$1039 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 1-bit at position 24 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 1-bit at position 25 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 26 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 27 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 28 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$1036 ($dffe) from module led_panel_4k.

11.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 14 unused cells and 59 unused wires.
<suppressed ~15 debug messages>

11.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~14 debug messages>

11.14.9. Rerunning OPT passes. (Maybe there is more to do..)

11.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

11.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

11.14.13. Executing OPT_DFF pass (perform DFF optimizations).

11.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

11.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.14.16. Rerunning OPT passes. (Maybe there is more to do..)

11.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

11.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.14.20. Executing OPT_DFF pass (perform DFF optimizations).

11.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.14.23. Finished OPT passes. (There is nothing left to do.)

11.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 bits (of 32) from port B of cell led_panel_4k.$lt$led_panel_4k.v:31$227 ($lt).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$add$led_panel_4k.v:32$228 ($add).
Removed top 28 bits (of 32) from port Y of cell led_panel_4k.$add$led_panel_4k.v:32$228 ($add).
Removed top 1 bits (of 2) from port B of cell led_panel_4k.$auto$opt_dff.cc:248:make_patterns_logic$1000 ($ne).
Removed top 1 bits (of 2) from port B of cell led_panel_4k.$auto$opt_dff.cc:248:make_patterns_logic$1021 ($ne).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:228$289 ($add).
Removed top 29 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:228$289 ($add).
Removed top 30 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:227$288 ($lt).
Removed top 2 bits (of 8) from port A of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:100$281 ($add).
Removed top 1 bits (of 8) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:100$281 ($add).
Removed top 2 bits (of 8) from port A of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:99$280 ($add).
Removed top 1 bits (of 8) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:99$280 ($add).
Removed top 28 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:99$278 ($lt).
Removed top 2 bits (of 8) from port A of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:100$274 ($add).
Removed top 1 bits (of 8) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:100$274 ($add).
Removed top 2 bits (of 8) from port A of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:99$273 ($add).
Removed top 1 bits (of 8) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:99$273 ($add).
Removed top 28 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:99$271 ($lt).
Removed top 14 bits (of 24) from port B of cell led_panel_4k.$flatten\u_diag.$eq$SPI_flash_diag.v:157$265 ($eq).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$sub$SPI_flash_diag.v:146$263 ($sub).
Removed top 26 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$sub$SPI_flash_diag.v:146$263 ($sub).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:119$258 ($add).
Removed top 8 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:119$258 ($add).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:39$241 ($add).
Removed top 28 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:39$241 ($add).
Removed top 28 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:36$240 ($lt).
Removed top 31 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:33$239 ($add).
Removed top 19 bits (of 32) from port Y of cell led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:33$239 ($add).
Removed top 20 bits (of 32) from port B of cell led_panel_4k.$flatten\u_diag.$lt$SPI_flash_diag.v:32$238 ($lt).
Removed top 28 bits (of 32) from wire led_panel_4k.$add$led_panel_4k.v:32$228_Y.
Removed top 6 bits (of 25) from wire led_panel_4k.$auto$fsm_map.cc:170:map_fsm$884.
Removed top 1 bits (of 8) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:100$274_Y.
Removed top 1 bits (of 8) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:100$281_Y.
Removed top 8 bits (of 32) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:119$258_Y.
Removed top 29 bits (of 32) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:228$289_Y.
Removed top 19 bits (of 32) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:33$239_Y.
Removed top 28 bits (of 32) from wire led_panel_4k.$flatten\u_diag.$add$SPI_flash_diag.v:39$241_Y.

11.16. Executing PEEPOPT pass (run peephole optimizers).

11.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

11.18. Executing SHARE pass (SAT-based resource sharing).

11.19. Executing TECHMAP pass (map to technology primitives).

11.19.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.19.2. Continuing TECHMAP pass.
Using template $paramod$44cd31b6e5d6416c716f7b6e38ff4c76a0f98877\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$70ab994d9d7a6411c02d086fdaeb40976ec13d82\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$fd3a338331ce77d5c60504e1108b754e9b73ee37\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$909cd69b6f23bd8cb612659b1263f26e598d4912\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.
<suppressed ~157 debug messages>

11.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 15 unused wires.
<suppressed ~1 debug messages>

11.22. Executing TECHMAP pass (map to technology primitives).

11.22.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

11.22.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

11.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module led_panel_4k:
  creating $macc model for $add$led_panel_4k.v:32$228 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:100$274 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:100$281 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:119$258 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:228$289 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:33$239 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:39$241 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:99$273 ($add).
  creating $macc model for $flatten\u_diag.$add$SPI_flash_diag.v:99$280 ($add).
  creating $macc model for $flatten\u_diag.$sub$SPI_flash_diag.v:146$263 ($sub).
  creating $alu model for $macc $flatten\u_diag.$sub$SPI_flash_diag.v:146$263.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:99$280.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:99$273.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:39$241.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:33$239.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:228$289.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:119$258.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:100$281.
  creating $alu model for $macc $flatten\u_diag.$add$SPI_flash_diag.v:100$274.
  creating $alu model for $macc $add$led_panel_4k.v:32$228.
  creating $alu model for $flatten\u_diag.$lt$SPI_flash_diag.v:32$238 ($lt): new $alu
  creating $alu cell for $flatten\u_diag.$lt$SPI_flash_diag.v:32$238: $auto$alumacc.cc:495:replace_alu$1081
  creating $alu cell for $add$led_panel_4k.v:32$228: $auto$alumacc.cc:495:replace_alu$1086
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:100$274: $auto$alumacc.cc:495:replace_alu$1089
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:100$281: $auto$alumacc.cc:495:replace_alu$1092
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:119$258: $auto$alumacc.cc:495:replace_alu$1095
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:228$289: $auto$alumacc.cc:495:replace_alu$1098
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:33$239: $auto$alumacc.cc:495:replace_alu$1101
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:39$241: $auto$alumacc.cc:495:replace_alu$1104
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:99$273: $auto$alumacc.cc:495:replace_alu$1107
  creating $alu cell for $flatten\u_diag.$add$SPI_flash_diag.v:99$280: $auto$alumacc.cc:495:replace_alu$1110
  creating $alu cell for $flatten\u_diag.$sub$SPI_flash_diag.v:146$263: $auto$alumacc.cc:495:replace_alu$1113
  created 11 $alu and 0 $macc cells.

11.24. Executing OPT pass (performing simple optimizations).

11.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~5 debug messages>

11.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

11.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.24.6. Executing OPT_DFF pass (perform DFF optimizations).

11.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.24.9. Rerunning OPT passes. (Maybe there is more to do..)

11.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

11.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.24.13. Executing OPT_DFF pass (perform DFF optimizations).

11.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.24.16. Finished OPT passes. (There is nothing left to do.)

11.25. Executing MEMORY pass.

11.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

11.28. Executing TECHMAP pass (map to technology primitives).

11.28.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

11.28.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

11.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~36 debug messages>

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1017 ($dffe) from module led_panel_4k (D = $flatten\u_diag.$procmux$395_Y, Q = \u_diag.byte_counter, rval = 3'000).

11.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 3 unused cells and 28 unused wires.
<suppressed ~4 debug messages>

11.29.5. Rerunning OPT passes. (Removed registers in this run.)

11.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.29.8. Executing OPT_DFF pass (perform DFF optimizations).

11.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.29.10. Finished fast OPT passes.

11.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.31. Executing OPT pass (performing simple optimizations).

11.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

11.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $flatten\u_diag.$procmux$307:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$1065 [6:0] }, B={ 4'0011 \u_diag.data_read [3:0] }, Y=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:212$233.$result[7:0]$279
      New ports: A=$auto$wreduce.cc:514:run$1065 [6:0], B={ 3'011 \u_diag.data_read [3:0] }, Y=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:212$233.$result[7:0]$279 [6:0]
      New connections: $flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:212$233.$result[7:0]$279 [7] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_diag.$procmux$324:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$1064 [6:0] }, B={ 4'0011 \u_diag.data_read [7:4] }, Y=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:205$232.$result[7:0]$272
      New ports: A=$auto$wreduce.cc:514:run$1064 [6:0], B={ 3'011 \u_diag.data_read [7:4] }, Y=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:205$232.$result[7:0]$272 [6:0]
      New connections: $flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:205$232.$result[7:0]$272 [7] = 1'0
    New ctrl vector for $pmux cell $flatten\u_diag.$procmux$425: { \u_diag.state [22] \u_diag.state [9] $auto$opt_reduce.cc:137:opt_pmux$856 }
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $pmux cell $flatten\u_diag.$procmux$567:
      Old ports: A=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:205$232.$result[7:0]$272, B={ $flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:212$233.$result[7:0]$279 24'001000000000110100001010 }, Y=$flatten\u_diag.$0\uart_byte_to_send[7:0]
      New ports: A=$flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:205$232.$result[7:0]$272 [6:0], B={ $flatten\u_diag.$3\to_ascii$func$SPI_flash_diag.v:212$233.$result[7:0]$279 [6:0] 21'010000000011010001010 }, Y=$flatten\u_diag.$0\uart_byte_to_send[7:0] [6:0]
      New connections: $flatten\u_diag.$0\uart_byte_to_send[7:0] [7] = 1'0
  Optimizing cells in module \led_panel_4k.
Performed a total of 4 changes.

11.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.6. Executing OPT_DFF pass (perform DFF optimizations).

11.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.9. Rerunning OPT passes. (Maybe there is more to do..)

11.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

11.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1045 ($dffe) from module led_panel_4k.

11.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.16. Rerunning OPT passes. (Maybe there is more to do..)

11.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

11.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
    Consolidated identical input bits for $mux cell $flatten\u_diag.$procmux$662:
      Old ports: A={ 1'0 \u_diag.uart_shift_reg [7:1] }, B={ 1'0 \u_diag.uart_byte_to_send [6:0] }, Y=$flatten\u_diag.$0\uart_shift_reg[7:0]
      New ports: A=\u_diag.uart_shift_reg [7:1], B=\u_diag.uart_byte_to_send [6:0], Y=$flatten\u_diag.$0\uart_shift_reg[7:0] [6:0]
      New connections: $flatten\u_diag.$0\uart_shift_reg[7:0] [7] = 1'0
  Optimizing cells in module \led_panel_4k.
Performed a total of 1 changes.

11.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.20. Executing OPT_DFF pass (perform DFF optimizations).

11.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.23. Rerunning OPT passes. (Maybe there is more to do..)

11.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

11.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$987 ($adffe) from module led_panel_4k.

11.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.30. Rerunning OPT passes. (Maybe there is more to do..)

11.31.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

11.31.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.31.34. Executing OPT_DFF pass (perform DFF optimizations).

11.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.31.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.31.37. Finished OPT passes. (There is nothing left to do.)

11.32. Executing TECHMAP pass (map to technology primitives).

11.32.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.32.2. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

11.32.3. Continuing TECHMAP pass.
Using template $paramod$8749c0efa219d6160b77c501d93e918c0ebd8355\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$595445fe3ac6aa2edee2c508c1e1e5c86aae1b4f\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$1aae2e481057835cbb335f7135d1019c7cf8d22d\_90_pmux for cells of type $pmux.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c15e84c77f007506123baf6c4be45847f0e33a3b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$215440792383f7884e57d9c95f84e9552d0bf4ac\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$constmap:1e3858d85fb8179e66b5a240e7f3083f84ed31f6$paramod$35a84c2bcaee82e2fc70141fee55c05d87ec60ff\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$constmap:f887d146485091376dc224d2622f0240ae9d020e$paramod$5580ab8b532d7799cfce101b4563e4cf308562d2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~1245 debug messages>

11.33. Executing OPT pass (performing simple optimizations).

11.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~687 debug messages>

11.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

11.33.3. Executing OPT_DFF pass (perform DFF optimizations).

11.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 153 unused cells and 612 unused wires.
<suppressed ~154 debug messages>

11.33.5. Finished fast OPT passes.

11.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

11.36. Executing TECHMAP pass (map to technology primitives).

11.36.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

11.36.2. Continuing TECHMAP pass.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template \$_DFFE_PP1P_ for cells of type $_DFFE_PP1P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
No more expansions possible.
<suppressed ~213 debug messages>

11.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in led_panel_4k.

11.40. Executing ATTRMVCP pass (move or copy attributes).

11.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 600 unused wires.
<suppressed ~1 debug messages>

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

11.43. Executing ABC9 pass.

11.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.3. Executing PROC pass (convert processes to netlists).

11.43.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.43.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3547 in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Removed a total of 0 dead cases.

11.43.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

11.43.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3548'.
  Set init value: \Q = 1'1

11.43.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3547'.

11.43.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

11.43.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3548'.
Creating decoders for process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3547'.
     1/1: $0\Q[0:0]

11.43.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.43.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.\Q' using process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3547'.
  created $adff cell `$procdff$3553' with positive edge clock and positive level reset.

11.43.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.43.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3548'.
Found and cleaned up 1 empty switch in `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3547'.
Removing empty process `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3547'.
Cleaned up 1 empty switch.

11.43.4. Executing PROC pass (convert processes to netlists).

11.43.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.43.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3561 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

11.43.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

11.43.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3562'.
  Set init value: \Q = 1'0

11.43.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3561'.

11.43.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

11.43.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3562'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3561'.
     1/1: $0\Q[0:0]

11.43.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.43.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3561'.
  created $adff cell `$procdff$3567' with positive edge clock and positive level reset.

11.43.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.43.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3562'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3561'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3561'.
Cleaned up 1 empty switch.

11.43.5. Executing PROC pass (convert processes to netlists).

11.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3584 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

11.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

11.43.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3585'.
  Set init value: \Q = 1'0

11.43.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3584'.

11.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

11.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3585'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3584'.
     1/1: $0\Q[0:0]

11.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3584'.
  created $adff cell `$procdff$3590' with positive edge clock and positive level reset.

11.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3585'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3584'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3584'.
Cleaned up 1 empty switch.

11.43.6. Executing PROC pass (convert processes to netlists).

11.43.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.43.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3598 in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Removed a total of 0 dead cases.

11.43.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

11.43.6.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3599'.
  Set init value: \Q = 1'1

11.43.6.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3598'.

11.43.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

11.43.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3599'.
Creating decoders for process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3598'.
     1/1: $0\Q[0:0]

11.43.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.43.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.\Q' using process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3598'.
  created $adff cell `$procdff$3604' with positive edge clock and positive level reset.

11.43.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.43.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:0$3599'.
Found and cleaned up 1 empty switch in `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3598'.
Removing empty process `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.$proc$/opt/homebrew/bin/../share/yosys/ecp5/cells_sim.v:344$3598'.
Cleaned up 1 empty switch.

11.43.7. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$ff.cc:266:slice$1888 $auto$dfflegalize.cc:941:flip_pol$3403 $auto$ff.cc:485:convert_ce_over_srst$3401 $auto$simplemap.cc:349:simplemap_lut$1426 $auto$opt_expr.cc:617:replace_const_cells$3207 $auto$ff.cc:266:slice$1887 $auto$dfflegalize.cc:941:flip_pol$3399 $auto$ff.cc:485:convert_ce_over_srst$3397 $auto$simplemap.cc:349:simplemap_lut$1429 $auto$ff.cc:266:slice$1889 $auto$dfflegalize.cc:941:flip_pol$3407 $auto$ff.cc:485:convert_ce_over_srst$3405 $auto$simplemap.cc:134:simplemap_reduce$1636 $auto$simplemap.cc:134:simplemap_reduce$1632
Found 1 SCCs in module led_panel_4k.
Found 1 SCCs.

11.43.8. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.9. Executing TECHMAP pass (map to technology primitives).

11.43.9.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.43.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~170 debug messages>

11.43.10. Executing OPT pass (performing simple optimizations).

11.43.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.

11.43.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF'.
Removed a total of 0 cells.

11.43.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.43.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Performed a total of 0 changes.

11.43.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF'.
Removed a total of 0 cells.

11.43.10.6. Executing OPT_DFF pass (perform DFF optimizations).

11.43.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF..

11.43.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Optimizing module $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Optimizing module $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.

11.43.10.9. Finished OPT passes. (There is nothing left to do.)

11.43.11. Executing TECHMAP pass (map to technology primitives).

11.43.11.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

11.43.11.2. Continuing TECHMAP pass.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
No more expansions possible.
<suppressed ~86 debug messages>

11.43.12. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

11.43.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

11.43.14. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

11.43.16. Executing TECHMAP pass (map to technology primitives).

11.43.16.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/techmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.43.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~209 debug messages>

11.43.17. Executing OPT pass (performing simple optimizations).

11.43.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.
<suppressed ~18 debug messages>

11.43.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.43.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.43.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.43.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.43.17.6. Executing OPT_DFF pass (perform DFF optimizations).

11.43.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

11.43.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.43.17.9. Rerunning OPT passes. (Maybe there is more to do..)

11.43.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \led_panel_4k..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.43.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \led_panel_4k.
Performed a total of 0 changes.

11.43.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\led_panel_4k'.
Removed a total of 0 cells.

11.43.17.13. Executing OPT_DFF pass (perform DFF optimizations).

11.43.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \led_panel_4k..

11.43.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module led_panel_4k.

11.43.17.16. Finished OPT passes. (There is nothing left to do.)

11.43.18. Executing AIGMAP pass (map logic to AIG).
Module led_panel_4k: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

11.43.19. Executing AIGMAP pass (map logic to AIG).
Module led_panel_4k: replaced 260 cells with 1472 new cells, skipped 430 cells.
  replaced 4 cell types:
     112 $_OR_
       8 $_XOR_
       3 $_ORNOT_
     137 $_MUX_
  not replaced 14 cell types:
       1 $scopeinfo
     120 $_NOT_
      84 $_AND_
      29 TRELLIS_FF
       2 $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp
      26 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp
      51 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp
      26 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
      35 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
       1 $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF
       1 $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp
      51 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
       1 $__ABC9_SCC_BREAKER
       2 $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF

11.43.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

11.43.19.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 634 AND gates and 2084 wires from module `led_panel_4k' to a netlist network with 114 inputs and 223 outputs.

11.43.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

11.43.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    114/    223  and =     462  lev =   10 (1.02)  mem = 0.02 MB  box = 115  bb = 80
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    114/    223  and =     382  lev =    9 (0.94)  mem = 0.02 MB  ch =   41  box = 110  bb = 80
ABC: cst =       0  cls =     38  lit =      41  unused =     587  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =     382.  Ch =    38.  Total mem =    0.21 MB. Peak cut mem =    0.02 MB.
ABC: P:  Del = 2367.00.  Ar =     419.0.  Edge =      636.  Cut =     2923.  T =     0.00 sec
ABC: P:  Del = 2367.00.  Ar =     418.0.  Edge =      644.  Cut =     2921.  T =     0.00 sec
ABC: P:  Del = 2367.00.  Ar =     305.0.  Edge =      586.  Cut =     4147.  T =     0.00 sec
ABC: F:  Del = 2367.00.  Ar =     231.0.  Edge =      564.  Cut =     3271.  T =     0.00 sec
ABC: A:  Del = 2367.00.  Ar =     230.0.  Edge =      509.  Cut =     3007.  T =     0.00 sec
ABC: A:  Del = 2367.00.  Ar =     230.0.  Edge =      509.  Cut =     2972.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    114/    223  and =     384  lev =   10 (0.95)  mem = 0.02 MB  box = 110  bb = 80
ABC: Mapping (K=7)  :  lut =    142  edge =     490  lev =    4 (0.62)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   10  mem = 0.01 MB
ABC: LUT = 142 : 2=38 26.8 %  3=49 34.5 %  4=28 19.7 %  5=12 8.5 %  6=10 7.0 %  7=5 3.5 %  Ave = 3.45
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.02 seconds, total: 0.02 seconds

11.43.19.6. Executing AIGER frontend.
<suppressed ~691 debug messages>
Removed 481 unused cells and 1400 unused wires.

11.43.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      145
ABC RESULTS:   $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp cells:        2
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:       26
ABC RESULTS:   $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp cells:       51
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       30
ABC RESULTS:   $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:           input signals:       90
ABC RESULTS:          output signals:      138
Removing temp directory.

11.43.20. Executing TECHMAP pass (map to technology primitives).

11.43.20.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

11.43.20.2. Continuing TECHMAP pass.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp for cells of type $paramod$b50ed6cf3f2b5c0e07657602cb4455d90f2562f9\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000001 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF.
Using template $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp for cells of type $paramod$af6cfab7b64a03625b4e26db341709ec2a848ad1\TRELLIS_FF_$abc9_byp.
No more expansions possible.
<suppressed ~216 debug messages>
Removed 36 unused cells and 3980 unused wires.

11.44. Executing TECHMAP pass (map to technology primitives).

11.44.1. Executing Verilog-2005 frontend: /opt/homebrew/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/opt/homebrew/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.44.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$6be53ab59e0a69757fc32adb071ddcb64e8c87b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$31d0fe9872e147e32329f1888afc564130486200\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$0fcb06ed76df01e8d45bc2b9e6c8a9b43fa42cb4\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$7e9df0afb32b76fe5fce0691b8752aca650057fa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$cda338a8cf555c38c80080d89bb0bff454a6e16f\$lut for cells of type $lut.
Using template $paramod$a5dd9ee10fc2202a29791f7d68d4afcce241aee5\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$ccac38627f6cf3d00b6cddd85ae3ae4ff39ddba7\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$723eb79ef8d5d376f3f196f4acfa8e347145a0fa\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$c4a3b10a433eedb517f008b7869cdc7d305e7d36\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$b9d8b7e91a2c68da033af948ea0bd8bdebbaf6b2\$lut for cells of type $lut.
Using template $paramod$0ee51557e0dc2ece3e3af1af349ded147c0c3078\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$92e355976b917ecb25b3c4eac8698580eefb8d29\$lut for cells of type $lut.
Using template $paramod$b99736e793e8777eccc1f4163fac046996a81c66\$lut for cells of type $lut.
Using template $paramod$493e8d935fbe3dedc145096ef0db82cc40842603\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$486e9253c65fbb8e04c0c19bc627fa9f3113c6b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod$7e15ca11d4cdcbf9821cd432931c974c1d165f93\$lut for cells of type $lut.
Using template $paramod$6cfdab6012516832f9c34967e7d501b8db5adae7\$lut for cells of type $lut.
Using template $paramod$2f3958ac4584c17a882458edcb70431ce1a16fa7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$51af922f60873b84a860fa6c050a02bb67e68c4a\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod$2a9137b0bd391448ef4b5d31ebac76c273018562\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$297e1cab0e400ca6545d117ee3614a909ecbfa60\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~1076 debug messages>

11.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in led_panel_4k.
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$7107.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$7110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$7105$lut$aiger7104$320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$7105$lut$aiger7104$320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$7105$lut$aiger7104$320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$7105$lut$aiger7104$332.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$aiger7104$419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$aiger7104$426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$aiger7104$630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$auto$fsm_map.cc:118:implement_pattern_cache$943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$auto$fsm_map.cc:118:implement_pattern_cache$976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$0\uart_bit_index[3:0][3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[0].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$7105$lut$flatten\u_diag.$procmux$506.Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$7107.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$7110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$7124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$7129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$7132.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$7133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$7110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
Removed 0 unused cells and 350 unused wires.

11.46. Executing AUTONAME pass.
Renamed 7769 objects in module led_panel_4k (63 iterations).
<suppressed ~775 debug messages>

11.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `led_panel_4k'. Setting top module to led_panel_4k.

11.47.1. Analyzing design hierarchy..
Top module:  \led_panel_4k

11.47.2. Analyzing design hierarchy..
Top module:  \led_panel_4k
Removed 0 unused modules.

11.48. Printing statistics.

=== led_panel_4k ===

   Number of wires:                369
   Number of wire bits:            778
   Number of public wires:         369
   Number of public wire bits:     778
   Number of ports:                 15
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                440
     $scopeinfo                      1
     CCU2C                          30
     L6MUX21                        25
     LUT4                          223
     PFUMX                          52
     TRELLIS_FF                    109

11.49. Executing CHECK pass (checking for obvious problems).
Checking module led_panel_4k...
Found and reported 0 problems.

12. Executing JSON backend.

End of script. Logfile hash: fd375edd7e, CPU: user 0.43s system 0.01s, MEM: 53.08 MB peak
Yosys 0.56 (git sha1 9c447ad9d4b1ea589369364eea38b4d70da2c599, clang++ 17.0.0 -fPIC -O3)
Time spent: 30% 29x read_verilog (0 sec), 15% 11x techmap (0 sec), ...
