INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/2024CODH/labs/lab1/src/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/2024CODH/labs/lab1/src/RF_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file_tb
