From a3b25912fda275d4d0a89565992f531acc5ef56e Mon Sep 17 00:00:00 2001
From: Jianqun Xu <jay.xu@rock-chips.com>
Date: Wed, 29 Aug 2018 09:08:31 +0800
Subject: [PATCH] clk: rockchip: rk1808: modify RGMI to RGMII

Change-Id: I7b846ecf5c9dd73a08de1b0d38de94943c79dcf4
Signed-off-by: Jianqun Xu <jay.xu@rock-chips.com>
---
 drivers/clk/rockchip/clk-rk1808.c      | 6 +++---
 include/dt-bindings/clock/rk1808-cru.h | 2 +-
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/drivers/clk/rockchip/clk-rk1808.c b/drivers/clk/rockchip/clk-rk1808.c
index 0fe1af5455e2..32455b34fe19 100644
--- a/drivers/clk/rockchip/clk-rk1808.c
+++ b/drivers/clk/rockchip/clk-rk1808.c
@@ -142,9 +142,9 @@ PNAME(mux_sdmmc_p)		= { "clk_sdmmc_div", "clk_sdmmc_div50" };
 PNAME(mux_emmc_p)		= { "clk_emmc_div", "clk_emmc_div50" };
 PNAME(mux_cpll_npll_ppll_p)	= { "cpll", "npll", "ppll" };
 PNAME(mux_gmac_p)	= { "clk_gmac_src", "gmac_clkin" };
-PNAME(mux_gmac_rgmi_speed_p)	= { "clk_gmac_tx_src", "clk_gmac_tx_src", "clk_gmac_tx_div50", "clk_gmac_tx_div5" };
+PNAME(mux_gmac_rgmii_speed_p)	= { "clk_gmac_tx_src", "clk_gmac_tx_src", "clk_gmac_tx_div50", "clk_gmac_tx_div5" };
 PNAME(mux_gmac_rmii_speed_p)	= { "clk_gmac_rx_div2", "clk_gmac_rx_div20" };
-PNAME(mux_gmac_rx_tx_p)	= { "clk_gmac_rgmi_speed", "clk_gmac_rmii_speed" };
+PNAME(mux_gmac_rx_tx_p)	= { "clk_gmac_rgmii_speed", "clk_gmac_rmii_speed" };
 PNAME(mux_gpll_usb480m_cpll_npll_p)	= { "gpll", "usb480m", "cpll", "npll" };
 PNAME(mux_uart1_p)		= { "clk_uart1_src", "clk_uart1_np5", "clk_uart1_frac", "xin24m" };
 PNAME(mux_uart2_p)		= { "clk_uart2_src", "clk_uart2_np5", "clk_uart2_frac", "xin24m" };
@@ -692,7 +692,7 @@ static struct rockchip_clk_branch rk1808_clk_branches[] __initdata = {
 	FACTOR(0, "clk_gmac_tx_div50", "clk_gmac_tx_src", 0, 1, 50),
 	FACTOR(0, "clk_gmac_rx_div2", "clk_gmac_rx_src", 0, 1, 2),
 	FACTOR(0, "clk_gmac_rx_div20", "clk_gmac_rx_src", 0, 1, 20),
-	MUX(SCLK_GMAC_RGMI_SPEED, "clk_gmac_rgmi_speed", mux_gmac_rgmi_speed_p,  CLK_SET_RATE_PARENT,
+	MUX(SCLK_GMAC_RGMII_SPEED, "clk_gmac_rgmii_speed", mux_gmac_rgmii_speed_p,  CLK_SET_RATE_PARENT,
 			RK1808_CLKSEL_CON(27), 2, 2, MFLAGS),
 	MUX(SCLK_GMAC_RMII_SPEED, "clk_gmac_rmii_speed", mux_gmac_rmii_speed_p,  CLK_SET_RATE_PARENT,
 			RK1808_CLKSEL_CON(27), 1, 1, MFLAGS),
diff --git a/include/dt-bindings/clock/rk1808-cru.h b/include/dt-bindings/clock/rk1808-cru.h
index f22432755502..79938f738831 100644
--- a/include/dt-bindings/clock/rk1808-cru.h
+++ b/include/dt-bindings/clock/rk1808-cru.h
@@ -54,7 +54,7 @@
 #define SCLK_GMAC		53
 #define SCLK_GMAC_REF		54
 #define SCLK_GMAC_REFOUT	55
-#define SCLK_GMAC_RGMI_SPEED	56
+#define SCLK_GMAC_RGMII_SPEED	56
 #define SCLK_GMAC_RMII_SPEED	57
 #define SCLK_GMAC_RX_TX		58
 #define SCLK_CRYPTO		59
-- 
2.35.3

