INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/AES_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_engine
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/jxlin/panic_ocp/src/AES_engine.v:702]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/SHA_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_engine
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/jxlin/panic_ocp/src/SHA_engine.v:438]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/SHA_warper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHA_warper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/AES/aes_256.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_256
INFO: [VRFC 10-311] analyzing module expand_key_type_A_256
INFO: [VRFC 10-311] analyzing module expand_key_type_B_256
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axis/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/asyn_SHA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyn_SHA
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axi/rtl/axi_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axi/rtl/axi_dma_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axi/rtl/axi_dma_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_dma_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axi/rtl/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axis/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axis/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axis/rtl/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axis/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axis/rtl/axis_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axis/rtl/axis_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_align.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_align
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_binary_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_binary_op
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_damq_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_damq_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_damq_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_damq_tracker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_decr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_decr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_diag_op.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_diag_op
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_encode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_err_rpt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_err_rpt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_fifo_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_fifo_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_fifo_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_fifo_tracker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_gate_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_gate_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_incr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_incr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_interleave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_interleave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_lod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_lod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_mat_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_mat_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_matrix_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_matrix_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_multi_hot_det.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_multi_hot_det
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_one_hot_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_one_hot_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_one_hot_therm_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_one_hot_therm_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_prefix_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_prefix_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_prefix_arbiter_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_prefix_arbiter_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_prefix_net.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_prefix_net
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_reduce_bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_reduce_bits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_reverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_reverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_rotate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_rotate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_rr_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_rr_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_rr_arbiter_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_rr_arbiter_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_samq_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_samq_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_samq_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_samq_tracker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_select_1ofn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_select_1ofn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_select_mofn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_select_mofn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_wf_alloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_wf_alloc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_wf_alloc_dpa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_wf_alloc_dpa
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_wf_alloc_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_wf_alloc_loop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_wf_alloc_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_wf_alloc_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_wf_alloc_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_wf_alloc_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_wf_alloc_rot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_wf_alloc_rot
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/clib/c_wf_alloc_sdpa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c_wf_alloc_sdpa
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/verilog-cam/rtl/cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/verilog-cam/rtl/cam_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/verilog-cam/rtl/cam_srl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/compute_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute_engine
INFO: [VRFC 10-2458] undeclared symbol s_output_fifo_tdata, assumed default net type wire [/home/jxlin/panic_ocp/src/compute_engine.v:515]
INFO: [VRFC 10-2458] undeclared symbol s_output_fifo_tkeep, assumed default net type wire [/home/jxlin/panic_ocp/src/compute_engine.v:516]
INFO: [VRFC 10-2458] undeclared symbol s_output_fifo_tvalid, assumed default net type wire [/home/jxlin/panic_ocp/src/compute_engine.v:517]
INFO: [VRFC 10-2458] undeclared symbol s_output_fifo_tready, assumed default net type wire [/home/jxlin/panic_ocp/src/compute_engine.v:518]
INFO: [VRFC 10-2458] undeclared symbol s_output_fifo_tlast, assumed default net type wire [/home/jxlin/panic_ocp/src/compute_engine.v:519]
INFO: [VRFC 10-2458] undeclared symbol s_output_fifo_tdest, assumed default net type wire [/home/jxlin/panic_ocp/src/compute_engine.v:520]
INFO: [VRFC 10-2458] undeclared symbol s_output_fifo_tuser, assumed default net type wire [/home/jxlin/panic_ocp/src/compute_engine.v:521]
WARNING: [VRFC 10-2938] 's_output_fifo_tdata' is already implicitly declared on line 515 [/home/jxlin/panic_ocp/src/compute_engine.v:524]
WARNING: [VRFC 10-2938] 's_output_fifo_tkeep' is already implicitly declared on line 516 [/home/jxlin/panic_ocp/src/compute_engine.v:525]
WARNING: [VRFC 10-2938] 's_output_fifo_tvalid' is already implicitly declared on line 517 [/home/jxlin/panic_ocp/src/compute_engine.v:526]
WARNING: [VRFC 10-2938] 's_output_fifo_tready' is already implicitly declared on line 518 [/home/jxlin/panic_ocp/src/compute_engine.v:527]
WARNING: [VRFC 10-2938] 's_output_fifo_tlast' is already implicitly declared on line 519 [/home/jxlin/panic_ocp/src/compute_engine.v:528]
WARNING: [VRFC 10-2938] 's_output_fifo_tdest' is already implicitly declared on line 520 [/home/jxlin/panic_ocp/src/compute_engine.v:529]
WARNING: [VRFC 10-2938] 's_output_fifo_tuser' is already implicitly declared on line 521 [/home/jxlin/panic_ocp/src/compute_engine.v:530]
WARNING: [VRFC 10-3380] identifier 'packet_counter' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:186]
WARNING: [VRFC 10-3380] identifier 'packet_counter' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:189]
WARNING: [VRFC 10-3380] identifier 's_data_buffer_fifo_tvalid' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:210]
WARNING: [VRFC 10-3380] identifier 's_data_buffer_fifo_tdata' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:211]
WARNING: [VRFC 10-3380] identifier 's_data_buffer_fifo_tkeep' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:212]
WARNING: [VRFC 10-3380] identifier 's_data_buffer_fifo_tlast' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:213]
WARNING: [VRFC 10-3380] identifier 's_cancle_credit_fifo_tvalid' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:224]
WARNING: [VRFC 10-3380] identifier 's_cancle_credit_fifo_tdata' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:225]
WARNING: [VRFC 10-3380] identifier 's_data_buffer_fifo_tready' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:229]
WARNING: [VRFC 10-3380] identifier 's_data_buffer_fifo_tdata' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:234]
WARNING: [VRFC 10-3380] identifier 's_data_buffer_fifo_tkeep' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:235]
WARNING: [VRFC 10-3380] identifier 's_data_buffer_fifo_tvalid' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:236]
WARNING: [VRFC 10-3380] identifier 's_data_buffer_fifo_tlast' is used before its declaration [/home/jxlin/panic_ocp/src/compute_engine.v:237]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/SHA3/f_permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/header_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module header_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/SHA3/keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/SHA3/padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/SHA3/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/panic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module panic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/panic_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module panic_dma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/panic_memory_alloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module panic_memory_alloc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/panic_noc_warp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module panic_noc_warp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/panic_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module panic_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/panic_scheduler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module panic_scheduler
WARNING: [VRFC 10-3380] identifier 'max_credit' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:416]
WARNING: [VRFC 10-3380] identifier 'selected_engine' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:419]
WARNING: [VRFC 10-3380] identifier 'max_credit' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:423]
WARNING: [VRFC 10-3380] identifier 'selected_engine' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:426]
WARNING: [VRFC 10-3380] identifier 'credit_regs' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:493]
WARNING: [VRFC 10-3380] identifier 'credit_regs' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:494]
WARNING: [VRFC 10-3380] identifier 'credit_regs' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:503]
WARNING: [VRFC 10-3380] identifier 'credit_regs' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:504]
WARNING: [VRFC 10-3380] identifier 'credit_regs' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:514]
WARNING: [VRFC 10-3380] identifier 'credit_regs' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:515]
WARNING: [VRFC 10-3380] identifier 'credit_regs' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:523]
WARNING: [VRFC 10-3380] identifier 'credit_regs' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:524]
WARNING: [VRFC 10-3380] identifier 'credit_regs' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:531]
WARNING: [VRFC 10-3380] identifier 'pifo_out_ready_array' is used before its declaration [/home/jxlin/panic_ocp/src/panic_scheduler.v:543]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/perf_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perf_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/perf_laten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perf_laten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/pifo_warp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pifo_warp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/verilog-cam/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/verilog-cam/rtl/ram_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/rand_mem_alloc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rand_mem_alloc
WARNING: [VRFC 10-3543] multiple overrides for parameter 'USER_ENABLE' [/home/jxlin/panic_ocp/src/rand_mem_alloc.v:54]
WARNING: [VRFC 10-3543] multiple overrides for parameter 'USER_ENABLE' [/home/jxlin/panic_ocp/src/rand_mem_alloc.v:90]
WARNING: [VRFC 10-3380] identifier 'm_cell_fifo_tvalid' is used before its declaration [/home/jxlin/panic_ocp/src/rand_mem_alloc.v:120]
WARNING: [VRFC 10-3380] identifier 's_cell_fifo_tvalid' is used before its declaration [/home/jxlin/panic_ocp/src/rand_mem_alloc.v:124]
WARNING: [VRFC 10-3543] multiple overrides for parameter 'USER_ENABLE' [/home/jxlin/panic_ocp/src/rand_mem_alloc.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/SHA3/rconst2in1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst2in1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/AES/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/SHA3/round2in1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round2in1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/router_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_alloc_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_alloc_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_channel_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_channel_input
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_channel_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_channel_output
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_crossbar_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_crossbar_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_fc_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_fc_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_flags_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_flags_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_flit_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_flit_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_flit_type_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_flit_type_check
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_flow_ctrl_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_flow_ctrl_input
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_flow_ctrl_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_flow_ctrl_output
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_ip_ctrl_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_ip_ctrl_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_next_hop_addr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_next_hop_addr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_op_ctrl_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_op_ctrl_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_route_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_route_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_routing_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_routing_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/rtr_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtr_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/lib/axis/rtl/sync_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/AES/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-311] analyzing module xS
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_alloc_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_alloc_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_ip_ctrl_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_ip_ctrl_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_ivc_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_ivc_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_op_ctrl_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_op_ctrl_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_ovc_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_ovc_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_sw_alloc_sep_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_sw_alloc_sep_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_sw_alloc_sep_of.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_sw_alloc_sep_of
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_sw_alloc_wf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_sw_alloc_wf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_vc_alloc_sep_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_vc_alloc_sep_if
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_vc_alloc_sep_of.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_vc_alloc_sep_of
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/vcr_vc_alloc_wf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vcr_vc_alloc_wf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/whr_alloc_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module whr_alloc_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/whr_ip_ctrl_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module whr_ip_ctrl_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/whr_op_ctrl_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module whr_op_ctrl_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/Open-Source-Network-on-Chip-Router-RTL/src/whr_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module whr_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jxlin/panic_ocp/src/packet_gen_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packet_gen_pipeline
WARNING: [VRFC 10-1581] illegal format specifier   for display [/home/jxlin/panic_ocp/src/packet_gen_pipeline.v:42]
WARNING: [VRFC 10-3380] identifier 'packet_len' is used before its declaration [/home/jxlin/panic_ocp/src/packet_gen_pipeline.v:53]
WARNING: [VRFC 10-3380] identifier 'pattern_id' is used before its declaration [/home/jxlin/panic_ocp/src/packet_gen_pipeline.v:54]
WARNING: [VRFC 10-3380] identifier 'packet_len' is used before its declaration [/home/jxlin/panic_ocp/src/packet_gen_pipeline.v:87]
