/*
 * Revision      : $Revision: 1.56 $
 * Spec version  : v5.27
 * Last Upadated : $Date: 2012/05/25 06:57:06 $
 * Modified by   : $Author: fengy $
 * Exported      : $Exp$
 *
 * Copyright (C) Centec Networks, Inc. 2005-2011
 * Proprietary and Confidential, all Rights Reserved
*/

#ifndef _DRV_STRUCT_LE_H_
#define _DRV_STRUCT_LE_H_

#include "sal.h"

struct buf_retrv_buf_config_mem_s
{
    uint32 start_ptr                                                        : 9;
    uint32 rsv_0                                                            : 3;
    uint32 end_ptr                                                          : 9;
    uint32 rsv_1                                                            : 3;
    uint32 weight                                                           : 6;
    uint32 rsv_2                                                            : 2;
};
typedef struct buf_retrv_buf_config_mem_s  buf_retrv_buf_config_mem_t;

struct buf_retrv_buf_credit_config_mem_s
{
    uint32 config                                                           : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct buf_retrv_buf_credit_config_mem_s  buf_retrv_buf_credit_config_mem_t;

struct buf_retrv_buf_credit_mem_s
{
    uint32 credit                                                           : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct buf_retrv_buf_credit_mem_s  buf_retrv_buf_credit_mem_t;

struct buf_retrv_buf_ptr_mem_s
{
    uint32 data0                                                            : 25;
    uint32 rsv_0                                                            : 7;

    uint32 data1                                                            : 32;

    uint32 data2                                                            : 32;

    uint32 data3                                                            : 32;

    uint32 data4                                                            : 32;
};
typedef struct buf_retrv_buf_ptr_mem_s  buf_retrv_buf_ptr_mem_t;

struct buf_retrv_buf_status_mem_s
{
    uint32 head_ptr                                                         : 9;
    uint32 rsv_0                                                            : 3;
    uint32 tail_ptr                                                         : 9;
    uint32 rsv_1                                                            : 3;
    uint32 weight                                                           : 6;
    uint32 a_full                                                           : 1;
    uint32 rsv_2                                                            : 1;
};
typedef struct buf_retrv_buf_status_mem_s  buf_retrv_buf_status_mem_t;

struct buf_retrv_credit_config_mem_s
{
    uint32 config                                                           : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct buf_retrv_credit_config_mem_s  buf_retrv_credit_config_mem_t;

struct buf_retrv_credit_mem_s
{
    uint32 credit                                                           : 9;
    uint32 rsv_0                                                            : 23;
};
typedef struct buf_retrv_credit_mem_s  buf_retrv_credit_mem_t;

struct buf_retrv_interrupt_fatal_s
{
    uint32 pkt_msg_overrun                                                  : 1;
    uint32 buf_ptr_overrun                                                  : 1;
    uint32 buf_retrv_rtn_more_buf                                           : 1;
    uint32 buf_retrv_rtn_less_buf                                           : 1;
    uint32 buf_retrv_pkt_buf_req_fifo_overrun                               : 1;
    uint32 buf_retrv_pkt_buf_track_fifo_overrun                             : 1;
    uint32 ipe_data_overrun                                                 : 1;
    uint32 epe_data_overrun                                                 : 1;
    uint32 dma_data_overrun                                                 : 1;
    uint32 oam_data_overrun                                                 : 1;
    uint32 cpu_data_overrun                                                 : 1;
    uint32 intf_data_mem_parity_err                                         : 1;
    uint32 buf_retrv_pkt_msg_mem_parity_error                               : 1;
    uint32 buf_retrv_buf_ptr_mem_parity_error                               : 1;
    uint32 buf_retrv_msg_park_mem_parity_error                              : 1;
    uint32 pkt_status_mem_parity_err                                        : 1;
    uint32 pkt_config_mem_parity_err                                        : 1;
    uint32 intf_hdr_mem_parity_err                                          : 1;
    uint32 buf_config_mem_parity_err                                        : 1;
    uint32 buf_status_mem_parity_err                                        : 1;
    uint32 rsv_0                                                            : 12;
};
typedef struct buf_retrv_interrupt_fatal_s  buf_retrv_interrupt_fatal_t;

struct buf_retrv_interrupt_normal_s
{
    uint32 ds_buf_retrv_excp_parity_error                                   : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct buf_retrv_interrupt_normal_s  buf_retrv_interrupt_normal_t;

struct buf_retrv_msg_park_mem_s
{
    uint32 data0                                                            : 25;
    uint32 rsv_0                                                            : 7;

    uint32 data1                                                            : 32;

    uint32 data2                                                            : 32;

    uint32 data3                                                            : 32;

    uint32 data4                                                            : 32;
};
typedef struct buf_retrv_msg_park_mem_s  buf_retrv_msg_park_mem_t;

struct buf_retrv_pkt_buf_track_fifo_s
{
    uint32 buf_retrv_pkt_buf_track_fifo_field0                              : 31;
    uint32 rsv_0                                                            : 1;

    uint32 buf_retrv_pkt_buf_track_fifo_field1                              : 32;

    uint32 buf_retrv_pkt_buf_track_fifo_field2                              : 32;

    uint32 buf_retrv_pkt_buf_track_fifo_field3                              : 32;

    uint32 buf_retrv_pkt_buf_track_fifo_field4                              : 32;
};
typedef struct buf_retrv_pkt_buf_track_fifo_s  buf_retrv_pkt_buf_track_fifo_t;

struct buf_retrv_pkt_config_mem_s
{
    uint32 start_ptr                                                        : 9;
    uint32 rsv_0                                                            : 3;
    uint32 end_ptr                                                          : 9;
    uint32 rsv_1                                                            : 3;
    uint32 weight                                                           : 6;
    uint32 rsv_2                                                            : 2;
};
typedef struct buf_retrv_pkt_config_mem_s  buf_retrv_pkt_config_mem_t;

struct buf_retrv_pkt_msg_mem_s
{
    uint32 data0                                                            : 30;
    uint32 rsv_0                                                            : 2;

    uint32 data1                                                            : 32;

    uint32 data2                                                            : 32;

    uint32 data3                                                            : 32;
};
typedef struct buf_retrv_pkt_msg_mem_s  buf_retrv_pkt_msg_mem_t;

struct buf_retrv_pkt_status_mem_s
{
    uint32 head_ptr                                                         : 9;
    uint32 rsv_0                                                            : 3;
    uint32 tail_ptr                                                         : 9;
    uint32 rsv_1                                                            : 3;
    uint32 weight                                                           : 6;
    uint32 a_full                                                           : 1;
    uint32 rsv_2                                                            : 1;
};
typedef struct buf_retrv_pkt_status_mem_s  buf_retrv_pkt_status_mem_t;

struct ds_buf_retrv_color_map_s
{
    uint32 color                                                            : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct ds_buf_retrv_color_map_s  ds_buf_retrv_color_map_t;

struct ds_buf_retrv_excp_s
{
    uint32 next_hop_ptr                                                     : 17;
    uint32 rsv_0                                                            : 3;
    uint32 packet_offset_reset                                              : 1;
    uint32 rsv_1                                                            : 11;
};
typedef struct ds_buf_retrv_excp_s  ds_buf_retrv_excp_t;

struct ds_buf_retrv_priority_ctl_s
{
    uint32 priority                                                         : 3;
    uint32 rsv_0                                                            : 5;
    uint32 priority_en                                                      : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct ds_buf_retrv_priority_ctl_s  ds_buf_retrv_priority_ctl_t;

struct buf_retrv_buf_credit_config_s
{
    uint32 buf_threshold0                                                   : 6;
    uint32 rsv_0                                                            : 2;
    uint32 buf_threshold1                                                   : 6;
    uint32 rsv_1                                                            : 2;
    uint32 buf_threshold2                                                   : 6;
    uint32 rsv_2                                                            : 2;
    uint32 buf_threshold3                                                   : 6;
    uint32 rsv_3                                                            : 2;
};
typedef struct buf_retrv_buf_credit_config_s  buf_retrv_buf_credit_config_t;

struct buf_retrv_buf_ptr_mem__reg_ram__ram_chk_rec_s
{
    uint32 buf_retrv_buf_ptr_mem_parity_fail_addr                           : 9;
    uint32 rsv_0                                                            : 22;
    uint32 buf_retrv_buf_ptr_mem_parity_fail                                : 1;
};
typedef struct buf_retrv_buf_ptr_mem__reg_ram__ram_chk_rec_s  buf_retrv_buf_ptr_mem__reg_ram__ram_chk_rec_t;

struct buf_retrv_buf_ptr_slot_config_s
{
    uint32 cfg_buf_ptr_slot                                                 : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct buf_retrv_buf_ptr_slot_config_s  buf_retrv_buf_ptr_slot_config_t;

struct buf_retrv_buf_weight_config_s
{
    uint32 network_buf1_g_weight_config                                     : 7;
    uint32 rsv_0                                                            : 1;
    uint32 network_buf_s_g_weight_config                                    : 7;
    uint32 rsv_1                                                            : 1;
    uint32 net_e_loop_buf_weight_config                                     : 8;
    uint32 rsv_2                                                            : 8;
};
typedef struct buf_retrv_buf_weight_config_s  buf_retrv_buf_weight_config_t;

struct buf_retrv_chan_id_cfg_s
{
    uint32 cfg_int_lk_chan_id_int                                           : 6;
    uint32 rsv_0                                                            : 10;
    uint32 cfg_int_lk_chan_en_int                                           : 1;
    uint32 rsv_1                                                            : 15;

    uint32 cfg_i_loop_chan_id_int                                           : 6;
    uint32 rsv_2                                                            : 10;
    uint32 cfg_i_loop_chan_en_int                                           : 1;
    uint32 rsv_3                                                            : 15;

    uint32 cfg_cpu_chan_id_int                                              : 6;
    uint32 rsv_4                                                            : 10;
    uint32 cfg_cpu_chan_en_int                                              : 1;
    uint32 rsv_5                                                            : 15;

    uint32 cfg_dma_chan_id_int                                              : 6;
    uint32 rsv_6                                                            : 10;
    uint32 cfg_dma_chan_en_int                                              : 1;
    uint32 rsv_7                                                            : 15;

    uint32 cfg_oam_chan_id_int                                              : 6;
    uint32 rsv_8                                                            : 10;
    uint32 cfg_oam_chan_en_int                                              : 1;
    uint32 rsv_9                                                            : 15;

    uint32 cfg_e_loop_chan_id_int                                           : 6;
    uint32 rsv_10                                                           : 10;
    uint32 cfg_e_loop_chan_en_int                                           : 1;
    uint32 rsv_11                                                           : 15;

    uint32 cfg_e_log_chan_id_int                                            : 6;
    uint32 rsv_12                                                           : 10;
    uint32 cfg_e_log_chan_en_int                                            : 1;
    uint32 rsv_13                                                           : 15;

    uint32 cfg_net1_g_chan_en63_to32                                        : 32;

    uint32 cfg_net1_g_chan_en31_to0                                         : 32;

    uint32 cfg_net_s_g_chan_en63_to32                                       : 32;

    uint32 cfg_net_s_g_chan_en31_to0                                        : 32;
};
typedef struct buf_retrv_chan_id_cfg_s  buf_retrv_chan_id_cfg_t;

struct buf_retrv_credit_config_s
{
    uint32 credit_config0                                                   : 9;
    uint32 rsv_0                                                            : 7;
    uint32 credit_config1                                                   : 9;
    uint32 rsv_1                                                            : 7;

    uint32 credit_config2                                                   : 9;
    uint32 rsv_2                                                            : 7;
    uint32 credit_config3                                                   : 9;
    uint32 rsv_3                                                            : 7;
};
typedef struct buf_retrv_credit_config_s  buf_retrv_credit_config_t;

struct buf_retrv_credit_module_enable_config_s
{
    uint32 credit_module_enable                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct buf_retrv_credit_module_enable_config_s  buf_retrv_credit_module_enable_config_t;

struct buf_retrv_drain_enable_s
{
    uint32 pkt_msg_drain_enable                                             : 1;
    uint32 rsv_0                                                            : 3;
    uint32 buf_ptr_drain_enable                                             : 1;
    uint32 rsv_1                                                            : 27;
};
typedef struct buf_retrv_drain_enable_s  buf_retrv_drain_enable_t;

struct buf_retrv_flow_ctl_info_debug_s
{
    uint32 dma_buf_retrv_stall_f1                                           : 1;
    uint32 rsv_0                                                            : 3;
    uint32 oam_buf_retrv_stall_f1                                           : 1;
    uint32 rsv_1                                                            : 3;
    uint32 cpu_buf_retrv_stall_f1                                           : 1;
    uint32 rsv_2                                                            : 3;
    uint32 ipe_buf_retrv_stall_f1                                           : 1;
    uint32 rsv_3                                                            : 3;
    uint32 epe_buf_retrv_stall_f1                                           : 1;
    uint32 rsv_4                                                            : 7;
    uint32 epe_buf_retrv_stall_rise_cnt                                     : 4;
    uint32 rsv_5                                                            : 4;

    uint32 stats_credit_used                                                : 5;
    uint32 rsv_6                                                            : 11;
    uint32 rcd_credit_used                                                  : 9;
    uint32 rsv_7                                                            : 7;

    uint32 pb_ctl_rd_pkt_credit                                             : 4;
    uint32 rsv_8                                                            : 12;
    uint32 pb_ctl_rd_hdr_credit                                             : 4;
    uint32 rsv_9                                                            : 12;

    uint32 epe_intf_credit_used                                             : 8;
    uint32 rsv_10                                                           : 8;
    uint32 dma_intf_credit_used                                             : 7;
    uint32 rsv_11                                                           : 9;

    uint32 ipe_intf_credit_used                                             : 7;
    uint32 rsv_12                                                           : 9;
    uint32 oam_intf_credit_used                                             : 7;
    uint32 rsv_13                                                           : 9;

    uint32 cpu_intf_credit_used                                             : 7;
    uint32 rsv_14                                                           : 9;
    uint32 buf_intf_state                                                   : 1;
    uint32 rsv_15                                                           : 7;
    uint32 track_state                                                      : 1;
    uint32 rsv_16                                                           : 7;
};
typedef struct buf_retrv_flow_ctl_info_debug_s  buf_retrv_flow_ctl_info_debug_t;

struct buf_retrv_init_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct buf_retrv_init_s  buf_retrv_init_t;

struct buf_retrv_init_done_s
{
    uint32 init_done                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct buf_retrv_init_done_s  buf_retrv_init_done_t;

struct buf_retrv_input_debug_stats_s
{
    uint32 fr_q_mgr_msg_cnt                                                 : 4;
    uint32 rsv_0                                                            : 28;

    uint32 fr_buf_store_next_ptr_err_cnt                                    : 4;
    uint32 rsv_1                                                            : 4;
    uint32 fr_buf_store_next_ptr_cnt                                        : 4;
    uint32 rsv_2                                                            : 4;
    uint32 fr_buf_store_valid_next_ptr_cnt                                  : 4;
    uint32 rsv_3                                                            : 4;
    uint32 to_get_next_ptr_req_cnt                                          : 4;
    uint32 rsv_4                                                            : 4;

    uint32 fr_pb_ctl_sop_data_err_cnt                                       : 4;
    uint32 rsv_5                                                            : 4;
    uint32 fr_pb_ctl_hdr_err_cnt                                            : 4;
    uint32 rsv_6                                                            : 4;
    uint32 fr_deq_msg_discard_cnt                                           : 4;
    uint32 rsv_7                                                            : 4;
    uint32 fr_pb_ctl_none_sop_data_err_cnt                                  : 4;
    uint32 rsv_8                                                            : 4;
};
typedef struct buf_retrv_input_debug_stats_s  buf_retrv_input_debug_stats_t;

struct buf_retrv_intf_fifo_config_credit_s
{
    uint32 dma_intf_credit                                                  : 7;
    uint32 rsv_0                                                            : 1;
    uint32 oam_intf_credit                                                  : 7;
    uint32 rsv_1                                                            : 1;
    uint32 cpu_intf_credit                                                  : 7;
    uint32 rsv_2                                                            : 1;
    uint32 ipe_intf_credit                                                  : 7;
    uint32 rsv_3                                                            : 1;

    uint32 epe_intf_credit                                                  : 8;
    uint32 rsv_4                                                            : 24;
};
typedef struct buf_retrv_intf_fifo_config_credit_s  buf_retrv_intf_fifo_config_credit_t;

struct buf_retrv_intf_mem_addr_config_s
{
    uint32 cfg_epe_intf_start                                               : 8;
    uint32 rsv_0                                                            : 8;
    uint32 cfg_epe_intf_end                                                 : 8;
    uint32 rsv_1                                                            : 8;

    uint32 cfg_ipe_intf_start                                               : 8;
    uint32 rsv_2                                                            : 8;
    uint32 cfg_ipe_intf_end                                                 : 8;
    uint32 rsv_3                                                            : 8;

    uint32 cfg_cpu_intf_start                                               : 8;
    uint32 rsv_4                                                            : 8;
    uint32 cfg_cpu_intf_end                                                 : 8;
    uint32 rsv_5                                                            : 8;

    uint32 cfg_oam_intf_start                                               : 8;
    uint32 rsv_6                                                            : 8;
    uint32 cfg_oam_intf_end                                                 : 8;
    uint32 rsv_7                                                            : 8;

    uint32 cfg_dma_intf_start                                               : 8;
    uint32 rsv_8                                                            : 8;
    uint32 cfg_dma_intf_end                                                 : 8;
    uint32 rsv_9                                                            : 8;
};
typedef struct buf_retrv_intf_mem_addr_config_s  buf_retrv_intf_mem_addr_config_t;

struct buf_retrv_intf_mem_addr_debug_s
{
    uint32 epe_intf_tail                                                    : 9;
    uint32 rsv_0                                                            : 7;
    uint32 epe_intf_head                                                    : 9;
    uint32 rsv_1                                                            : 7;

    uint32 ipe_intf_tail                                                    : 9;
    uint32 rsv_2                                                            : 7;
    uint32 ipe_intf_head                                                    : 9;
    uint32 rsv_3                                                            : 7;

    uint32 cpu_intf_tail                                                    : 9;
    uint32 rsv_4                                                            : 7;
    uint32 cpu_intf_head                                                    : 9;
    uint32 rsv_5                                                            : 7;

    uint32 oam_intf_tail                                                    : 9;
    uint32 rsv_6                                                            : 7;
    uint32 oam_intf_head                                                    : 9;
    uint32 rsv_7                                                            : 7;

    uint32 dma_intf_tail                                                    : 9;
    uint32 rsv_8                                                            : 7;
    uint32 dma_intf_head                                                    : 9;
    uint32 rsv_9                                                            : 7;
};
typedef struct buf_retrv_intf_mem_addr_debug_s  buf_retrv_intf_mem_addr_debug_t;

struct buf_retrv_intf_mem_parity_record_s
{
    uint32 intf_data_mem_parity_fail_addr                                   : 8;
    uint32 rsv_0                                                            : 8;
    uint32 intf_data_mem_parity_fail                                        : 1;
    uint32 rsv_1                                                            : 15;

    uint32 intf_hdr_mem_parity_fail_addr                                    : 8;
    uint32 rsv_2                                                            : 8;
    uint32 intf_hdr_mem_parity_fail                                         : 1;
    uint32 rsv_3                                                            : 15;
};
typedef struct buf_retrv_intf_mem_parity_record_s  buf_retrv_intf_mem_parity_record_t;

struct buf_retrv_misc_config_s
{
    uint32 buf_retrv_network_en                                             : 1;
    uint32 rsv_0                                                            : 3;
    uint32 buf_retrv_dma_en                                                 : 1;
    uint32 rsv_1                                                            : 3;
    uint32 buf_retrv_ipe_en                                                 : 1;
    uint32 rsv_2                                                            : 3;
    uint32 buf_retrv_oam_en                                                 : 1;
    uint32 rsv_3                                                            : 3;
    uint32 buf_retrv_cpu_en                                                 : 1;
    uint32 rsv_4                                                            : 15;

    uint32 extra_credit_used                                                : 4;
    uint32 rsv_5                                                            : 4;
    uint32 extra_credit_stacking_used                                       : 4;
    uint32 rsv_6                                                            : 20;
};
typedef struct buf_retrv_misc_config_s  buf_retrv_misc_config_t;

struct buf_retrv_misc_debug_stats_s
{
    uint32 in_buf_ptr_msg_cnt                                               : 4;
    uint32 rsv_0                                                            : 4;
    uint32 sch_out_buf_ptr_msg_cnt                                          : 4;
    uint32 rsv_1                                                            : 4;
    uint32 to_met_fifo_pkt_cnt                                              : 4;
    uint32 rsv_2                                                            : 4;
    uint32 to_met_fifo_buf_cnt                                              : 8;

    uint32 to_q_mgr_stats_upd_cnt                                           : 4;
    uint32 rsv_3                                                            : 12;
    uint32 rtn_all_pkt_cnt                                                  : 4;
    uint32 rsv_4                                                            : 4;
    uint32 rtn_all_buf_cnt                                                  : 8;
};
typedef struct buf_retrv_misc_debug_stats_s  buf_retrv_misc_debug_stats_t;

struct buf_retrv_msg_park_mem__reg_ram__ram_chk_rec_s
{
    uint32 buf_retrv_msg_park_mem_parity_fail_addr                          : 6;
    uint32 rsv_0                                                            : 25;
    uint32 buf_retrv_msg_park_mem_parity_fail                               : 1;
};
typedef struct buf_retrv_msg_park_mem__reg_ram__ram_chk_rec_s  buf_retrv_msg_park_mem__reg_ram__ram_chk_rec_t;

struct buf_retrv_output_pkt_debug_stats_s
{
    uint32 to_intf_fifo_sop_cnt                                             : 4;
    uint32 rsv_0                                                            : 4;
    uint32 to_intf_fifo_eop_cnt                                             : 4;
    uint32 rsv_1                                                            : 4;
    uint32 to_intf_fifo_error_cnt                                           : 4;
    uint32 rsv_2                                                            : 12;

    uint32 to_dma_byte_cnt                                                  : 8;
    uint32 rsv_3                                                            : 8;
    uint32 to_dma_sop_cnt                                                   : 4;
    uint32 rsv_4                                                            : 4;
    uint32 to_dma_eop_cnt                                                   : 4;
    uint32 rsv_5                                                            : 4;

    uint32 to_epe_byte_cnt                                                  : 8;
    uint32 rsv_6                                                            : 8;
    uint32 to_epe_sop_cnt                                                   : 4;
    uint32 rsv_7                                                            : 4;
    uint32 to_epe_eop_cnt                                                   : 4;
    uint32 rsv_8                                                            : 4;

    uint32 to_ipe_byte_cnt                                                  : 8;
    uint32 rsv_9                                                            : 8;
    uint32 to_ipe_sop_cnt                                                   : 4;
    uint32 rsv_10                                                           : 4;
    uint32 to_ipe_eop_cnt                                                   : 4;
    uint32 rsv_11                                                           : 4;

    uint32 to_cpu_byte_cnt                                                  : 8;
    uint32 rsv_12                                                           : 8;
    uint32 to_cpu_sop_cnt                                                   : 4;
    uint32 rsv_13                                                           : 4;
    uint32 to_cpu_eop_cnt                                                   : 4;
    uint32 rsv_14                                                           : 4;

    uint32 to_oam_byte_cnt                                                  : 8;
    uint32 rsv_15                                                           : 8;
    uint32 to_oam_sop_cnt                                                   : 4;
    uint32 rsv_16                                                           : 4;
    uint32 to_oam_eop_cnt                                                   : 4;
    uint32 rsv_17                                                           : 4;
};
typedef struct buf_retrv_output_pkt_debug_stats_s  buf_retrv_output_pkt_debug_stats_t;

struct buf_retrv_overrun_port_s
{
    uint32 buf_ptr_overrun_port_record                                      : 6;
    uint32 rsv_0                                                            : 10;
    uint32 pkt_msg_overrun_port_record                                      : 6;
    uint32 rsv_1                                                            : 10;
};
typedef struct buf_retrv_overrun_port_s  buf_retrv_overrun_port_t;

struct buf_retrv_parity_enable_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct buf_retrv_parity_enable_s  buf_retrv_parity_enable_t;

struct buf_retrv_pkt_buf_module_config_credit_s
{
    uint32 rcd_credit_config                                                : 9;
    uint32 rsv_0                                                            : 23;

    uint32 stats_credit_config                                              : 5;
    uint32 rsv_1                                                            : 3;
    uint32 pb_ctl_rd_pkt_credit_config                                      : 4;
    uint32 rsv_2                                                            : 4;
    uint32 pb_ctl_rd_hdr_credit_config                                      : 4;
    uint32 rsv_3                                                            : 12;
};
typedef struct buf_retrv_pkt_buf_module_config_credit_s  buf_retrv_pkt_buf_module_config_credit_t;

struct buf_retrv_pkt_buf_req_fifo__fifo_almost_full_thrd_s
{
    uint32 buf_retrv_pkt_buf_req_fifo_a_full_thrd                           : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct buf_retrv_pkt_buf_req_fifo__fifo_almost_full_thrd_s  buf_retrv_pkt_buf_req_fifo__fifo_almost_full_thrd_t;

struct buf_retrv_pkt_buf_track_fifo__fifo_almost_full_thrd_s
{
    uint32 buf_retrv_pkt_buf_track_fifo_a_full_thrd                         : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct buf_retrv_pkt_buf_track_fifo__fifo_almost_full_thrd_s  buf_retrv_pkt_buf_track_fifo__fifo_almost_full_thrd_t;

struct buf_retrv_pkt_msg_mem__reg_ram__ram_chk_rec_s
{
    uint32 buf_retrv_pkt_msg_mem_parity_fail_addr                           : 9;
    uint32 rsv_0                                                            : 22;
    uint32 buf_retrv_pkt_msg_mem_parity_fail                                : 1;
};
typedef struct buf_retrv_pkt_msg_mem__reg_ram__ram_chk_rec_s  buf_retrv_pkt_msg_mem__reg_ram__ram_chk_rec_t;

struct buf_retrv_pkt_weight_config_s
{
    uint32 network_pkt1_g_weight_config                                     : 7;
    uint32 rsv_0                                                            : 1;
    uint32 network_pkt_s_g_weight_config                                    : 7;
    uint32 rsv_1                                                            : 1;
    uint32 network_pkt_weight_config                                        : 8;
    uint32 misc_pkt_weight_config                                           : 7;
    uint32 rsv_2                                                            : 1;
};
typedef struct buf_retrv_pkt_weight_config_s  buf_retrv_pkt_weight_config_t;

struct buf_retrv_stacking_en_s
{
    uint32 stacking_en63_to32                                               : 32;

    uint32 stacking_en31_to0                                                : 32;
};
typedef struct buf_retrv_stacking_en_s  buf_retrv_stacking_en_t;

struct buffer_retrieve_ctl_s
{
    uint32 color_map_en                                                     : 1;
    uint32 exception_follow_mirror                                          : 1;
    uint32 stacking_en                                                      : 1;
    uint32 rsv_0                                                            : 3;
    uint32 cross_chip_high_priority_en                                      : 1;
    uint32 critical_packet_to_fabric                                        : 1;
    uint32 chip_id                                                          : 5;
    uint32 rsv_1                                                            : 19;

    uint32 sgmac_exception_nexthop_base                                     : 17;
    uint32 rsv_2                                                            : 15;

    uint32 exception_reset_header255_224                                    : 32;

    uint32 exception_reset_header223_192                                    : 32;

    uint32 exception_reset_header191_160                                    : 32;

    uint32 exception_reset_header159_128                                    : 32;

    uint32 exception_reset_header127_96                                     : 32;

    uint32 exception_reset_header95_64                                      : 32;

    uint32 exception_reset_header63_32                                      : 32;

    uint32 exception_reset_header31_0                                       : 32;
};
typedef struct buffer_retrieve_ctl_s  buffer_retrieve_ctl_t;

struct ds_buf_retrv_excp__reg_ram__ram_chk_rec_s
{
    uint32 ds_buf_retrv_excp_parity_fail_addr                               : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_buf_retrv_excp_parity_fail                                    : 1;
};
typedef struct ds_buf_retrv_excp__reg_ram__ram_chk_rec_s  ds_buf_retrv_excp__reg_ram__ram_chk_rec_t;

struct buf_ptr_mem_s
{
    uint32 buf_ptr                                                          : 14;
    uint32 buf_ptr_offset                                                   : 2;
    uint32 rsv_0                                                            : 16;
};
typedef struct buf_ptr_mem_s  buf_ptr_mem_t;

struct buf_store_interrupt_fatal_s
{
    uint32 ipe_head_ptr_fifo_overrun                                        : 1;
    uint32 pkt_msg_fifo_overrun                                             : 1;
    uint32 ipe_hdr_msg_fifo_overrun                                         : 1;
    uint32 link_buf_wr_fifo_overrun                                         : 1;
    uint32 ipe_hdr_abort_fifo_overrun                                       : 1;
    uint32 resrc_return_fifo_overrun                                        : 1;
    uint32 free_buf_fifo_overrun                                            : 1;
    uint32 prefetch_fifo_overrun                                            : 1;
    uint32 single_buf_release_fifo_overrun                                  : 1;
    uint32 ms_pkt_release_fifo_overrun                                      : 1;
    uint32 pkt_release_wr_fifo_overrun                                      : 1;
    uint32 prefetch_fifo_parity_error                                       : 1;
    uint32 pkt_msg_fifo_parity_error                                        : 1;
    uint32 ipe_msg_cache_parity_error                                       : 1;
    uint32 buf_ptr_mem_parity_error                                         : 1;
    uint32 link_buf_wr_fifo_parity_error                                    : 1;
    uint32 pkt_release_less_buf_error                                       : 1;
    uint32 pkt_release_more_buf_error                                       : 1;
    uint32 ipe_hdr_msg_fifo_parity_error                                    : 1;
    uint32 ms_pkt_release_fifo_parity_error                                 : 1;
    uint32 buf_ptr_info_mem_parity_error                                    : 1;
    uint32 chan_info_parity_error                                           : 1;
    uint32 e_loop_data_in_fifo_overrun                                      : 1;
    uint32 buf_ptr_info_wr_fifo_overrun                                     : 1;
    uint32 dma_data_in_fifo_overrun                                         : 1;
    uint32 oam_data_in_fifo_overrun                                         : 1;
    uint32 cpu_data_in_fifo_overrun                                         : 1;
    uint32 ipe_hdr_data_in_fifo_overrun                                     : 1;
    uint32 ipe_body_data_in_fifo_overrun                                    : 1;
    uint32 rsv_0                                                            : 3;
};
typedef struct buf_store_interrupt_fatal_s  buf_store_interrupt_fatal_t;

struct buf_store_interrupt_normal_s
{
    uint32 ds_igr_cond_dis_prof_id_parity_error                             : 1;
    uint32 ds_igr_port_tc_thrd_profile_parity_error                         : 1;
    uint32 ds_igr_port_thrd_profile_parity_error                            : 1;
    uint32 ds_igr_port_tc_thrd_prof_id_parity_error                         : 1;
    uint32 ds_igr_port_cnt_parity_error                                     : 1;
    uint32 ds_igr_port_tc_min_prof_id_parity_error                          : 1;
    uint32 ds_igr_port_tc_cnt_parity_error                                  : 1;
    uint32 ipe_body_data_in_fifo_parity_error                               : 1;
    uint32 ds_igr_port_tc_pri_map_parity_error                              : 1;
    uint32 ds_igr_pri_to_tc_map_parity_error                                : 1;
    uint32 rsv_0                                                            : 22;
};
typedef struct buf_store_interrupt_normal_s  buf_store_interrupt_normal_t;

struct chan_info_ram_s
{
    uint32 word0                                                            : 24;
    uint32 rsv_0                                                            : 8;

    uint32 word1                                                            : 32;

    uint32 word2                                                            : 32;

    uint32 word3                                                            : 32;

    uint32 word4                                                            : 32;

    uint32 word5                                                            : 32;

    uint32 word6                                                            : 32;

    uint32 word7                                                            : 32;
};
typedef struct chan_info_ram_s  chan_info_ram_t;

struct ds_igr_cond_dis_prof_id_s
{
    uint32 prof_id0                                                         : 3;
    uint32 rsv_0                                                            : 1;
    uint32 prof_id1                                                         : 3;
    uint32 rsv_1                                                            : 1;
    uint32 prof_id2                                                         : 3;
    uint32 rsv_2                                                            : 1;
    uint32 prof_id3                                                         : 3;
    uint32 rsv_3                                                            : 1;
    uint32 prof_id4                                                         : 3;
    uint32 rsv_4                                                            : 1;
    uint32 prof_id5                                                         : 3;
    uint32 rsv_5                                                            : 1;
    uint32 prof_id6                                                         : 3;
    uint32 rsv_6                                                            : 1;
    uint32 prof_id7                                                         : 3;
    uint32 rsv_7                                                            : 1;
};
typedef struct ds_igr_cond_dis_prof_id_s  ds_igr_cond_dis_prof_id_t;

struct ds_igr_port_cnt_s
{
    uint32 port_cnt                                                         : 14;
    uint32 rsv_0                                                            : 18;
};
typedef struct ds_igr_port_cnt_s  ds_igr_port_cnt_t;

struct ds_igr_port_tc_cnt_s
{
    uint32 port_tc_cnt                                                      : 14;
    uint32 rsv_0                                                            : 18;
};
typedef struct ds_igr_port_tc_cnt_s  ds_igr_port_tc_cnt_t;

struct ds_igr_port_tc_min_prof_id_s
{
    uint32 prof_id0                                                         : 3;
    uint32 rsv_0                                                            : 1;
    uint32 prof_id1                                                         : 3;
    uint32 rsv_1                                                            : 1;
    uint32 prof_id2                                                         : 3;
    uint32 rsv_2                                                            : 1;
    uint32 prof_id3                                                         : 3;
    uint32 rsv_3                                                            : 1;
    uint32 prof_id4                                                         : 3;
    uint32 rsv_4                                                            : 1;
    uint32 prof_id5                                                         : 3;
    uint32 rsv_5                                                            : 1;
    uint32 prof_id6                                                         : 3;
    uint32 rsv_6                                                            : 1;
    uint32 prof_id7                                                         : 3;
    uint32 rsv_7                                                            : 1;
};
typedef struct ds_igr_port_tc_min_prof_id_s  ds_igr_port_tc_min_prof_id_t;

struct ds_igr_port_tc_pri_map_s
{
    uint32 pfc_pri_bmp0                                                     : 8;
    uint32 pfc_pri_bmp1                                                     : 8;
    uint32 pfc_pri_bmp2                                                     : 8;
    uint32 pfc_pri_bmp3                                                     : 8;

    uint32 pfc_pri_bmp4                                                     : 8;
    uint32 pfc_pri_bmp5                                                     : 8;
    uint32 pfc_pri_bmp6                                                     : 8;
    uint32 pfc_pri_bmp7                                                     : 8;
};
typedef struct ds_igr_port_tc_pri_map_s  ds_igr_port_tc_pri_map_t;

struct ds_igr_port_tc_thrd_prof_id_s
{
    uint32 prof_id_high0                                                    : 5;
    uint32 rsv_0                                                            : 3;
    uint32 prof_id_high1                                                    : 5;
    uint32 rsv_1                                                            : 3;
    uint32 prof_id_high2                                                    : 5;
    uint32 rsv_2                                                            : 3;
    uint32 prof_id_high3                                                    : 5;
    uint32 rsv_3                                                            : 3;
};
typedef struct ds_igr_port_tc_thrd_prof_id_s  ds_igr_port_tc_thrd_prof_id_t;

struct ds_igr_port_tc_thrd_profile_s
{
    uint32 rsv_0                                                            : 4;
    uint32 port_tc_thrd                                                     : 10;
    uint32 rsv_1                                                            : 18;

    uint32 port_tc_xon_thrd                                                 : 14;
    uint32 rsv_2                                                            : 2;
    uint32 port_tc_xoff_thrd                                                : 14;
    uint32 rsv_3                                                            : 2;
};
typedef struct ds_igr_port_tc_thrd_profile_s  ds_igr_port_tc_thrd_profile_t;

struct ds_igr_port_thrd_prof_id_s
{
    uint32 prof_id_high0                                                    : 3;
    uint32 rsv_0                                                            : 1;
    uint32 prof_id_high1                                                    : 3;
    uint32 rsv_1                                                            : 1;
    uint32 prof_id_high2                                                    : 3;
    uint32 rsv_2                                                            : 1;
    uint32 prof_id_high3                                                    : 3;
    uint32 rsv_3                                                            : 1;
    uint32 prof_id_high4                                                    : 3;
    uint32 rsv_4                                                            : 1;
    uint32 prof_id_high5                                                    : 3;
    uint32 rsv_5                                                            : 1;
    uint32 prof_id_high6                                                    : 3;
    uint32 rsv_6                                                            : 1;
    uint32 prof_id_high7                                                    : 3;
    uint32 rsv_7                                                            : 1;
};
typedef struct ds_igr_port_thrd_prof_id_s  ds_igr_port_thrd_prof_id_t;

struct ds_igr_port_thrd_profile_s
{
    uint32 rsv_0                                                            : 4;
    uint32 port_thrd                                                        : 10;
    uint32 rsv_1                                                            : 18;

    uint32 port_xon_thrd                                                    : 14;
    uint32 rsv_2                                                            : 2;
    uint32 port_xoff_thrd                                                   : 14;
    uint32 rsv_3                                                            : 2;
};
typedef struct ds_igr_port_thrd_profile_s  ds_igr_port_thrd_profile_t;

struct ds_igr_port_to_tc_prof_id_s
{
    uint32 prof_id0                                                         : 3;
    uint32 rsv_0                                                            : 1;
    uint32 prof_id1                                                         : 3;
    uint32 rsv_1                                                            : 1;
    uint32 prof_id2                                                         : 3;
    uint32 rsv_2                                                            : 1;
    uint32 prof_id3                                                         : 3;
    uint32 rsv_3                                                            : 1;
    uint32 prof_id4                                                         : 3;
    uint32 rsv_4                                                            : 1;
    uint32 prof_id5                                                         : 3;
    uint32 rsv_5                                                            : 1;
    uint32 prof_id6                                                         : 3;
    uint32 rsv_6                                                            : 1;
    uint32 prof_id7                                                         : 3;
    uint32 rsv_7                                                            : 1;
};
typedef struct ds_igr_port_to_tc_prof_id_s  ds_igr_port_to_tc_prof_id_t;

struct ds_igr_pri_to_tc_map_s
{
    uint32 tc0                                                              : 3;
    uint32 rsv_0                                                            : 1;
    uint32 tc1                                                              : 3;
    uint32 rsv_1                                                            : 1;
    uint32 tc2                                                              : 3;
    uint32 rsv_2                                                            : 1;
    uint32 tc3                                                              : 3;
    uint32 rsv_3                                                            : 1;
    uint32 tc4                                                              : 3;
    uint32 rsv_4                                                            : 1;
    uint32 tc5                                                              : 3;
    uint32 rsv_5                                                            : 1;
    uint32 tc6                                                              : 3;
    uint32 rsv_6                                                            : 1;
    uint32 tc7                                                              : 3;
    uint32 rsv_7                                                            : 1;

    uint32 sc0                                                              : 2;
    uint32 rsv_8                                                            : 2;
    uint32 sc1                                                              : 2;
    uint32 rsv_9                                                            : 2;
    uint32 sc2                                                              : 2;
    uint32 rsv_10                                                           : 2;
    uint32 sc3                                                              : 2;
    uint32 rsv_11                                                           : 2;
    uint32 sc4                                                              : 2;
    uint32 rsv_12                                                           : 2;
    uint32 sc5                                                              : 2;
    uint32 rsv_13                                                           : 2;
    uint32 sc6                                                              : 2;
    uint32 rsv_14                                                           : 2;
    uint32 sc7                                                              : 2;
    uint32 rsv_15                                                           : 2;
};
typedef struct ds_igr_pri_to_tc_map_s  ds_igr_pri_to_tc_map_t;

struct ds_src_sgmac_group_s
{
    uint32 sgmac_group_id                                                   : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct ds_src_sgmac_group_s  ds_src_sgmac_group_t;

struct ipe_hdr_err_stats_mem_s
{
    uint32 abort_cnt                                                        : 4;
    uint32 abort_hard_discard_cnt                                           : 4;
    uint32 abort_met_fifo_drop_cnt                                          : 4;
    uint32 abort_chip_id_mismatch_cnt                                       : 4;
    uint32 rsv_0                                                            : 16;
};
typedef struct ipe_hdr_err_stats_mem_s  ipe_hdr_err_stats_mem_t;

struct ipe_hdr_msg_fifo_s
{
    uint32 word0                                                            : 19;
    uint32 rsv_0                                                            : 13;

    uint32 word1                                                            : 32;

    uint32 word2                                                            : 32;

    uint32 word3                                                            : 32;

    uint32 word4                                                            : 32;

    uint32 word5                                                            : 32;

    uint32 word6                                                            : 32;

    uint32 word7                                                            : 32;
};
typedef struct ipe_hdr_msg_fifo_s  ipe_hdr_msg_fifo_t;

struct met_fifo_priority_map_table_s
{
    uint32 met_fifo_priority                                                : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct met_fifo_priority_map_table_s  met_fifo_priority_map_table_t;

struct pkt_err_stats_mem_s
{
    uint32 silent_drop_cnt                                                  : 4;
    uint32 silent_drop_data_error_cnt                                       : 4;
    uint32 silent_drop_no_buf_cnt                                           : 4;
    uint32 silent_drop_chip_id_mismatch_cnt                                 : 4;
    uint32 silent_drop_hard_discard_cnt                                     : 4;
    uint32 rsv_0                                                            : 12;

    uint32 abort_cnt                                                        : 4;
    uint32 abort_data_error_cnt                                             : 4;
    uint32 abort_over_len_error_cnt                                         : 4;
    uint32 abort_under_len_error_cnt                                        : 4;
    uint32 abort_framing_error_cnt                                          : 4;
    uint32 abort_no_buf_cnt                                                 : 4;
    uint32 abort_met_fifo_drop_cnt                                          : 4;
    uint32 rsv_1                                                            : 4;
};
typedef struct pkt_err_stats_mem_s  pkt_err_stats_mem_t;

struct pkt_msg_fifo_s
{
    uint32 word0                                                            : 19;
    uint32 rsv_0                                                            : 13;

    uint32 word1                                                            : 32;

    uint32 word2                                                            : 32;

    uint32 word3                                                            : 32;

    uint32 word4                                                            : 32;

    uint32 word5                                                            : 32;

    uint32 word6                                                            : 32;

    uint32 word7                                                            : 32;
};
typedef struct pkt_msg_fifo_s  pkt_msg_fifo_t;

struct pkt_resrc_err_stats_s
{
    uint32 cnt                                                              : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct pkt_resrc_err_stats_s  pkt_resrc_err_stats_t;

struct buf_store_chan_info_ctl_s
{
    uint32 chan_info_init                                                   : 1;
    uint32 rsv_0                                                            : 31;

    uint32 chan_info_init_done                                              : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct buf_store_chan_info_ctl_s  buf_store_chan_info_ctl_t;

struct buf_store_cpu_mac_pause_record_s
{
    uint32 cpu_mac_pause_record                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct buf_store_cpu_mac_pause_record_s  buf_store_cpu_mac_pause_record_t;

struct buf_store_cpu_mac_pause_req_ctl_s
{
    uint32 cpu_mac_pause_req_en                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct buf_store_cpu_mac_pause_req_ctl_s  buf_store_cpu_mac_pause_req_ctl_t;

struct buf_store_credit_debug_s
{
    uint32 pb_ctl_pkt_credit_used                                           : 5;
    uint32 rsv_0                                                            : 27;

    uint32 pb_ctl_hdr_credit_used                                           : 5;
    uint32 rsv_1                                                            : 27;
};
typedef struct buf_store_credit_debug_s  buf_store_credit_debug_t;

struct buf_store_credit_thd_s
{
    uint32 pb_ctl_pkt_credit_thd                                            : 5;
    uint32 rsv_0                                                            : 27;

    uint32 pb_ctl_hdr_credit_thd                                            : 5;
    uint32 rsv_1                                                            : 27;
};
typedef struct buf_store_credit_thd_s  buf_store_credit_thd_t;

struct buf_store_ecc_ctl_s
{
    uint32 cfg_ecc_check_en                                                 : 1;
    uint32 rsv_0                                                            : 3;
    uint32 cfg_ecc_correct_dis                                              : 1;
    uint32 rsv_1                                                            : 3;
    uint32 cfg_report_single_bit_error                                      : 1;
    uint32 rsv_2                                                            : 23;
};
typedef struct buf_store_ecc_ctl_s  buf_store_ecc_ctl_t;

struct buf_store_ecc_error_debug_stats_s
{
    uint32 cfg_buf_ptr_ecc_multiple_bit_count                               : 8;
    uint32 cfg_buf_ptr_ecc_single_bit_count                                 : 8;
    uint32 rsv_0                                                            : 16;

    uint32 cfg_buf_ptr_info_ecc_multiple_bit_count                          : 8;
    uint32 cfg_buf_ptr_info_ecc_single_bit_count                            : 8;
    uint32 rsv_1                                                            : 16;
};
typedef struct buf_store_ecc_error_debug_stats_s  buf_store_ecc_error_debug_stats_t;

struct buf_store_err_stats_mem_ctl_s
{
    uint32 pkt_err_stats_mem_init                                           : 1;
    uint32 rsv_0                                                            : 31;

    uint32 pkt_err_stats_mem_init_done                                      : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct buf_store_err_stats_mem_ctl_s  buf_store_err_stats_mem_ctl_t;

struct buf_store_fifo_ctl_s
{
    uint32 resrc_return_fifo_a_full_thrd                                    : 6;
    uint32 rsv_0                                                            : 26;

    uint32 pkt_release_wr_fifo_a_full_thrd_for_release                      : 6;
    uint32 rsv_1                                                            : 10;
    uint32 pkt_release_wr_fifo_a_full_thrd_for_abort                        : 6;
    uint32 rsv_2                                                            : 10;

    uint32 buf_ptr_info_wr_fifo_a_full_thrd                                 : 6;
    uint32 rsv_3                                                            : 26;

    uint32 ipe_hdr_abort_fifo_almost_full_threshold                         : 5;
    uint32 rsv_4                                                            : 27;

    uint32 pkt_release_fifo_almost_full_threshold                           : 6;
    uint32 rsv_5                                                            : 26;

    uint32 pkt_msg_fifo_a_full_thrd                                         : 7;
    uint32 rsv_6                                                            : 9;
    uint32 ipe_hdr_msg_fifo_a_full_thrd                                     : 6;
    uint32 rsv_7                                                            : 10;

    uint32 link_buf_wr_fifo_almost_full_threshold                           : 7;
    uint32 rsv_8                                                            : 25;

    uint32 prefetch_fifo_a_full_thrd                                        : 8;
    uint32 rsv_9                                                            : 24;

    uint32 ipe_body_in_fifo_a_full_thrd                                     : 9;
    uint32 rsv_10                                                           : 23;
};
typedef struct buf_store_fifo_ctl_s  buf_store_fifo_ctl_t;

struct buf_store_free_list_ctl_s
{
    uint32 free_list_head_ptr                                               : 14;
    uint32 rsv_0                                                            : 18;

    uint32 free_list_tail_ptr                                               : 14;
    uint32 rsv_1                                                            : 18;

    uint32 free_list_buf_cnt                                                : 14;
    uint32 rsv_2                                                            : 2;
    uint32 min_free_list_buf_cnt                                            : 14;
    uint32 rsv_3                                                            : 2;

    uint32 single_buf_release_fifo_depth                                    : 5;
    uint32 rsv_4                                                            : 11;
    uint32 free_buf_fifo_depth                                              : 3;
    uint32 rsv_5                                                            : 13;

    uint32 prefetch_fifo_depth                                              : 8;
    uint32 rsv_6                                                            : 24;
};
typedef struct buf_store_free_list_ctl_s  buf_store_free_list_ctl_t;

struct buf_store_gcn_ctl_s
{
    uint32 gcn_low_thd                                                      : 14;
    uint32 rsv_0                                                            : 18;

    uint32 gcn_high_thd                                                     : 14;
    uint32 rsv_1                                                            : 18;
};
typedef struct buf_store_gcn_ctl_s  buf_store_gcn_ctl_t;

struct buf_store_input_debug_stats_s
{
    uint32 fr_ipe_hdr_adj_sop_cnt                                           : 4;
    uint32 rsv_0                                                            : 4;
    uint32 fr_ipe_hdr_adj_eop_cnt                                           : 4;
    uint32 rsv_1                                                            : 4;
    uint32 fr_ipe_hdr_adj_data_err_cnt                                      : 4;
    uint32 rsv_2                                                            : 12;

    uint32 fr_ipe_fwd_valid_cnt                                             : 4;
    uint32 rsv_3                                                            : 28;

    uint32 fr_e_loop_sop_cnt                                                : 4;
    uint32 rsv_4                                                            : 4;
    uint32 fr_e_loop_eop_cnt                                                : 4;
    uint32 rsv_5                                                            : 4;
    uint32 fr_e_loop_data_err_cnt                                           : 4;
    uint32 rsv_6                                                            : 12;

    uint32 fr_cpu_sop_cnt                                                   : 4;
    uint32 rsv_7                                                            : 4;
    uint32 fr_cpu_eop_cnt                                                   : 4;
    uint32 rsv_8                                                            : 4;
    uint32 fr_cpu_data_err_cnt                                              : 4;
    uint32 rsv_9                                                            : 12;

    uint32 fr_dma_sop_cnt                                                   : 4;
    uint32 rsv_10                                                           : 4;
    uint32 fr_dma_eop_cnt                                                   : 4;
    uint32 rsv_11                                                           : 4;
    uint32 fr_dma_data_err_cnt                                              : 4;
    uint32 rsv_12                                                           : 12;

    uint32 fr_oam_sop_cnt                                                   : 4;
    uint32 rsv_13                                                           : 4;
    uint32 fr_oam_eop_cnt                                                   : 4;
    uint32 rsv_14                                                           : 4;
    uint32 fr_oam_data_err_cnt                                              : 4;
    uint32 rsv_15                                                           : 12;
};
typedef struct buf_store_input_debug_stats_s  buf_store_input_debug_stats_t;

struct buf_store_input_fifo_arb_ctl_s
{
    uint32 ipe_e_loop_intf_slot                                             : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct buf_store_input_fifo_arb_ctl_s  buf_store_input_fifo_arb_ctl_t;

struct buf_store_int_lk_resrc_ctl_s
{
    uint32 int_lk_pkt_mode_resrc_base                                       : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct buf_store_int_lk_resrc_ctl_s  buf_store_int_lk_resrc_ctl_t;

struct buf_store_int_lk_stall_info_s
{
    uint32 int_lk_stall_record_high                                         : 20;
    uint32 rsv_0                                                            : 4;
    uint32 int_lk_pri_stall_record                                          : 8;

    uint32 int_lk_stall_record_low                                          : 32;
};
typedef struct buf_store_int_lk_stall_info_s  buf_store_int_lk_stall_info_t;

struct buf_store_internal_stall_ctl_s
{
    uint32 cpu_intf_stall_en                                                : 1;
    uint32 rsv_0                                                            : 3;
    uint32 dma_intf_stall_en                                                : 1;
    uint32 rsv_1                                                            : 3;
    uint32 oam_intf_stall_en                                                : 1;
    uint32 rsv_2                                                            : 7;
    uint32 e_loop_intf_stall_en                                             : 1;
    uint32 rsv_3                                                            : 15;
};
typedef struct buf_store_internal_stall_ctl_s  buf_store_internal_stall_ctl_t;

struct buf_store_link_list_slot_s
{
    uint32 buf_ptr_free_buf_rd_slot_num                                     : 2;
    uint32 rsv_0                                                            : 6;
    uint32 buf_ptr_next_buf_rd_slot_num                                     : 2;
    uint32 rsv_1                                                            : 6;
    uint32 buf_ptr_link_buf_wr_slot_num                                     : 2;
    uint32 rsv_2                                                            : 6;
    uint32 buf_ptr_pkt_release_wr_slot_num                                  : 2;
    uint32 rsv_3                                                            : 6;
};
typedef struct buf_store_link_list_slot_s  buf_store_link_list_slot_t;

struct buf_store_link_list_table_ctl_s
{
    uint32 buf_ptr_table_init                                               : 1;
    uint32 rsv_0                                                            : 31;

    uint32 buf_ptr_table_init_done                                          : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct buf_store_link_list_table_ctl_s  buf_store_link_list_table_ctl_t;

struct buf_store_met_fifo_stall_ctl_s
{
    uint32 met_fifo_ucast_low_stall_enable                                  : 1;
    uint32 met_fifo_ucast_high_stall_enable                                 : 1;
    uint32 met_fifo_mcast_low_stall_enable                                  : 1;
    uint32 met_fifo_mcast_high_stall_enable                                 : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct buf_store_met_fifo_stall_ctl_s  buf_store_met_fifo_stall_ctl_t;

struct buf_store_misc_ctl_s
{
    uint32 drain_enable                                                     : 1;
    uint32 under_len_error_chk_enable                                       : 1;
    uint32 over_len_error_chk_enable                                        : 1;
    uint32 resrc_mgr_disable                                                : 1;
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 3;
    uint32 hdr_crc_chk_enable                                               : 1;
    uint32 rsv_1                                                            : 7;
    uint32 cfg_int_lk_stall_en                                              : 1;
    uint32 rsv_2                                                            : 3;
    uint32 cfg_eop_abort_ok                                                 : 1;
    uint32 rsv_3                                                            : 11;

    uint32 min_pkt_size                                                     : 14;
    uint32 rsv_4                                                            : 2;
    uint32 max_pkt_size                                                     : 14;
    uint32 rsv_5                                                            : 2;
};
typedef struct buf_store_misc_ctl_s  buf_store_misc_ctl_t;

struct buf_store_msg_drop_ctl_s
{
    uint32 ipe_mcast_low_drop_en                                            : 1;
    uint32 ipe_mcast_high_drop_en                                           : 1;
    uint32 ipe_ucast_low_drop_en                                            : 1;
    uint32 ipe_ucast_high_drop_en                                           : 1;
    uint32 rsv_0                                                            : 4;
    uint32 e_loop_mcast_low_drop_en                                         : 1;
    uint32 e_loop_mcast_high_drop_en                                        : 1;
    uint32 e_loop_ucast_low_drop_en                                         : 1;
    uint32 e_loop_ucast_high_drop_en                                        : 1;
    uint32 rsv_1                                                            : 4;
    uint32 cpu_mcast_low_drop_en                                            : 1;
    uint32 cpu_mcast_high_drop_en                                           : 1;
    uint32 cpu_ucast_low_drop_en                                            : 1;
    uint32 cpu_ucast_high_drop_en                                           : 1;
    uint32 dma_mcast_low_drop_en                                            : 1;
    uint32 dma_mcast_high_drop_en                                           : 1;
    uint32 dma_ucast_low_drop_en                                            : 1;
    uint32 dma_ucast_high_drop_en                                           : 1;
    uint32 oam_mcast_low_drop_en                                            : 1;
    uint32 oam_mcast_high_drop_en                                           : 1;
    uint32 oam_ucast_low_drop_en                                            : 1;
    uint32 oam_ucast_high_drop_en                                           : 1;
    uint32 rsv_2                                                            : 4;
};
typedef struct buf_store_msg_drop_ctl_s  buf_store_msg_drop_ctl_t;

struct buf_store_net_normal_pause_record_s
{
    uint32 net_normal_pause_record_high                                     : 32;

    uint32 net_normal_pause_record_low                                      : 32;
};
typedef struct buf_store_net_normal_pause_record_s  buf_store_net_normal_pause_record_t;

struct buf_store_net_pfc_record_s
{
    uint32 net_pfc_record_chan                                              : 6;
    uint32 rsv_0                                                            : 26;

    uint32 net_pfc_status                                                   : 8;
    uint32 rsv_1                                                            : 24;
};
typedef struct buf_store_net_pfc_record_s  buf_store_net_pfc_record_t;

struct buf_store_net_pfc_req_ctl_s
{
    uint32 pfc_chan_en_high                                                 : 32;

    uint32 pfc_chan_en_low                                                  : 32;

    uint32 pfc_priority_en_chan0                                            : 8;
    uint32 pfc_priority_en_chan1                                            : 8;
    uint32 pfc_priority_en_chan2                                            : 8;
    uint32 pfc_priority_en_chan3                                            : 8;

    uint32 pfc_priority_en_chan4                                            : 8;
    uint32 pfc_priority_en_chan5                                            : 8;
    uint32 pfc_priority_en_chan6                                            : 8;
    uint32 pfc_priority_en_chan7                                            : 8;

    uint32 pfc_priority_en_chan8                                            : 8;
    uint32 pfc_priority_en_chan9                                            : 8;
    uint32 pfc_priority_en_chan10                                           : 8;
    uint32 pfc_priority_en_chan11                                           : 8;

    uint32 pfc_priority_en_chan12                                           : 8;
    uint32 pfc_priority_en_chan13                                           : 8;
    uint32 pfc_priority_en_chan14                                           : 8;
    uint32 pfc_priority_en_chan15                                           : 8;

    uint32 pfc_priority_en_chan16                                           : 8;
    uint32 pfc_priority_en_chan17                                           : 8;
    uint32 pfc_priority_en_chan18                                           : 8;
    uint32 pfc_priority_en_chan19                                           : 8;

    uint32 pfc_priority_en_chan20                                           : 8;
    uint32 pfc_priority_en_chan21                                           : 8;
    uint32 pfc_priority_en_chan22                                           : 8;
    uint32 pfc_priority_en_chan23                                           : 8;

    uint32 pfc_priority_en_chan24                                           : 8;
    uint32 pfc_priority_en_chan25                                           : 8;
    uint32 pfc_priority_en_chan26                                           : 8;
    uint32 pfc_priority_en_chan27                                           : 8;

    uint32 pfc_priority_en_chan28                                           : 8;
    uint32 pfc_priority_en_chan29                                           : 8;
    uint32 pfc_priority_en_chan30                                           : 8;
    uint32 pfc_priority_en_chan31                                           : 8;

    uint32 pfc_priority_en_chan32                                           : 8;
    uint32 pfc_priority_en_chan33                                           : 8;
    uint32 pfc_priority_en_chan34                                           : 8;
    uint32 pfc_priority_en_chan35                                           : 8;

    uint32 pfc_priority_en_chan36                                           : 8;
    uint32 pfc_priority_en_chan37                                           : 8;
    uint32 pfc_priority_en_chan38                                           : 8;
    uint32 pfc_priority_en_chan39                                           : 8;

    uint32 pfc_priority_en_chan40                                           : 8;
    uint32 pfc_priority_en_chan41                                           : 8;
    uint32 pfc_priority_en_chan42                                           : 8;
    uint32 pfc_priority_en_chan43                                           : 8;

    uint32 pfc_priority_en_chan44                                           : 8;
    uint32 pfc_priority_en_chan45                                           : 8;
    uint32 pfc_priority_en_chan46                                           : 8;
    uint32 pfc_priority_en_chan47                                           : 8;

    uint32 pfc_priority_en_chan48                                           : 8;
    uint32 pfc_priority_en_chan49                                           : 8;
    uint32 pfc_priority_en_chan50                                           : 8;
    uint32 pfc_priority_en_chan51                                           : 8;

    uint32 pfc_priority_en_chan52                                           : 8;
    uint32 pfc_priority_en_chan53                                           : 8;
    uint32 pfc_priority_en_chan54                                           : 8;
    uint32 pfc_priority_en_chan55                                           : 8;

    uint32 pfc_priority_en_chan56                                           : 8;
    uint32 pfc_priority_en_chan57                                           : 8;
    uint32 pfc_priority_en_chan58                                           : 8;
    uint32 pfc_priority_en_chan59                                           : 8;

    uint32 pfc_priority_en_chan60                                           : 8;
    uint32 pfc_priority_en_chan61                                           : 8;
    uint32 pfc_priority_en_chan62                                           : 8;
    uint32 pfc_priority_en_chan63                                           : 8;
};
typedef struct buf_store_net_pfc_req_ctl_s  buf_store_net_pfc_req_ctl_t;

struct buf_store_oob_fc_ctl_s
{
    uint32 int_lk_single_chan                                               : 1;
    uint32 rsv_0                                                            : 31;

    uint32 local_phy_port_resrc_pri_en                                      : 1;
    uint32 rsv_1                                                            : 31;

    uint32 local_phy_port_resrc_base                                        : 8;
    uint32 rsv_2                                                            : 24;
};
typedef struct buf_store_oob_fc_ctl_s  buf_store_oob_fc_ctl_t;

struct buf_store_output_debug_stats_s
{
    uint32 to_met_fifo_pkt_cnt                                              : 4;
    uint32 rsv_0                                                            : 12;
    uint32 to_met_fifo_buf_cnt                                              : 8;
    uint32 rsv_1                                                            : 8;

    uint32 fr_met_fifo_release_pkt_cnt                                      : 4;
    uint32 rsv_2                                                            : 12;
    uint32 fr_met_fifo_release_buf_cnt                                      : 8;
    uint32 rsv_3                                                            : 8;

    uint32 to_met_fifo_msg000_cnt                                           : 4;
    uint32 rsv_4                                                            : 4;
    uint32 to_met_fifo_msg101_cnt                                           : 4;
    uint32 rsv_5                                                            : 4;
    uint32 to_met_fifo_msg110_cnt                                           : 4;
    uint32 rsv_6                                                            : 4;
    uint32 to_met_fifo_msg111_cnt                                           : 4;
    uint32 rsv_7                                                            : 4;

    uint32 hdr_crc_error_cnt                                                : 4;
    uint32 rsv_8                                                            : 28;
};
typedef struct buf_store_output_debug_stats_s  buf_store_output_debug_stats_t;

struct buf_store_parity_fail_record_s
{
    uint32 chan_info_mem_parity_fail_addr                                   : 7;
    uint32 rsv_0                                                            : 9;
    uint32 chan_info_mem_parity_fail                                        : 1;
    uint32 rsv_1                                                            : 15;

    uint32 ipe_msg_cache_parity_fail_addr                                   : 6;
    uint32 rsv_2                                                            : 10;
    uint32 ipe_msg_cache_parity_fail                                        : 1;
    uint32 rsv_3                                                            : 15;

    uint32 buf_ptr_mem_parity_fail_addr                                     : 14;
    uint32 rsv_4                                                            : 2;
    uint32 buf_ptr_mem_parity_fail                                          : 1;
    uint32 rsv_5                                                            : 15;

    uint32 buf_ptr_info_mem_parity_fail_addr                                : 12;
    uint32 rsv_6                                                            : 4;
    uint32 buf_ptr_info_mem_parity_fail                                     : 1;
    uint32 rsv_7                                                            : 15;
};
typedef struct buf_store_parity_fail_record_s  buf_store_parity_fail_record_t;

struct buf_store_pb_credit_run_out_debug_stats_s
{
    uint32 pb_ctl_pkt_credit_run_out_cnt                                    : 8;
    uint32 rsv_0                                                            : 24;

    uint32 pb_ctl_hdr_credit_run_out_cnt                                    : 8;
    uint32 rsv_1                                                            : 24;
};
typedef struct buf_store_pb_credit_run_out_debug_stats_s  buf_store_pb_credit_run_out_debug_stats_t;

struct buf_store_resrc_ram_ctl_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct buf_store_resrc_ram_ctl_s  buf_store_resrc_ram_ctl_t;

struct buf_store_sgmac_ctl_s
{
    uint32 from_cpu_en63_32                                                 : 32;

    uint32 from_cpu_en31_0                                                  : 32;
};
typedef struct buf_store_sgmac_ctl_s  buf_store_sgmac_ctl_t;

struct buf_store_stall_drop_debug_stats_s
{
    uint32 ipe_ucast_drop_cnt                                               : 4;
    uint32 rsv_0                                                            : 28;

    uint32 ipe_mcast_drop_cnt                                               : 4;
    uint32 rsv_1                                                            : 28;

    uint32 e_loop_ucast_drop_cnt                                            : 4;
    uint32 rsv_2                                                            : 28;

    uint32 e_loop_mcast_drop_cnt                                            : 4;
    uint32 rsv_3                                                            : 28;

    uint32 cpu_ucast_drop_cnt                                               : 4;
    uint32 rsv_4                                                            : 28;

    uint32 cpu_mcast_drop_cnt                                               : 4;
    uint32 rsv_5                                                            : 28;

    uint32 oam_ucast_drop_cnt                                               : 4;
    uint32 rsv_6                                                            : 28;

    uint32 oam_mcast_drop_cnt                                               : 4;
    uint32 rsv_7                                                            : 28;

    uint32 ipe_hdr_ucast_drop_cnt                                           : 4;
    uint32 rsv_8                                                            : 28;

    uint32 ipe_hdr_mcast_drop_cnt                                           : 4;
    uint32 rsv_9                                                            : 28;

    uint32 dma_ucast_drop_cnt                                               : 4;
    uint32 rsv_10                                                           : 28;

    uint32 dma_mcast_drop_cnt                                               : 4;
    uint32 rsv_11                                                           : 28;
};
typedef struct buf_store_stall_drop_debug_stats_s  buf_store_stall_drop_debug_stats_t;

struct buf_store_stats_ctl_s
{
    uint32 ipe_stats_upd_en                                                 : 1;
    uint32 rsv_0                                                            : 7;
    uint32 e_loop_stats_upd_en                                              : 1;
    uint32 rsv_1                                                            : 7;
    uint32 cpu_stats_upd_en                                                 : 1;
    uint32 rsv_2                                                            : 7;
    uint32 dma_stats_upd_en                                                 : 1;
    uint32 rsv_3                                                            : 6;
    uint32 oam_stats_upd_en                                                 : 1;
};
typedef struct buf_store_stats_ctl_s  buf_store_stats_ctl_t;

struct buf_store_total_resrc_info_s
{
    uint32 rsv_0                                                            : 4;
    uint32 igr_total_thrd                                                   : 10;
    uint32 rsv_1                                                            : 18;

    uint32 igr_total_cnt                                                    : 14;
    uint32 rsv_2                                                            : 18;

    uint32 critical_packet_cnt                                              : 14;
    uint32 rsv_3                                                            : 18;

    uint32 c2c_packet_cnt                                                   : 14;
    uint32 rsv_4                                                            : 18;
};
typedef struct buf_store_total_resrc_info_s  buf_store_total_resrc_info_t;

struct buffer_store_ctl_s
{
    uint32 local_switching_disable                                          : 1;
    uint32 stacking_en                                                      : 1;
    uint32 critical_packet_from_fabric                                      : 1;
    uint32 mcast_met_fifo_enable                                            : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cpu_tx_exception_en                                              : 1;
    uint32 chip_id_check_disable                                            : 1;
    uint32 rsv_1                                                            : 1;
    uint32 chip_id                                                          : 5;
    uint32 cpu_rx_exception_en0                                             : 1;
    uint32 cpu_rx_exception_en1                                             : 1;
    uint32 rsv_2                                                            : 9;
    uint32 cpu_port                                                         : 8;

    uint32 resrc_id_use_local_phy_port63_32                                 : 32;

    uint32 resrc_id_use_local_phy_port31_0                                  : 32;

    uint32 discard_source_chip                                              : 32;

    uint32 force_discard_source_chip                                        : 32;
};
typedef struct buffer_store_ctl_s  buffer_store_ctl_t;

struct buffer_store_force_local_ctl_s
{
    uint32 dest_map_mask0                                                   : 22;
    uint32 rsv_0                                                            : 10;

    uint32 dest_map_value0                                                  : 22;
    uint32 rsv_1                                                            : 10;

    uint32 dest_map_mask1                                                   : 22;
    uint32 rsv_2                                                            : 10;

    uint32 dest_map_value1                                                  : 22;
    uint32 rsv_3                                                            : 10;

    uint32 dest_map_mask2                                                   : 22;
    uint32 rsv_4                                                            : 10;

    uint32 dest_map_value2                                                  : 22;
    uint32 rsv_5                                                            : 10;

    uint32 dest_map_mask3                                                   : 22;
    uint32 rsv_6                                                            : 10;

    uint32 dest_map_value3                                                  : 22;
    uint32 rsv_7                                                            : 10;
};
typedef struct buffer_store_force_local_ctl_s  buffer_store_force_local_ctl_t;

struct ds_igr_cond_dis_prof_id__reg_ram__ram_chk_rec_s
{
    uint32 ds_igr_cond_dis_prof_id_parity_fail_addr                         : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_igr_cond_dis_prof_id_parity_fail                              : 1;
};
typedef struct ds_igr_cond_dis_prof_id__reg_ram__ram_chk_rec_s  ds_igr_cond_dis_prof_id__reg_ram__ram_chk_rec_t;

struct ds_igr_port_cnt__reg_ram__ram_chk_rec_s
{
    uint32 ds_igr_port_cnt_parity_fail_addr                                 : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_igr_port_cnt_parity_fail                                      : 1;
};
typedef struct ds_igr_port_cnt__reg_ram__ram_chk_rec_s  ds_igr_port_cnt__reg_ram__ram_chk_rec_t;

struct ds_igr_port_tc_cnt__reg_ram__ram_chk_rec_s
{
    uint32 ds_igr_port_tc_cnt_parity_fail_addr                              : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_igr_port_tc_cnt_parity_fail                                   : 1;
};
typedef struct ds_igr_port_tc_cnt__reg_ram__ram_chk_rec_s  ds_igr_port_tc_cnt__reg_ram__ram_chk_rec_t;

struct ds_igr_port_tc_min_prof_id__reg_ram__ram_chk_rec_s
{
    uint32 ds_igr_port_tc_min_prof_id_parity_fail_addr                      : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_igr_port_tc_min_prof_id_parity_fail                           : 1;
};
typedef struct ds_igr_port_tc_min_prof_id__reg_ram__ram_chk_rec_s  ds_igr_port_tc_min_prof_id__reg_ram__ram_chk_rec_t;

struct ds_igr_port_tc_pri_map__reg_ram__ram_chk_rec_s
{
    uint32 ds_igr_port_tc_pri_map_parity_fail_addr                          : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_igr_port_tc_pri_map_parity_fail                               : 1;
};
typedef struct ds_igr_port_tc_pri_map__reg_ram__ram_chk_rec_s  ds_igr_port_tc_pri_map__reg_ram__ram_chk_rec_t;

struct ds_igr_port_tc_thrd_prof_id__reg_ram__ram_chk_rec_s
{
    uint32 ds_igr_port_tc_thrd_prof_id_parity_fail_addr                     : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_igr_port_tc_thrd_prof_id_parity_fail                          : 1;
};
typedef struct ds_igr_port_tc_thrd_prof_id__reg_ram__ram_chk_rec_s  ds_igr_port_tc_thrd_prof_id__reg_ram__ram_chk_rec_t;

struct ds_igr_port_tc_thrd_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_igr_port_tc_thrd_profile_parity_fail_addr                     : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_igr_port_tc_thrd_profile_parity_fail                          : 1;
};
typedef struct ds_igr_port_tc_thrd_profile__reg_ram__ram_chk_rec_s  ds_igr_port_tc_thrd_profile__reg_ram__ram_chk_rec_t;

struct ds_igr_port_thrd_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_igr_port_thrd_profile_parity_fail_addr                        : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_igr_port_thrd_profile_parity_fail                             : 1;
};
typedef struct ds_igr_port_thrd_profile__reg_ram__ram_chk_rec_s  ds_igr_port_thrd_profile__reg_ram__ram_chk_rec_t;

struct ds_igr_pri_to_tc_map__reg_ram__ram_chk_rec_s
{
    uint32 ds_igr_pri_to_tc_map_parity_fail_addr                            : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_igr_pri_to_tc_map_parity_fail                                 : 1;
};
typedef struct ds_igr_pri_to_tc_map__reg_ram__ram_chk_rec_s  ds_igr_pri_to_tc_map__reg_ram__ram_chk_rec_t;

struct igr_cond_dis_profile_s
{
    uint32 cond_dis_bmp0                                                    : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cond_dis_bmp1                                                    : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cond_dis_bmp2                                                    : 6;
    uint32 rsv_2                                                            : 2;
    uint32 cond_dis_bmp3                                                    : 6;
    uint32 rsv_3                                                            : 2;

    uint32 cond_dis_bmp4                                                    : 6;
    uint32 rsv_4                                                            : 2;
    uint32 cond_dis_bmp5                                                    : 6;
    uint32 rsv_5                                                            : 2;
    uint32 cond_dis_bmp6                                                    : 6;
    uint32 rsv_6                                                            : 2;
    uint32 cond_dis_bmp7                                                    : 6;
    uint32 rsv_7                                                            : 2;
};
typedef struct igr_cond_dis_profile_s  igr_cond_dis_profile_t;

struct igr_congest_level_thrd_s
{
    uint32 rsv_0                                                            : 6;
    uint32 sc0_thrd_lvl0                                                    : 8;
    uint32 rsv_1                                                            : 8;
    uint32 sc0_thrd_lvl1                                                    : 8;
    uint32 rsv_2                                                            : 2;

    uint32 rsv_3                                                            : 6;
    uint32 sc0_thrd_lvl2                                                    : 8;
    uint32 rsv_4                                                            : 8;
    uint32 sc0_thrd_lvl3                                                    : 8;
    uint32 rsv_5                                                            : 2;

    uint32 rsv_6                                                            : 6;
    uint32 sc0_thrd_lvl4                                                    : 8;
    uint32 rsv_7                                                            : 8;
    uint32 sc0_thrd_lvl5                                                    : 8;
    uint32 rsv_8                                                            : 2;

    uint32 rsv_9                                                            : 6;
    uint32 sc0_thrd_lvl6                                                    : 8;
    uint32 rsv_10                                                           : 18;

    uint32 rsv_11                                                           : 6;
    uint32 sc1_thrd_lvl0                                                    : 8;
    uint32 rsv_12                                                           : 8;
    uint32 sc1_thrd_lvl1                                                    : 8;
    uint32 rsv_13                                                           : 2;

    uint32 rsv_14                                                           : 6;
    uint32 sc1_thrd_lvl2                                                    : 8;
    uint32 rsv_15                                                           : 8;
    uint32 sc1_thrd_lvl3                                                    : 8;
    uint32 rsv_16                                                           : 2;

    uint32 rsv_17                                                           : 6;
    uint32 sc1_thrd_lvl4                                                    : 8;
    uint32 rsv_18                                                           : 8;
    uint32 sc1_thrd_lvl5                                                    : 8;
    uint32 rsv_19                                                           : 2;

    uint32 rsv_20                                                           : 6;
    uint32 sc1_thrd_lvl6                                                    : 8;
    uint32 rsv_21                                                           : 18;

    uint32 rsv_22                                                           : 6;
    uint32 sc2_thrd_lvl0                                                    : 8;
    uint32 rsv_23                                                           : 8;
    uint32 sc2_thrd_lvl1                                                    : 8;
    uint32 rsv_24                                                           : 2;

    uint32 rsv_25                                                           : 6;
    uint32 sc2_thrd_lvl2                                                    : 8;
    uint32 rsv_26                                                           : 8;
    uint32 sc2_thrd_lvl3                                                    : 8;
    uint32 rsv_27                                                           : 2;

    uint32 rsv_28                                                           : 6;
    uint32 sc2_thrd_lvl4                                                    : 8;
    uint32 rsv_29                                                           : 8;
    uint32 sc2_thrd_lvl5                                                    : 8;
    uint32 rsv_30                                                           : 2;

    uint32 rsv_31                                                           : 6;
    uint32 sc2_thrd_lvl6                                                    : 8;
    uint32 rsv_32                                                           : 18;

    uint32 rsv_33                                                           : 6;
    uint32 sc3_thrd_lvl0                                                    : 8;
    uint32 rsv_34                                                           : 8;
    uint32 sc3_thrd_lvl1                                                    : 8;
    uint32 rsv_35                                                           : 2;

    uint32 rsv_36                                                           : 6;
    uint32 sc3_thrd_lvl2                                                    : 8;
    uint32 rsv_37                                                           : 8;
    uint32 sc3_thrd_lvl3                                                    : 8;
    uint32 rsv_38                                                           : 2;

    uint32 rsv_39                                                           : 6;
    uint32 sc3_thrd_lvl4                                                    : 8;
    uint32 rsv_40                                                           : 8;
    uint32 sc3_thrd_lvl5                                                    : 8;
    uint32 rsv_41                                                           : 2;

    uint32 rsv_42                                                           : 6;
    uint32 sc3_thrd_lvl6                                                    : 8;
    uint32 rsv_43                                                           : 18;
};
typedef struct igr_congest_level_thrd_s  igr_congest_level_thrd_t;

struct igr_glb_drop_cond_ctl_s
{
    uint32 igr_glb_drop_cond_dis                                            : 5;
    uint32 rsv_0                                                            : 27;

    uint32 igr_glb_tc_drop_cond_dis                                         : 5;
    uint32 rsv_1                                                            : 27;
};
typedef struct igr_glb_drop_cond_ctl_s  igr_glb_drop_cond_ctl_t;

struct igr_port_tc_min_profile_s
{
    uint32 port_tc_min0                                                     : 14;
    uint32 rsv_0                                                            : 2;
    uint32 port_tc_min1                                                     : 14;
    uint32 rsv_1                                                            : 2;

    uint32 port_tc_min2                                                     : 14;
    uint32 rsv_2                                                            : 2;
    uint32 port_tc_min3                                                     : 14;
    uint32 rsv_3                                                            : 2;

    uint32 port_tc_min4                                                     : 14;
    uint32 rsv_4                                                            : 2;
    uint32 port_tc_min5                                                     : 14;
    uint32 rsv_5                                                            : 2;

    uint32 port_tc_min6                                                     : 14;
    uint32 rsv_6                                                            : 2;
    uint32 port_tc_min7                                                     : 14;
    uint32 rsv_7                                                            : 2;
};
typedef struct igr_port_tc_min_profile_s  igr_port_tc_min_profile_t;

struct igr_resrc_mgr_misc_ctl_s
{
    uint32 critical_packet_thrd                                             : 14;
    uint32 rsv_0                                                            : 2;
    uint32 no_care_critical_packet                                          : 1;
    uint32 rsv_1                                                            : 14;
    uint32 en_critical_packet_chk                                           : 1;

    uint32 c2c_packet_thrd                                                  : 14;
    uint32 rsv_2                                                            : 2;
    uint32 no_care_c2c_packet                                               : 1;
    uint32 rsv_3                                                            : 14;
    uint32 en_c2c_packet_chk                                                : 1;
};
typedef struct igr_resrc_mgr_misc_ctl_s  igr_resrc_mgr_misc_ctl_t;

struct igr_sc_cnt_s
{
    uint32 sc_cnt0                                                          : 14;
    uint32 rsv_0                                                            : 18;

    uint32 sc_cnt1                                                          : 14;
    uint32 rsv_1                                                            : 18;

    uint32 sc_cnt2                                                          : 14;
    uint32 rsv_2                                                            : 18;

    uint32 sc_cnt3                                                          : 14;
    uint32 rsv_3                                                            : 18;
};
typedef struct igr_sc_cnt_s  igr_sc_cnt_t;

struct igr_sc_thrd_s
{
    uint32 rsv_0                                                            : 4;
    uint32 sc_thrd0                                                         : 10;
    uint32 rsv_1                                                            : 6;
    uint32 sc_thrd1                                                         : 10;
    uint32 rsv_2                                                            : 2;

    uint32 rsv_3                                                            : 4;
    uint32 sc_thrd2                                                         : 10;
    uint32 rsv_4                                                            : 6;
    uint32 sc_thrd3                                                         : 10;
    uint32 rsv_5                                                            : 2;
};
typedef struct igr_sc_thrd_s  igr_sc_thrd_t;

struct igr_tc_cnt_s
{
    uint32 tc_cnt0                                                          : 14;
    uint32 rsv_0                                                            : 18;

    uint32 tc_cnt1                                                          : 14;
    uint32 rsv_1                                                            : 18;

    uint32 tc_cnt2                                                          : 14;
    uint32 rsv_2                                                            : 18;

    uint32 tc_cnt3                                                          : 14;
    uint32 rsv_3                                                            : 18;

    uint32 tc_cnt4                                                          : 14;
    uint32 rsv_4                                                            : 18;

    uint32 tc_cnt5                                                          : 14;
    uint32 rsv_5                                                            : 18;

    uint32 tc_cnt6                                                          : 14;
    uint32 rsv_6                                                            : 18;

    uint32 tc_cnt7                                                          : 14;
    uint32 rsv_7                                                            : 18;
};
typedef struct igr_tc_cnt_s  igr_tc_cnt_t;

struct igr_tc_thrd_s
{
    uint32 rsv_0                                                            : 4;
    uint32 tc_thrd0                                                         : 10;
    uint32 rsv_1                                                            : 6;
    uint32 tc_thrd1                                                         : 10;
    uint32 rsv_2                                                            : 2;

    uint32 rsv_3                                                            : 4;
    uint32 tc_thrd2                                                         : 10;
    uint32 rsv_4                                                            : 6;
    uint32 tc_thrd3                                                         : 10;
    uint32 rsv_5                                                            : 2;

    uint32 rsv_6                                                            : 4;
    uint32 tc_thrd4                                                         : 10;
    uint32 rsv_7                                                            : 6;
    uint32 tc_thrd5                                                         : 10;
    uint32 rsv_8                                                            : 2;

    uint32 rsv_9                                                            : 4;
    uint32 tc_thrd6                                                         : 10;
    uint32 rsv_10                                                           : 6;
    uint32 tc_thrd7                                                         : 10;
    uint32 rsv_11                                                           : 2;
};
typedef struct igr_tc_thrd_s  igr_tc_thrd_t;

struct net_local_phy_port_fc_record_s
{
    uint32 net_local_phy_port_fc_record_port                                : 7;
    uint32 rsv_0                                                            : 25;

    uint32 net_local_phy_port_fc_status                                     : 9;
    uint32 rsv_1                                                            : 23;
};
typedef struct net_local_phy_port_fc_record_s  net_local_phy_port_fc_record_t;

struct cpu_mac_interrupt_normal_s
{
    uint32 ingress_data_fifo_overrun                                        : 1;
    uint32 egress_data_fifo_overrun                                         : 1;
    uint32 gmac_tx_fifo_overrun                                             : 1;
    uint32 gmac_rx_fifo_overrun                                             : 1;
    uint32 gmac_tx_fifo_underrun                                            : 1;
    uint32 eop_cnt_gt_one_ingress_fifo                                      : 1;
    uint32 eop_cnt_gt_one_egress_fifo                                       : 1;
    uint32 signal_detect_los                                                : 1;
    uint32 pcs_r_f_link_failure                                             : 1;
    uint32 pcs_r_f_aneg_err                                                 : 1;
    uint32 pcs_r_f_offline                                                  : 1;
    uint32 pcs_link_status_int                                              : 1;
    uint32 pcs_an_complete_int                                              : 1;
    uint32 rsv_0                                                            : 19;
};
typedef struct cpu_mac_interrupt_normal_s  cpu_mac_interrupt_normal_t;

struct cpu_mac_priority_map_s
{
    uint32 cos                                                              : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct cpu_mac_priority_map_s  cpu_mac_priority_map_t;

struct cpu_mac_credit_cfg_s
{
    uint32 buf_store_credit                                                 : 3;
    uint32 rsv_0                                                            : 1;
    uint32 running_bs_credit                                                : 3;
    uint32 rsv_1                                                            : 9;
    uint32 gmac_rx_credit                                                   : 5;
    uint32 rsv_2                                                            : 3;
    uint32 running_gmac_rx_credit                                           : 5;
    uint32 rsv_3                                                            : 3;
};
typedef struct cpu_mac_credit_cfg_s  cpu_mac_credit_cfg_t;

struct cpu_mac_credit_ctl_s
{
    uint32 clear_gmac_tx_credit                                             : 1;
    uint32 rsv_0                                                            : 7;
    uint32 gmac_tx_credit_thrd                                              : 6;
    uint32 rsv_1                                                            : 2;
    uint32 gmac_tx_credit_used                                              : 6;
    uint32 rsv_2                                                            : 10;
};
typedef struct cpu_mac_credit_ctl_s  cpu_mac_credit_ctl_t;

struct cpu_mac_ctl_s
{
    uint32 index0                                                           : 2;
    uint32 index1                                                           : 2;
    uint32 index2                                                           : 2;
    uint32 index3                                                           : 2;
    uint32 index4                                                           : 2;
    uint32 index5                                                           : 2;
    uint32 index6                                                           : 2;
    uint32 index7                                                           : 2;
    uint32 index8                                                           : 2;
    uint32 index9                                                           : 2;
    uint32 index10                                                          : 2;
    uint32 index11                                                          : 2;
    uint32 index12                                                          : 2;
    uint32 index13                                                          : 2;
    uint32 index14                                                          : 2;
    uint32 index15                                                          : 2;

    uint32 oam_cpu_select_en                                                : 1;
    uint32 nexthop_ptr_bits_type                                            : 1;
    uint32 rsv_0                                                            : 2;
    uint32 vlan_id                                                          : 12;
    uint32 tpid                                                             : 16;

    uint32 ether_type                                                       : 16;
    uint32 cpu_mac_reserved                                                 : 16;

    uint32 learning_nexthop_ptr                                             : 17;
    uint32 rsv_1                                                            : 7;
    uint32 learning_nexthop_ptr_en                                          : 1;
    uint32 rsv_2                                                            : 7;
};
typedef struct cpu_mac_ctl_s  cpu_mac_ctl_t;

struct cpu_mac_da_cfg_s
{
    uint32 cpu_mac0_da31_to0                                                : 32;

    uint32 cpu_mac0_da47_to32                                               : 16;
    uint32 rsv_0                                                            : 16;

    uint32 cpu_mac1_da31_to0                                                : 32;

    uint32 cpu_mac1_da47_to32                                               : 16;
    uint32 rsv_1                                                            : 16;

    uint32 cpu_mac2_da31_to0                                                : 32;

    uint32 cpu_mac2_da47_to32                                               : 16;
    uint32 rsv_2                                                            : 16;

    uint32 cpu_mac3_da31_to0                                                : 32;

    uint32 cpu_mac3_da47_to32                                               : 16;
    uint32 rsv_3                                                            : 16;
};
typedef struct cpu_mac_da_cfg_s  cpu_mac_da_cfg_t;

struct cpu_mac_debug_stats_s
{
    uint32 fr_buf_retrv_sop_cnt                                             : 4;
    uint32 fr_buf_retrv_eop_cnt                                             : 4;
    uint32 fr_buf_retrv_drop_cnt                                            : 4;
    uint32 fr_buf_retrv_learning_strip_cnt                                  : 4;
    uint32 fr_buf_retrv_data_err_cnt                                        : 4;
    uint32 fr_buf_retrv_crc_err_cnt                                         : 4;
    uint32 fr_buf_retrv_byte_cnt                                            : 8;

    uint32 to_buf_store_sop_cnt                                             : 4;
    uint32 to_buf_store_eop_cnt                                             : 4;
    uint32 to_buf_store_pkt_err_cnt                                         : 4;
    uint32 rsv_0                                                            : 4;
    uint32 rx_pause_pkt_drop_cnt                                            : 4;
    uint32 rsv_1                                                            : 4;
    uint32 to_buf_store_byte_cnt                                            : 8;
};
typedef struct cpu_mac_debug_stats_s  cpu_mac_debug_stats_t;

struct cpu_mac_init_ctl_s
{
    uint32 init_en                                                          : 1;
    uint32 rsv_0                                                            : 3;
    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 27;
};
typedef struct cpu_mac_init_ctl_s  cpu_mac_init_ctl_t;

struct cpu_mac_misc_ctl_s
{
    uint32 ingress_remove_en                                                : 1;
    uint32 egress_add_en                                                    : 1;
    uint32 egress_crc_chk_en                                                : 1;
    uint32 egress_drain_enable                                              : 1;
    uint32 rsv_0                                                            : 4;
    uint32 en_clk_gmac                                                      : 1;
    uint32 en_clk_pcs                                                       : 1;
    uint32 rsv_1                                                            : 6;
    uint32 speed_mode                                                       : 2;
    uint32 rsv_2                                                            : 6;
    uint32 ipg_cfg                                                          : 2;
    uint32 rsv_3                                                            : 6;
};
typedef struct cpu_mac_misc_ctl_s  cpu_mac_misc_ctl_t;

struct cpu_mac_pause_ctl_s
{
    uint32 rsv_0                                                            : 16;
    uint32 pause_off_enable                                                 : 1;
    uint32 rsv_1                                                            : 3;
    uint32 pause_frame_dis                                                  : 1;
    uint32 rsv_2                                                            : 11;

    uint32 pause_timer_out                                                  : 32;
};
typedef struct cpu_mac_pause_ctl_s  cpu_mac_pause_ctl_t;

struct cpu_mac_pcs_aneg_cfg_s
{
    uint32 pcs_an_enable                                                    : 1;
    uint32 pcs_an_restart                                                   : 1;
    uint32 pcs_offline                                                      : 1;
    uint32 rsv_0                                                            : 1;
    uint32 pcs_aneg_mode                                                    : 2;
    uint32 pcs_ignore_link_failure                                          : 1;
    uint32 pcs_ignore_aneg_err                                              : 1;
    uint32 pcs_speed_mode                                                   : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct cpu_mac_pcs_aneg_cfg_s  cpu_mac_pcs_aneg_cfg_t;

struct cpu_mac_pcs_aneg_status_s
{
    uint32 pcs_an_ability                                                   : 1;
    uint32 pcs_link_status                                                  : 1;
    uint32 pcs_an_complete                                                  : 1;
    uint32 pcs_pause_ability                                                : 2;
    uint32 pcs_aneg_state                                                   : 3;
    uint32 pcs_link_failure                                                 : 1;
    uint32 pcs_aneg_err                                                     : 1;
    uint32 pcs_link_up                                                      : 1;
    uint32 pcs_duplex                                                       : 1;
    uint32 pcs_link_speed_mode                                              : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct cpu_mac_pcs_aneg_status_s  cpu_mac_pcs_aneg_status_t;

struct cpu_mac_pcs_cfg_s
{
    uint32 sig_det_active_value                                             : 1;
    uint32 bit_order_invert                                                 : 1;
    uint32 bit_polarity_invert                                              : 1;
    uint32 force_signal_detect                                              : 1;
    uint32 force_sync                                                       : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct cpu_mac_pcs_cfg_s  cpu_mac_pcs_cfg_t;

struct cpu_mac_pcs_code_err_cnt_s
{
    uint32 code_err_cnt                                                     : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct cpu_mac_pcs_code_err_cnt_s  cpu_mac_pcs_code_err_cnt_t;

struct cpu_mac_pcs_link_timer_ctl_s
{
    uint32 timer_cnt                                                        : 30;
    uint32 rsv_0                                                            : 1;
    uint32 link_timer_en                                                    : 1;
};
typedef struct cpu_mac_pcs_link_timer_ctl_s  cpu_mac_pcs_link_timer_ctl_t;

struct cpu_mac_pcs_status_s
{
    uint32 signal_detect                                                    : 1;
    uint32 sync_status                                                      : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct cpu_mac_pcs_status_s  cpu_mac_pcs_status_t;

struct cpu_mac_reset_ctl_s
{
    uint32 sgmii_rx_soft_rst                                                : 1;
    uint32 sgmii_tx_soft_rst                                                : 1;
    uint32 pcs_rx_soft_reset                                                : 1;
    uint32 pcs_tx_soft_reset                                                : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct cpu_mac_reset_ctl_s  cpu_mac_reset_ctl_t;

struct cpu_mac_rx_ctl_s
{
    uint32 rx_enable                                                        : 1;
    uint32 crc_chk_enable                                                   : 1;
    uint32 runt_rcv_enable                                                  : 1;
    uint32 crc_error_mask                                                   : 1;
    uint32 rsv_0                                                            : 4;
    uint32 min_pkt_len                                                      : 7;
    uint32 rsv_1                                                            : 17;
};
typedef struct cpu_mac_rx_ctl_s  cpu_mac_rx_ctl_t;

struct cpu_mac_sa_cfg_s
{
    uint32 cpu_mac_sa31_to0                                                 : 32;

    uint32 cpu_mac_sa47_to32                                                : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct cpu_mac_sa_cfg_s  cpu_mac_sa_cfg_t;

struct cpu_mac_stats_s
{
    uint32 mac_rx_good_frames_cnt                                           : 28;
    uint32 rsv_0                                                            : 4;

    uint32 mac_rx_good_bytes_cnt                                            : 32;

    uint32 mac_rx_bad_frames_cnt                                            : 28;
    uint32 rsv_1                                                            : 4;

    uint32 mac_rx_bad_bytes_cnt                                             : 32;

    uint32 mac_rx_overrun_frames_cnt                                        : 8;
    uint32 mac_rx_fcs_error_frames_cnt                                      : 8;
    uint32 mac_rx_fragment_frames_cnt                                       : 8;
    uint32 rsv_2                                                            : 8;

    uint32 mac_tx_total_frames_cnt                                          : 28;
    uint32 rsv_3                                                            : 4;

    uint32 mac_tx_total_bytes_cnt                                           : 32;

    uint32 mac_tx_underrun_frames_cnt                                       : 8;
    uint32 mac_tx_fcs_error_frames_cnt                                      : 8;
    uint32 rsv_4                                                            : 16;
};
typedef struct cpu_mac_stats_s  cpu_mac_stats_t;

struct cpu_mac_stats_update_ctl_s
{
    uint32 clear_on_read                                                    : 1;
    uint32 incr_saturate                                                    : 1;
    uint32 incr_hold                                                        : 1;
    uint32 rsv_0                                                            : 29;
};
typedef struct cpu_mac_stats_update_ctl_s  cpu_mac_stats_update_ctl_t;

struct cpu_mac_tx_ctl_s
{
    uint32 tx_enable                                                        : 1;
    uint32 pad_enable                                                       : 1;
    uint32 append_crc_enable                                                : 1;
    uint32 strip_crc_en                                                     : 1;
    uint32 rsv_0                                                            : 4;
    uint32 pre_length                                                       : 4;
    uint32 rsv_1                                                            : 4;
    uint32 tx_threshold                                                     : 6;
    uint32 rsv_2                                                            : 10;
};
typedef struct cpu_mac_tx_ctl_s  cpu_mac_tx_ctl_t;

struct egress_data_fifo__fifo_almost_full_thrd_s
{
    uint32 egress_data_fifo_a_full_thrd                                     : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct egress_data_fifo__fifo_almost_full_thrd_s  egress_data_fifo__fifo_almost_full_thrd_t;

struct lpm_tcam_key_s
{
    uint32 key0                                                             : 16;
    uint32 rsv_0                                                            : 16;

    uint32 key1                                                             : 32;

    uint32 key2                                                             : 32;
};
typedef struct lpm_tcam_key_s  lpm_tcam_key_t;

struct lpm_tcam_mask_s
{
    uint32 mask0                                                            : 16;
    uint32 rsv_0                                                            : 16;

    uint32 mask1                                                            : 32;

    uint32 mask2                                                            : 32;
};
typedef struct lpm_tcam_mask_s  lpm_tcam_mask_t;

struct tcam_key_s
{
    uint32 key0                                                             : 16;
    uint32 rsv_0                                                            : 16;

    uint32 key1                                                             : 32;

    uint32 key2                                                             : 32;
};
typedef struct tcam_key_s  tcam_key_t;

struct tcam_mask_s
{
    uint32 mask0                                                            : 16;
    uint32 rsv_0                                                            : 16;

    uint32 mask1                                                            : 32;

    uint32 mask2                                                            : 32;
};
typedef struct tcam_mask_s  tcam_mask_t;

struct ds_aging_s
{
    uint32 aging_status                                                     : 32;
};
typedef struct ds_aging_s  ds_aging_t;

struct ds_aging_interrupt_normal_s
{
    uint32 rsv_0                                                            : 1;
    uint32 new_scan0_lost                                                   : 1;
    uint32 new_scan1_lost                                                   : 1;
    uint32 new_scan2_lost                                                   : 1;
    uint32 new_scan3_lost                                                   : 1;
    uint32 rsv_1                                                            : 27;
};
typedef struct ds_aging_interrupt_normal_s  ds_aging_interrupt_normal_t;

struct ds_aging_ptr_s
{
    uint32 aging_ptr_found                                                  : 18;
    uint32 rsv_0                                                            : 14;
};
typedef struct ds_aging_ptr_s  ds_aging_ptr_t;

struct ds_aging_debug_stats_s
{
    uint32 fr_ipe_fib_valid_cnt                                             : 4;
    uint32 to_ipe_fib_req_cnt                                               : 4;
    uint32 fr_dynamic_ds_valid_cnt                                          : 4;
    uint32 to_dynamic_ds_req_cnt                                            : 4;
    uint32 rsv_0                                                            : 4;
    uint32 rx_fib_drop_cnt                                                  : 4;
    uint32 rx_tcam_drop_cnt                                                 : 4;
    uint32 rx_hash_drop_cnt                                                 : 4;
};
typedef struct ds_aging_debug_stats_s  ds_aging_debug_stats_t;

struct ds_aging_debug_status_s
{
    uint32 req_cur_state                                                    : 3;
    uint32 rsv_0                                                            : 13;
    uint32 hash_ack_done                                                    : 1;
    uint32 rsv_1                                                            : 3;
    uint32 fib_ack_done                                                     : 1;
    uint32 rsv_2                                                            : 3;
    uint32 tcam_ack_done                                                    : 1;
    uint32 rsv_3                                                            : 3;
    uint32 fib_hw_del_rec                                                   : 1;
    uint32 rsv_4                                                            : 3;
};
typedef struct ds_aging_debug_status_s  ds_aging_debug_status_t;

struct ds_aging_fifo_afull_thrd_s
{
    uint32 ds_aging_ptr_fifo_afull_thrd                                     : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct ds_aging_fifo_afull_thrd_s  ds_aging_fifo_afull_thrd_t;

struct ds_aging_init_s
{
    uint32 ds_ram_init                                                      : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct ds_aging_init_s  ds_aging_init_t;

struct ds_aging_init_done_s
{
    uint32 ds_ram_init_done                                                 : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct ds_aging_init_done_s  ds_aging_init_done_t;

struct ds_aging_ptr_fifo_depth_s
{
    uint32 ds_aging_ptr_fifo_depth                                          : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct ds_aging_ptr_fifo_depth_s  ds_aging_ptr_fifo_depth_t;

struct ipe_aging_ctl_s
{
    uint32 hw_aging_en                                                      : 1;
    uint32 aging_index_valid                                                : 1;
    uint32 stop_on_max_ptr                                                  : 1;
    uint32 scan_pause_on_fifo_full                                          : 1;
    uint32 ad_bits_type                                                     : 1;
    uint32 mac_ipv4_sa_en                                                   : 1;
    uint32 rsv_0                                                            : 2;
    uint32 scan_en0                                                         : 1;
    uint32 scan_en1                                                         : 1;
    uint32 scan_en2                                                         : 1;
    uint32 scan_en3                                                         : 1;
    uint32 rsv_1                                                            : 4;
    uint32 fifo_depth_threshold                                             : 6;
    uint32 rsv_2                                                            : 2;
    uint32 software_read_clear                                              : 1;
    uint32 rsv_3                                                            : 7;

    uint32 max_ptr                                                          : 18;
    uint32 rsv_4                                                            : 14;

    uint32 min_ptr                                                          : 18;
    uint32 rsv_5                                                            : 14;

    uint32 aging_ptr0                                                       : 18;
    uint32 rsv_6                                                            : 14;

    uint32 aging_interval0                                                  : 32;

    uint32 aging_ptr1                                                       : 18;
    uint32 rsv_7                                                            : 14;

    uint32 aging_interval1                                                  : 32;

    uint32 aging_ptr2                                                       : 18;
    uint32 rsv_8                                                            : 14;

    uint32 aging_interval2                                                  : 32;

    uint32 aging_ptr3                                                       : 18;
    uint32 rsv_9                                                            : 14;

    uint32 aging_interval3                                                  : 32;

    uint32 aging_mac_max_ptr                                                : 18;
    uint32 rsv_10                                                           : 14;

    uint32 aging_ip_max_ptr                                                 : 18;
    uint32 rsv_11                                                           : 14;

    uint32 aging_user_id_max_ptr                                            : 18;
    uint32 rsv_12                                                           : 14;

    uint32 hw_aging_base                                                    : 18;
    uint32 rsv_13                                                           : 14;
};
typedef struct ipe_aging_ctl_s  ipe_aging_ctl_t;

struct dynamic_ds_edram4_w_s
{
    uint32 ram_data78_to64                                                  : 15;
    uint32 rsv_0                                                            : 17;

    uint32 ram_data63_to32                                                  : 32;

    uint32 ram_data31_to0                                                   : 32;
};
typedef struct dynamic_ds_edram4_w_s  dynamic_ds_edram4_w_t;

struct dynamic_ds_edram8_w_s
{
    uint32 ram_data157_to144                                                : 15;
    uint32 rsv_0                                                            : 17;

    uint32 ram_data143_to112                                                : 32;

    uint32 ram_data111_to80                                                 : 32;

    uint32 ram_data78_to64                                                  : 15;
    uint32 rsv_1                                                            : 17;

    uint32 ram_data63_to32                                                  : 32;

    uint32 ram_data31_to0                                                   : 32;
};
typedef struct dynamic_ds_edram8_w_s  dynamic_ds_edram8_w_t;

struct dynamic_ds_fdb_lookup_index_cam_s
{
    uint32 data0_1                                                          : 1;
    uint32 is_mac_hash0                                                     : 1;
    uint32 valid0                                                           : 1;
    uint32 data0_0                                                          : 12;
    uint32 rsv_0                                                            : 17;

    uint32 data0_2                                                          : 32;

    uint32 data0_3                                                          : 32;

    uint32 data1_1                                                          : 1;
    uint32 is_mac_hash1                                                     : 1;
    uint32 valid1                                                           : 1;
    uint32 data1_0                                                          : 12;
    uint32 rsv_1                                                            : 17;

    uint32 data1_2                                                          : 32;

    uint32 data1_3                                                          : 32;
};
typedef struct dynamic_ds_fdb_lookup_index_cam_s  dynamic_ds_fdb_lookup_index_cam_t;

struct dynamic_ds_interrupt_fatal_s
{
    uint32 dynamic_lpm_hash_req_fifo_overrun                                : 1;
    uint32 dynamic_lpm_pipe0_req_fifo_overrun                               : 1;
    uint32 dynamic_lpm_pipe1_req_fifo_overrun                               : 1;
    uint32 dynamic_ds_mac_req_fifo_overrun                                  : 1;
    uint32 dynamic_ds_fwd_req_fifo_overrun                                  : 1;
    uint32 dynamic_ds_next_hop_req_fifo_overrun                             : 1;
    uint32 dynamic_ds_mpls_req_fifo_overrun                                 : 1;
    uint32 dynamic_ds_met_entry_req_fifo_overrun                            : 1;
    uint32 dynamic_ds_edit_req_fifo_overrun                                 : 1;
    uint32 dynamic_ds_user_id_data_req_fifo_overrun                         : 1;
    uint32 dynamic_ds_mep_req_fifo_overrun                                  : 1;
    uint32 dynamic_ds_user_id_key0_req_fifo_overrun                         : 1;
    uint32 dynamic_ds_next_hop_req_seq_fifo_overrun                         : 1;
    uint32 dynamic_ds_mpls_req_seq_fifo_overrun                             : 1;
    uint32 dynamic_ds_edit_req_seq_fifo_overrun                             : 1;
    uint32 dynamic_ds_mac_key_req_fifo_overrun                              : 1;
    uint32 dynamic_ds_mac_key_track_fifo_overrun                            : 1;
    uint32 dynamic_ds_stats_req_fifo_overrun                                : 1;
    uint32 dynamic_ds_ipe_oam_req_fifo_overrun                              : 1;
    uint32 dynamic_ds_epe_oam_req_fifo_overrun                              : 1;
    uint32 dynamic_ds_fdb_cpu_req_fifo_overrun                              : 1;
    uint32 dynamic_ds_oam_lm_sram0_req_fifo_overrun                         : 1;
    uint32 dynamic_ds_oam_lm_sram1_req_fifo_overrun                         : 1;
    uint32 dynamic_ds_user_id_key1_req_fifo_overrun                         : 1;
    uint32 dynamic_ds_oam_lm_sram0_rd_result_fifo_overrun                   : 1;
    uint32 dynamic_ds_oam_lm_sram1_rd_result_fifo_overrun                   : 1;
    uint32 dynamic_ds_oam_lm_dram0_wr_req_fifo_underrun                     : 1;
    uint32 dynamic_ds_oam_lm_dram0_req_fifo_overrun                         : 1;
    uint32 dynamic_ds_lm_rd_req_track_fifo_overrun                          : 1;
    uint32 dynamic_ds_oam_lm_dram0_rd_back_fifo_overrun                     : 1;
    uint32 dynamic_ds_oam_lm_dram0_wr_req_fifo_overrun                      : 1;
    uint32 dynamic_ds_oam_lm_dram0_rd_result_fifo_overrun                   : 1;

    uint32 dynamic_lpm_pipe2_req_fifo_overrun                               : 1;
    uint32 dynamic_ds_lm_rd_req_track_fifo_underrun                         : 1;
    uint32 dynamic_lpm_pipe3_req_fifo_overrun                               : 1;
    uint32 dynamic_ds_fwd_req_seq_fifo_overrun                              : 1;
    uint32 ipe_fib_lpm_pipe3_cam_cfg_error                                  : 1;
    uint32 hash_ds_user_id_data_cam_cfg_error                               : 1;
    uint32 met_fifo_ds_met_entry_cam_cfg_error                              : 1;
    uint32 epe_ds_edit_cam_cfg_error                                        : 1;
    uint32 ds_oam_lm_read_seq_mismatch                                      : 1;
    uint32 ipe_ds_mpls_cam_cfg_error                                        : 1;
    uint32 access_ds_oam_lm_sram0_req_collision                             : 1;
    uint32 epe_ds_next_hop_cam_cfg_error                                    : 1;
    uint32 access_ds_oam_lm_dram0_req_collision                             : 1;
    uint32 access_ds_oam_lm_sram1_req_collision                             : 1;
    uint32 access_ds_oam_lm_dram0_rd_result_miss                            : 1;
    uint32 edram_cpu_access_collision                                       : 1;
    uint32 ipe_fib_lpm_hash_cam_cfg_error                                   : 1;
    uint32 oam_mep_cam_cfg_error                                            : 1;
    uint32 ipe_fib_lpm_pipe0_cam_cfg_error                                  : 1;
    uint32 ds_stats_cam_cfg_error                                           : 1;
    uint32 ds_fdb_key_cpu_cam_cfg_error                                     : 1;
    uint32 ipe_fib_lpm_pipe1_cam_cfg_error                                  : 1;
    uint32 ipe_fib_lpm_pipe2_cam_cfg_error                                  : 1;
    uint32 ipe_ds_fwd_cpu_cam_cfg_error                                     : 1;
    uint32 hash_ds_user_id_key1_cam_cfg_error                               : 1;
    uint32 ipe_fib_ds_mac_cam_cfg_error                                     : 1;
    uint32 ipe_ds_fwd_cam_cfg_error                                         : 1;
    uint32 rsv_0                                                            : 5;
};
typedef struct dynamic_ds_interrupt_fatal_s  dynamic_ds_interrupt_fatal_t;

struct dynamic_ds_interrupt_normal_s
{
    uint32 ds_edit_access_addr_error                                        : 1;
    uint32 ds_fwd_access_addr_error                                         : 1;
    uint32 ds_mac_access_addr_error                                         : 1;
    uint32 ds_mep_access_addr_error                                         : 1;
    uint32 ds_met_entry_access_addr_error                                   : 1;
    uint32 ds_mpls_access_addr_error                                        : 1;
    uint32 ds_next_hop_access_addr_error                                    : 1;
    uint32 ds_user_id_data_access_addr_error                                : 1;
    uint32 lpm_hash_access_addr_error                                       : 1;
    uint32 ds_stats_access_addr_error                                       : 1;
    uint32 lpm_pipe3_access_addr_error                                      : 1;
    uint32 lpm_pipe2_access_addr_error                                      : 1;
    uint32 lpm_pipe1_access_addr_error                                      : 1;
    uint32 lpm_pipe0_access_addr_error                                      : 1;
    uint32 dynamic_ds_edram6_ecc_error                                      : 1;
    uint32 dynamic_ds_edram8_ecc_error                                      : 1;
    uint32 dynamic_ds_edram7_ecc_error                                      : 1;
    uint32 dynamic_ds_edram0_ecc_error                                      : 1;
    uint32 dynamic_ds_edram1_ecc_error                                      : 1;
    uint32 dynamic_ds_edram2_ecc_error                                      : 1;
    uint32 dynamic_ds_edram3_ecc_error                                      : 1;
    uint32 dynamic_ds_edram4_ecc_error                                      : 1;
    uint32 dynamic_ds_edram5_ecc_error                                      : 1;
    uint32 dynamic_ds_lm_stats_ram1_single_bit_error                        : 1;
    uint32 epe_ds_oam_lm_cpu_access_addr_error                              : 1;
    uint32 dynamic_ds_lm_stats_ram0_single_bit_error                        : 1;
    uint32 ipe_ds_oam_lm_cpu_access_addr_error                              : 1;
    uint32 dynamic_ds_lm_stats_ram0_ecc_error                               : 1;
    uint32 dynamic_ds_lm_stats_ram1_ecc_error                               : 1;
    uint32 rsv_0                                                            : 3;
};
typedef struct dynamic_ds_interrupt_normal_s  dynamic_ds_interrupt_normal_t;

struct dynamic_ds_lm_stats_ram0_s
{
    uint32 sram0_data191_to160                                              : 32;

    uint32 sram0_data159_to128                                              : 32;

    uint32 sram0_data127_to96                                               : 32;

    uint32 sram0_data95_to64                                                : 32;

    uint32 sram0_data63_to32                                                : 32;

    uint32 sram0_data31_to0                                                 : 32;
};
typedef struct dynamic_ds_lm_stats_ram0_s  dynamic_ds_lm_stats_ram0_t;

struct dynamic_ds_lm_stats_ram1_s
{
    uint32 sram1_data191_to160                                              : 32;

    uint32 sram1_data159_to128                                              : 32;

    uint32 sram1_data127_to96                                               : 32;

    uint32 sram1_data95_to64                                                : 32;

    uint32 sram1_data63_to32                                                : 32;

    uint32 sram1_data31_to0                                                 : 32;
};
typedef struct dynamic_ds_lm_stats_ram1_s  dynamic_ds_lm_stats_ram1_t;

struct dynamic_ds_mac_key_req_fifo_s
{
    uint32 dynamic_ds_mac_key_req_fifo_field0                               : 8;
    uint32 rsv_0                                                            : 24;

    uint32 dynamic_ds_mac_key_req_fifo_field1                               : 32;

    uint32 dynamic_ds_mac_key_req_fifo_field2                               : 32;

    uint32 dynamic_ds_mac_key_req_fifo_field3                               : 32;

    uint32 dynamic_ds_mac_key_req_fifo_field4                               : 32;

    uint32 dynamic_ds_mac_key_req_fifo_field5                               : 32;

    uint32 dynamic_ds_mac_key_req_fifo_field6                               : 32;

    uint32 dynamic_ds_mac_key_req_fifo_field7                               : 32;
};
typedef struct dynamic_ds_mac_key_req_fifo_s  dynamic_ds_mac_key_req_fifo_t;

struct dynamic_ds_oam_lm_dram0_req_fifo_s
{
    uint32 dynamic_ds_oam_lm_dram0_req_fifo_field0                          : 27;
    uint32 rsv_0                                                            : 5;

    uint32 dynamic_ds_oam_lm_dram0_req_fifo_field1                          : 32;

    uint32 dynamic_ds_oam_lm_dram0_req_fifo_field2                          : 32;

    uint32 dynamic_ds_oam_lm_dram0_req_fifo_field3                          : 32;
};
typedef struct dynamic_ds_oam_lm_dram0_req_fifo_s  dynamic_ds_oam_lm_dram0_req_fifo_t;

struct dynamic_ds_oam_lm_sram0_req_fifo_s
{
    uint32 dynamic_ds_oam_lm_sram0_req_fifo_field0                          : 21;
    uint32 rsv_0                                                            : 11;

    uint32 dynamic_ds_oam_lm_sram0_req_fifo_field1                          : 32;

    uint32 dynamic_ds_oam_lm_sram0_req_fifo_field2                          : 32;

    uint32 dynamic_ds_oam_lm_sram0_req_fifo_field3                          : 32;
};
typedef struct dynamic_ds_oam_lm_sram0_req_fifo_s  dynamic_ds_oam_lm_sram0_req_fifo_t;

struct dynamic_ds_oam_lm_sram1_req_fifo_s
{
    uint32 dynamic_ds_oam_lm_sram1_req_fifo_field0                          : 21;
    uint32 rsv_0                                                            : 11;

    uint32 dynamic_ds_oam_lm_sram1_req_fifo_field1                          : 32;

    uint32 dynamic_ds_oam_lm_sram1_req_fifo_field2                          : 32;

    uint32 dynamic_ds_oam_lm_sram1_req_fifo_field3                          : 32;
};
typedef struct dynamic_ds_oam_lm_sram1_req_fifo_s  dynamic_ds_oam_lm_sram1_req_fifo_t;

struct dynamic_ds_credit_config_s
{
    uint32 ds_oam_lm_to_ram_intf_credit_config                              : 2;
    uint32 rsv_0                                                            : 14;
    uint32 ds_mac_key_track_credit_config                                   : 3;
    uint32 rsv_1                                                            : 13;

    uint32 ds_oam_lm_dram_to_result_fifo_credit_config                      : 3;
    uint32 rsv_2                                                            : 5;
    uint32 ds_oam_lm_dram_to_rd_back_fifo_credit_config                     : 3;
    uint32 rsv_3                                                            : 5;
    uint32 ds_oam_lm_sram_to_result_fifo_credit_config                      : 3;
    uint32 rsv_4                                                            : 13;
};
typedef struct dynamic_ds_credit_config_s  dynamic_ds_credit_config_t;

struct dynamic_ds_credit_used_s
{
    uint32 ds_oam_lm_to_dram0_intf_credit_used                              : 2;
    uint32 rsv_0                                                            : 2;
    uint32 ds_oam_lm_to_sram0_intf_credit_used                              : 2;
    uint32 rsv_1                                                            : 2;
    uint32 ds_oam_lm_to_sram1_intf_credit_used                              : 2;
    uint32 rsv_2                                                            : 6;
    uint32 ds_oam_lm_dram0_to_result_fifo_credit_used                       : 3;
    uint32 rsv_3                                                            : 1;
    uint32 ds_oam_lm_sram0_to_result_fifo_credit_used                       : 3;
    uint32 rsv_4                                                            : 1;
    uint32 ds_oam_lm_sram1_to_result_fifo_credit_used                       : 3;
    uint32 rsv_5                                                            : 5;

    uint32 ds_oam_lm_dram0_to_rd_back_fifo_credit_used                      : 3;
    uint32 rsv_6                                                            : 13;
    uint32 ds_mac_key_track_credit_used                                     : 3;
    uint32 rsv_7                                                            : 13;
};
typedef struct dynamic_ds_credit_used_s  dynamic_ds_credit_used_t;

struct dynamic_ds_debug_info_s
{
    uint32 cur_scan_stats                                                   : 3;
    uint32 rsv_0                                                            : 29;

    uint32 user_id_key_aging_req_addr                                       : 15;
    uint32 rsv_1                                                            : 1;
    uint32 user_id_key_aging_req_ram_id                                     : 3;
    uint32 rsv_2                                                            : 13;

    uint32 user_id_data_aging_req_addr                                      : 15;
    uint32 rsv_3                                                            : 1;
    uint32 user_id_data_aging_req_ram_id                                    : 3;
    uint32 rsv_4                                                            : 5;
    uint32 user_id_data_aging_req_valid                                     : 1;
    uint32 rsv_5                                                            : 7;

    uint32 user_id_aging_result_index                                       : 2;
    uint32 rsv_6                                                            : 6;
    uint32 user_id_aging_result_valid                                       : 1;
    uint32 rsv_7                                                            : 23;
};
typedef struct dynamic_ds_debug_info_s  dynamic_ds_debug_info_t;

struct dynamic_ds_debug_stats_s
{
    uint32 e_dram0_grant_rd_req_cnt                                         : 4;
    uint32 rsv_0                                                            : 4;
    uint32 e_dram0_grant_wr_req_cnt                                         : 4;
    uint32 rsv_1                                                            : 4;
    uint32 e_dram1_grant_rd_req_cnt                                         : 4;
    uint32 rsv_2                                                            : 4;
    uint32 e_dram1_grant_wr_req_cnt                                         : 4;
    uint32 rsv_3                                                            : 4;

    uint32 e_dram2_grant_rd_req_cnt                                         : 4;
    uint32 rsv_4                                                            : 4;
    uint32 e_dram2_grant_wr_req_cnt                                         : 4;
    uint32 rsv_5                                                            : 4;
    uint32 e_dram3_grant_rd_req_cnt                                         : 4;
    uint32 rsv_6                                                            : 4;
    uint32 e_dram3_grant_wr_req_cnt                                         : 4;
    uint32 rsv_7                                                            : 4;

    uint32 e_dram4_grant_rd_req_cnt                                         : 4;
    uint32 rsv_8                                                            : 4;
    uint32 e_dram4_grant_wr_req_cnt                                         : 4;
    uint32 rsv_9                                                            : 4;
    uint32 e_dram5_grant_rd_req_cnt                                         : 4;
    uint32 rsv_10                                                           : 4;
    uint32 e_dram5_grant_wr_req_cnt                                         : 4;
    uint32 rsv_11                                                           : 4;

    uint32 e_dram6_grant_rd_req_cnt                                         : 4;
    uint32 rsv_12                                                           : 4;
    uint32 e_dram6_grant_wr_req_cnt                                         : 4;
    uint32 rsv_13                                                           : 4;
    uint32 e_dram7_grant_rd_req_cnt                                         : 4;
    uint32 rsv_14                                                           : 4;
    uint32 e_dram7_grant_wr_req_cnt                                         : 4;
    uint32 rsv_15                                                           : 4;

    uint32 e_dram8_grant_rd_req_cnt                                         : 4;
    uint32 rsv_16                                                           : 4;
    uint32 e_dram8_grant_wr_req_cnt                                         : 4;
    uint32 rsv_17                                                           : 4;
    uint32 to_ds_aging_result_cnt                                           : 4;
    uint32 rsv_18                                                           : 12;

    uint32 fdb_mac_key_lev0_hit_cnt                                         : 4;
    uint32 rsv_19                                                           : 4;
    uint32 fdb_mac_key_lev1_hit_cnt                                         : 4;
    uint32 rsv_20                                                           : 4;
    uint32 fdb_mac_key_lev2_hit_cnt                                         : 4;
    uint32 rsv_21                                                           : 4;
    uint32 fdb_mac_key_lev3_hit_cnt                                         : 4;
    uint32 rsv_22                                                           : 4;

    uint32 fdb_mac_key_lev4_hit_cnt                                         : 4;
    uint32 rsv_23                                                           : 4;
    uint32 fdb_mac_key_cam_hit_cnt                                          : 4;
    uint32 rsv_24                                                           : 20;

    uint32 to_sram0_total_req_cnt                                           : 4;
    uint32 rsv_25                                                           : 4;
    uint32 to_sram1_total_req_cnt                                           : 4;
    uint32 rsv_26                                                           : 4;
    uint32 to_dram0_total_req_cnt                                           : 4;
    uint32 rsv_27                                                           : 12;
};
typedef struct dynamic_ds_debug_stats_s  dynamic_ds_debug_stats_t;

struct dynamic_ds_ds_edit_index_cam_s
{
    uint32 ds_edit_min_index0                                               : 8;
    uint32 ds_edit_max_index0                                               : 8;
    uint32 ds_edit_base0                                                    : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_edit_min_index1                                               : 8;
    uint32 ds_edit_max_index1                                               : 8;
    uint32 ds_edit_base1                                                    : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_edit_min_index2                                               : 8;
    uint32 ds_edit_max_index2                                               : 8;
    uint32 ds_edit_base2                                                    : 8;
    uint32 rsv_2                                                            : 8;
};
typedef struct dynamic_ds_ds_edit_index_cam_s  dynamic_ds_ds_edit_index_cam_t;

struct dynamic_ds_ds_mac_ip_index_cam_s
{
    uint32 ds_mac_ip_min_index0                                             : 8;
    uint32 ds_mac_ip_max_index0                                             : 8;
    uint32 ds_mac_ip_base0                                                  : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_mac_ip_min_index1                                             : 8;
    uint32 ds_mac_ip_max_index1                                             : 8;
    uint32 ds_mac_ip_base1                                                  : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_mac_ip_min_index2                                             : 8;
    uint32 ds_mac_ip_max_index2                                             : 8;
    uint32 ds_mac_ip_base2                                                  : 8;
    uint32 rsv_2                                                            : 8;

    uint32 ds_mac_ip_min_index3                                             : 8;
    uint32 ds_mac_ip_max_index3                                             : 8;
    uint32 ds_mac_ip_base3                                                  : 8;
    uint32 rsv_3                                                            : 8;
};
typedef struct dynamic_ds_ds_mac_ip_index_cam_s  dynamic_ds_ds_mac_ip_index_cam_t;

struct dynamic_ds_ds_met_index_cam_s
{
    uint32 ds_met_min_index0                                                : 8;
    uint32 ds_met_max_index0                                                : 8;
    uint32 ds_met_base0                                                     : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_met_min_index1                                                : 8;
    uint32 ds_met_max_index1                                                : 8;
    uint32 ds_met_base1                                                     : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_met_min_index2                                                : 8;
    uint32 ds_met_max_index2                                                : 8;
    uint32 ds_met_base2                                                     : 8;
    uint32 rsv_2                                                            : 8;
};
typedef struct dynamic_ds_ds_met_index_cam_s  dynamic_ds_ds_met_index_cam_t;

struct dynamic_ds_ds_mpls_index_cam_s
{
    uint32 ds_mpls_min_index0                                               : 8;
    uint32 ds_mpls_max_index0                                               : 8;
    uint32 ds_mpls_base0                                                    : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_mpls_min_index1                                               : 8;
    uint32 ds_mpls_max_index1                                               : 8;
    uint32 ds_mpls_base1                                                    : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_mpls_min_index2                                               : 8;
    uint32 ds_mpls_max_index2                                               : 8;
    uint32 ds_mpls_base2                                                    : 8;
    uint32 rsv_2                                                            : 8;

    uint32 ds_mpls_min_index3                                               : 8;
    uint32 ds_mpls_max_index3                                               : 8;
    uint32 ds_mpls_base3                                                    : 8;
    uint32 rsv_3                                                            : 8;
};
typedef struct dynamic_ds_ds_mpls_index_cam_s  dynamic_ds_ds_mpls_index_cam_t;

struct dynamic_ds_ds_next_hop_index_cam_s
{
    uint32 ds_next_hop_min_index0                                           : 8;
    uint32 ds_next_hop_max_index0                                           : 8;
    uint32 ds_next_hop_base0                                                : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_next_hop_min_index1                                           : 8;
    uint32 ds_next_hop_max_index1                                           : 8;
    uint32 ds_next_hop_base1                                                : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_next_hop_min_index2                                           : 8;
    uint32 ds_next_hop_max_index2                                           : 8;
    uint32 ds_next_hop_base2                                                : 8;
    uint32 rsv_2                                                            : 8;

    uint32 ds_next_hop_min_index3                                           : 8;
    uint32 ds_next_hop_max_index3                                           : 8;
    uint32 ds_next_hop_base3                                                : 8;
    uint32 rsv_3                                                            : 8;
};
typedef struct dynamic_ds_ds_next_hop_index_cam_s  dynamic_ds_ds_next_hop_index_cam_t;

struct dynamic_ds_ds_stats_index_cam_s
{
    uint32 ds_stats_min_index0                                              : 8;
    uint32 ds_stats_max_index0                                              : 8;
    uint32 ds_stats_base0                                                   : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_stats_min_index1                                              : 8;
    uint32 ds_stats_max_index1                                              : 8;
    uint32 ds_stats_base1                                                   : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_stats_min_index2                                              : 8;
    uint32 ds_stats_max_index2                                              : 8;
    uint32 ds_stats_base2                                                   : 8;
    uint32 rsv_2                                                            : 8;

    uint32 ds_stats_min_index3                                              : 8;
    uint32 ds_stats_max_index3                                              : 8;
    uint32 ds_stats_base3                                                   : 8;
    uint32 rsv_3                                                            : 8;
};
typedef struct dynamic_ds_ds_stats_index_cam_s  dynamic_ds_ds_stats_index_cam_t;

struct dynamic_ds_ds_user_id_hash_index_cam_s
{
    uint32 ds_user_id_hash_min_index0                                       : 8;
    uint32 ds_user_id_hash_max_index0                                       : 8;
    uint32 ds_user_id_hash_base0                                            : 8;
    uint32 rsv_0                                                            : 8;
};
typedef struct dynamic_ds_ds_user_id_hash_index_cam_s  dynamic_ds_ds_user_id_hash_index_cam_t;

struct dynamic_ds_ds_user_id_index_cam_s
{
    uint32 ds_user_id_index_min_index0                                      : 8;
    uint32 ds_user_id_index_max_index0                                      : 8;
    uint32 ds_user_id_index_base0                                           : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_user_id_index_min_index1                                      : 8;
    uint32 ds_user_id_index_max_index1                                      : 8;
    uint32 ds_user_id_index_base1                                           : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_user_id_index_min_index2                                      : 8;
    uint32 ds_user_id_index_max_index2                                      : 8;
    uint32 ds_user_id_index_base2                                           : 8;
    uint32 rsv_2                                                            : 8;

    uint32 ds_user_id_index_min_index3                                      : 8;
    uint32 ds_user_id_index_max_index3                                      : 8;
    uint32 ds_user_id_index_base3                                           : 8;
    uint32 rsv_3                                                            : 8;
};
typedef struct dynamic_ds_ds_user_id_index_cam_s  dynamic_ds_ds_user_id_index_cam_t;

struct dynamic_ds_ecc_ctl_s
{
    uint32 cfg_ecc_check_en                                                 : 1;
    uint32 rsv_0                                                            : 7;
    uint32 cfg_ecc_correct_dis                                              : 1;
    uint32 rsv_1                                                            : 7;
    uint32 cfg_report_single_bit_error                                      : 1;
    uint32 rsv_2                                                            : 15;

    uint32 dynamic_ds_lm_stats_ram0_ecc_detect_dis                          : 1;
    uint32 rsv_3                                                            : 7;
    uint32 dynamic_ds_lm_stats_ram0_ecc_correct_dis                         : 1;
    uint32 rsv_4                                                            : 23;

    uint32 dynamic_ds_lm_stats_ram1_ecc_detect_dis                          : 1;
    uint32 rsv_5                                                            : 7;
    uint32 dynamic_ds_lm_stats_ram1_ecc_correct_dis                         : 1;
    uint32 rsv_6                                                            : 23;
};
typedef struct dynamic_ds_ecc_ctl_s  dynamic_ds_ecc_ctl_t;

struct dynamic_ds_edram_ecc_error_record_s
{
    uint32 e_dram0_ecc_fail_addr                                            : 14;
    uint32 rsv_0                                                            : 2;
    uint32 e_dram0_ecc_fail                                                 : 1;
    uint32 rsv_1                                                            : 15;

    uint32 e_dram1_ecc_fail_addr                                            : 14;
    uint32 rsv_2                                                            : 2;
    uint32 e_dram1_ecc_fail                                                 : 1;
    uint32 rsv_3                                                            : 15;

    uint32 e_dram2_ecc_fail_addr                                            : 14;
    uint32 rsv_4                                                            : 2;
    uint32 e_dram2_ecc_fail                                                 : 1;
    uint32 rsv_5                                                            : 15;

    uint32 e_dram3_ecc_fail_addr                                            : 14;
    uint32 rsv_6                                                            : 2;
    uint32 e_dram3_ecc_fail                                                 : 1;
    uint32 rsv_7                                                            : 15;

    uint32 e_dram4_ecc_fail_addr                                            : 14;
    uint32 rsv_8                                                            : 2;
    uint32 e_dram4_ecc_fail                                                 : 1;
    uint32 rsv_9                                                            : 15;

    uint32 e_dram5_ecc_fail_addr                                            : 14;
    uint32 rsv_10                                                           : 2;
    uint32 e_dram5_ecc_fail                                                 : 1;
    uint32 rsv_11                                                           : 15;

    uint32 e_dram6_ecc_fail_addr                                            : 13;
    uint32 rsv_12                                                           : 3;
    uint32 e_dram6_ecc_fail                                                 : 1;
    uint32 rsv_13                                                           : 15;

    uint32 e_dram7_ecc_fail_addr                                            : 12;
    uint32 rsv_14                                                           : 4;
    uint32 e_dram7_ecc_fail                                                 : 1;
    uint32 rsv_15                                                           : 15;

    uint32 e_dram8_ecc_fail_addr                                            : 13;
    uint32 rsv_16                                                           : 3;
    uint32 e_dram8_ecc_fail                                                 : 1;
    uint32 rsv_17                                                           : 15;
};
typedef struct dynamic_ds_edram_ecc_error_record_s  dynamic_ds_edram_ecc_error_record_t;

struct dynamic_ds_edram_init_ctl_s
{
    uint32 e_dram_first_refresh_done                                        : 1;
    uint32 rsv_0                                                            : 15;
    uint32 e_dram_init_done                                                 : 1;
    uint32 rsv_1                                                            : 15;

    uint32 e_dram_init_enable                                               : 1;
    uint32 rsv_2                                                            : 31;
};
typedef struct dynamic_ds_edram_init_ctl_s  dynamic_ds_edram_init_ctl_t;

struct dynamic_ds_edram_select_s
{
    uint32 cfg_ds_fwd_edram_sel                                             : 4;
    uint32 rsv_0                                                            : 4;
    uint32 cfg_ds_mpls_edram_sel                                            : 4;
    uint32 rsv_1                                                            : 4;
    uint32 cfg_ds_mac_ip_edram_sel                                          : 4;
    uint32 rsv_2                                                            : 4;
    uint32 cfg_ds_mep_edram_sel                                             : 3;
    uint32 rsv_3                                                            : 5;

    uint32 cfg_ds_next_hop_edram_sel                                        : 4;
    uint32 rsv_4                                                            : 4;
    uint32 cfg_ds_user_id_edram_sel                                         : 4;
    uint32 rsv_5                                                            : 4;
    uint32 cfg_ds_met_edram_sel                                             : 3;
    uint32 rsv_6                                                            : 5;
    uint32 cfg_ds_edit_edram_sel                                            : 3;
    uint32 rsv_7                                                            : 5;

    uint32 cfg_ds_stats_edram_sel                                           : 4;
    uint32 rsv_8                                                            : 4;
    uint32 cfg_lpm_hash_edram_sel                                           : 2;
    uint32 rsv_9                                                            : 6;
    uint32 cfg_ds_lm_stats_edram_sel                                        : 1;
    uint32 rsv_10                                                           : 15;

    uint32 cfg_lpm_pipe0_edram_sel                                          : 2;
    uint32 rsv_11                                                           : 6;
    uint32 cfg_lpm_pipe1_edram_sel                                          : 2;
    uint32 rsv_12                                                           : 6;
    uint32 cfg_lpm_pipe2_edram_sel                                          : 2;
    uint32 rsv_13                                                           : 6;
    uint32 cfg_lpm_pipe3_edram_sel                                          : 2;
    uint32 rsv_14                                                           : 6;
};
typedef struct dynamic_ds_edram_select_s  dynamic_ds_edram_select_t;

struct dynamic_ds_fdb_hash_ctl_s
{
    uint32 mac_level_bitmap                                                 : 5;
    uint32 rsv_0                                                            : 3;
    uint32 ad_bits_type                                                     : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct dynamic_ds_fdb_hash_ctl_s  dynamic_ds_fdb_hash_ctl_t;

struct dynamic_ds_fdb_hash_index_cam_s
{
    uint32 level0_bucket_num                                                : 2;
    uint32 rsv_0                                                            : 2;
    uint32 level0_bucket_base                                               : 2;
    uint32 rsv_1                                                            : 2;
    uint32 mac_num0                                                         : 5;
    uint32 rsv_2                                                            : 3;
    uint32 level0_bucket_index                                              : 3;
    uint32 rsv_3                                                            : 13;

    uint32 level1_bucket_num                                                : 2;
    uint32 rsv_4                                                            : 2;
    uint32 level1_bucket_base                                               : 2;
    uint32 rsv_5                                                            : 2;
    uint32 mac_num1                                                         : 5;
    uint32 rsv_6                                                            : 3;
    uint32 level1_bucket_index                                              : 3;
    uint32 rsv_7                                                            : 13;

    uint32 level2_bucket_num                                                : 2;
    uint32 rsv_8                                                            : 2;
    uint32 level2_bucket_base                                               : 2;
    uint32 rsv_9                                                            : 2;
    uint32 mac_num2                                                         : 5;
    uint32 rsv_10                                                           : 3;
    uint32 level2_bucket_index                                              : 3;
    uint32 rsv_11                                                           : 13;

    uint32 level3_bucket_num                                                : 2;
    uint32 rsv_12                                                           : 2;
    uint32 level3_bucket_base                                               : 2;
    uint32 rsv_13                                                           : 2;
    uint32 mac_num3                                                         : 5;
    uint32 rsv_14                                                           : 3;
    uint32 level3_bucket_index                                              : 3;
    uint32 rsv_15                                                           : 13;

    uint32 level4_bucket_num                                                : 2;
    uint32 rsv_16                                                           : 2;
    uint32 level4_bucket_base                                               : 2;
    uint32 rsv_17                                                           : 2;
    uint32 mac_num4                                                         : 5;
    uint32 rsv_18                                                           : 3;
    uint32 level4_bucket_index                                              : 3;
    uint32 rsv_19                                                           : 13;
};
typedef struct dynamic_ds_fdb_hash_index_cam_s  dynamic_ds_fdb_hash_index_cam_t;

struct dynamic_ds_fdb_key_result_debug_s
{
    uint32 fdb_key_lkup_result_index_mon                                    : 18;
    uint32 rsv_0                                                            : 14;

    uint32 fdb_key_lkup_ds_ad_index_mon                                     : 16;
    uint32 rsv_1                                                            : 16;

    uint32 fdb_key_lkup_result_valid_mon                                    : 1;
    uint32 rsv_2                                                            : 7;
    uint32 fdb_key_lkup_free_valid_mon                                      : 1;
    uint32 rsv_3                                                            : 7;
    uint32 fdb_key_lkup_error_mon                                           : 1;
    uint32 rsv_4                                                            : 15;
};
typedef struct dynamic_ds_fdb_key_result_debug_s  dynamic_ds_fdb_key_result_debug_t;

struct dynamic_ds_fwd_index_cam_s
{
    uint32 ds_fwd_index_min_index0                                          : 8;
    uint32 ds_fwd_index_max_index0                                          : 8;
    uint32 ds_fwd_index_base0                                               : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_fwd_index_min_index1                                          : 8;
    uint32 ds_fwd_index_max_index1                                          : 8;
    uint32 ds_fwd_index_base1                                               : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_fwd_index_min_index2                                          : 8;
    uint32 ds_fwd_index_max_index2                                          : 8;
    uint32 ds_fwd_index_base2                                               : 8;
    uint32 rsv_2                                                            : 8;

    uint32 ds_fwd_index_min_index3                                          : 8;
    uint32 ds_fwd_index_max_index3                                          : 8;
    uint32 ds_fwd_index_base3                                               : 8;
    uint32 rsv_3                                                            : 8;
};
typedef struct dynamic_ds_fwd_index_cam_s  dynamic_ds_fwd_index_cam_t;

struct dynamic_ds_lm_rd_req_track_fifo__fifo_almost_full_thrd_s
{
    uint32 dynamic_ds_lm_rd_req_track_fifo_a_full_thrd                      : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct dynamic_ds_lm_rd_req_track_fifo__fifo_almost_full_thrd_s  dynamic_ds_lm_rd_req_track_fifo__fifo_almost_full_thrd_t;

struct dynamic_ds_lm_stats_index_cam_s
{
    uint32 ds_lm_stats_min_index0                                           : 8;
    uint32 ds_lm_stats_max_index0                                           : 8;
    uint32 ds_lm_stats_base0                                                : 8;
    uint32 rsv_0                                                            : 8;
};
typedef struct dynamic_ds_lm_stats_index_cam_s  dynamic_ds_lm_stats_index_cam_t;

struct dynamic_ds_lm_stats_ram0__reg_ram__ram_chk_rec_s
{
    uint32 dynamic_ds_lm_stats_ram0_parity_fail_addr                        : 7;
    uint32 rsv_0                                                            : 24;
    uint32 dynamic_ds_lm_stats_ram0_parity_fail                             : 1;
};
typedef struct dynamic_ds_lm_stats_ram0__reg_ram__ram_chk_rec_s  dynamic_ds_lm_stats_ram0__reg_ram__ram_chk_rec_t;

struct dynamic_ds_lm_stats_ram1__reg_ram__ram_chk_rec_s
{
    uint32 dynamic_ds_lm_stats_ram1_parity_fail_addr                        : 7;
    uint32 rsv_0                                                            : 24;
    uint32 dynamic_ds_lm_stats_ram1_parity_fail                             : 1;
};
typedef struct dynamic_ds_lm_stats_ram1__reg_ram__ram_chk_rec_s  dynamic_ds_lm_stats_ram1__reg_ram__ram_chk_rec_t;

struct dynamic_ds_lpm_index_cam0_s
{
    uint32 ds_lpm0_min_index0                                               : 8;
    uint32 ds_lpm0_max_index0                                               : 8;
    uint32 ds_lpm0_base0                                                    : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_lpm0_min_index1                                               : 8;
    uint32 ds_lpm0_max_index1                                               : 8;
    uint32 ds_lpm0_base1                                                    : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct dynamic_ds_lpm_index_cam0_s  dynamic_ds_lpm_index_cam0_t;

struct dynamic_ds_lpm_index_cam1_s
{
    uint32 ds_lpm1_min_index0                                               : 8;
    uint32 ds_lpm1_max_index0                                               : 8;
    uint32 ds_lpm1_base0                                                    : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_lpm1_min_index1                                               : 8;
    uint32 ds_lpm1_max_index1                                               : 8;
    uint32 ds_lpm1_base1                                                    : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct dynamic_ds_lpm_index_cam1_s  dynamic_ds_lpm_index_cam1_t;

struct dynamic_ds_lpm_index_cam2_s
{
    uint32 ds_lpm2_min_index0                                               : 8;
    uint32 ds_lpm2_max_index0                                               : 8;
    uint32 ds_lpm2_base0                                                    : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_lpm2_min_index1                                               : 8;
    uint32 ds_lpm2_max_index1                                               : 8;
    uint32 ds_lpm2_base1                                                    : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct dynamic_ds_lpm_index_cam2_s  dynamic_ds_lpm_index_cam2_t;

struct dynamic_ds_lpm_index_cam3_s
{
    uint32 ds_lpm3_min_index0                                               : 8;
    uint32 ds_lpm3_max_index0                                               : 8;
    uint32 ds_lpm3_base0                                                    : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_lpm3_min_index1                                               : 8;
    uint32 ds_lpm3_max_index1                                               : 8;
    uint32 ds_lpm3_base1                                                    : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct dynamic_ds_lpm_index_cam3_s  dynamic_ds_lpm_index_cam3_t;

struct dynamic_ds_lpm_index_cam4_s
{
    uint32 ds_lpm4_min_index0                                               : 8;
    uint32 ds_lpm4_max_index0                                               : 8;
    uint32 ds_lpm4_base0                                                    : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_lpm4_min_index1                                               : 8;
    uint32 ds_lpm4_max_index1                                               : 8;
    uint32 ds_lpm4_base1                                                    : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct dynamic_ds_lpm_index_cam4_s  dynamic_ds_lpm_index_cam4_t;

struct dynamic_ds_mac_hash_index_cam_s
{
    uint32 ds_mac_hash_min_index0                                           : 8;
    uint32 ds_mac_hash_max_index0                                           : 8;
    uint32 ds_mac_hash_base0                                                : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_mac_hash_min_index1                                           : 8;
    uint32 ds_mac_hash_max_index1                                           : 8;
    uint32 ds_mac_hash_base1                                                : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_mac_hash_min_index2                                           : 8;
    uint32 ds_mac_hash_max_index2                                           : 8;
    uint32 ds_mac_hash_base2                                                : 8;
    uint32 rsv_2                                                            : 8;

    uint32 ds_mac_hash_min_index3                                           : 8;
    uint32 ds_mac_hash_max_index3                                           : 8;
    uint32 ds_mac_hash_base3                                                : 8;
    uint32 rsv_3                                                            : 8;

    uint32 ds_mac_hash_min_index4                                           : 8;
    uint32 ds_mac_hash_max_index4                                           : 8;
    uint32 ds_mac_hash_base4                                                : 8;
    uint32 rsv_4                                                            : 8;
};
typedef struct dynamic_ds_mac_hash_index_cam_s  dynamic_ds_mac_hash_index_cam_t;

struct dynamic_ds_oam_index_cam_s
{
    uint32 ds_oam_min_index0                                                : 8;
    uint32 ds_oam_max_index0                                                : 8;
    uint32 ds_oam_base0                                                     : 8;
    uint32 rsv_0                                                            : 8;

    uint32 ds_oam_min_index1                                                : 8;
    uint32 ds_oam_max_index1                                                : 8;
    uint32 ds_oam_base1                                                     : 8;
    uint32 rsv_1                                                            : 8;

    uint32 ds_oam_min_index2                                                : 8;
    uint32 ds_oam_max_index2                                                : 8;
    uint32 ds_oam_base2                                                     : 8;
    uint32 rsv_2                                                            : 8;
};
typedef struct dynamic_ds_oam_index_cam_s  dynamic_ds_oam_index_cam_t;

struct dynamic_ds_ref_interval_s
{
    uint32 ref_interval                                                     : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct dynamic_ds_ref_interval_s  dynamic_ds_ref_interval_t;

struct dynamic_ds_sram_init_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct dynamic_ds_sram_init_s  dynamic_ds_sram_init_t;

struct dynamic_ds_user_id_base_s
{
    uint32 ds_user_id_base                                                  : 11;
    uint32 rsv_0                                                            : 21;
};
typedef struct dynamic_ds_user_id_base_s  dynamic_ds_user_id_base_t;

struct dynamic_ds_wrr_credit_cfg_s
{
    uint32 edram0_intf0_credit_cfg                                          : 2;
    uint32 rsv_0                                                            : 2;
    uint32 edram0_intf1_credit_cfg                                          : 2;
    uint32 rsv_1                                                            : 2;
    uint32 edram0_intf2_credit_cfg                                          : 2;
    uint32 rsv_2                                                            : 2;
    uint32 edram0_intf3_credit_cfg                                          : 2;
    uint32 rsv_3                                                            : 2;
    uint32 edram0_intf4_credit_cfg                                          : 2;
    uint32 rsv_4                                                            : 2;
    uint32 edram0_intf5_credit_cfg                                          : 2;
    uint32 rsv_5                                                            : 2;
    uint32 edram0_intf6_credit_cfg                                          : 2;
    uint32 rsv_6                                                            : 2;
    uint32 edram0_intf7_credit_cfg                                          : 2;
    uint32 rsv_7                                                            : 2;

    uint32 edram1_intf0_credit_cfg                                          : 2;
    uint32 rsv_8                                                            : 2;
    uint32 edram1_intf1_credit_cfg                                          : 2;
    uint32 rsv_9                                                            : 2;
    uint32 edram1_intf2_credit_cfg                                          : 2;
    uint32 rsv_10                                                           : 2;
    uint32 edram1_intf3_credit_cfg                                          : 2;
    uint32 rsv_11                                                           : 2;
    uint32 edram1_intf4_credit_cfg                                          : 2;
    uint32 rsv_12                                                           : 2;
    uint32 edram1_intf5_credit_cfg                                          : 2;
    uint32 rsv_13                                                           : 2;
    uint32 edram1_intf6_credit_cfg                                          : 2;
    uint32 rsv_14                                                           : 2;
    uint32 edram1_intf7_credit_cfg                                          : 2;
    uint32 rsv_15                                                           : 2;

    uint32 edram2_intf0_credit_cfg                                          : 2;
    uint32 rsv_16                                                           : 2;
    uint32 edram2_intf1_credit_cfg                                          : 2;
    uint32 rsv_17                                                           : 2;
    uint32 edram2_intf2_credit_cfg                                          : 2;
    uint32 rsv_18                                                           : 2;
    uint32 edram2_intf3_credit_cfg                                          : 2;
    uint32 rsv_19                                                           : 2;
    uint32 edram2_intf4_credit_cfg                                          : 2;
    uint32 rsv_20                                                           : 2;
    uint32 edram2_intf5_credit_cfg                                          : 2;
    uint32 rsv_21                                                           : 2;
    uint32 edram2_intf6_credit_cfg                                          : 2;
    uint32 rsv_22                                                           : 2;
    uint32 edram2_intf7_credit_cfg                                          : 2;
    uint32 rsv_23                                                           : 2;

    uint32 edram3_intf0_credit_cfg                                          : 2;
    uint32 rsv_24                                                           : 2;
    uint32 edram3_intf1_credit_cfg                                          : 2;
    uint32 rsv_25                                                           : 2;
    uint32 edram3_intf2_credit_cfg                                          : 2;
    uint32 rsv_26                                                           : 2;
    uint32 edram3_intf3_credit_cfg                                          : 2;
    uint32 rsv_27                                                           : 2;
    uint32 edram3_intf4_credit_cfg                                          : 2;
    uint32 rsv_28                                                           : 2;
    uint32 edram3_intf5_credit_cfg                                          : 2;
    uint32 rsv_29                                                           : 2;
    uint32 edram3_intf6_credit_cfg                                          : 2;
    uint32 rsv_30                                                           : 2;
    uint32 edram3_intf7_credit_cfg                                          : 2;
    uint32 rsv_31                                                           : 2;

    uint32 edram4_intf0_credit_cfg                                          : 2;
    uint32 rsv_32                                                           : 2;
    uint32 edram4_intf1_credit_cfg                                          : 2;
    uint32 rsv_33                                                           : 2;
    uint32 edram4_intf2_credit_cfg                                          : 2;
    uint32 rsv_34                                                           : 2;
    uint32 edram4_intf3_credit_cfg                                          : 2;
    uint32 rsv_35                                                           : 2;
    uint32 edram4_intf4_credit_cfg                                          : 2;
    uint32 rsv_36                                                           : 2;
    uint32 edram4_intf5_credit_cfg                                          : 2;
    uint32 rsv_37                                                           : 2;
    uint32 edram4_intf6_credit_cfg                                          : 2;
    uint32 rsv_38                                                           : 2;
    uint32 edram4_intf7_credit_cfg                                          : 2;
    uint32 rsv_39                                                           : 2;

    uint32 edram5_intf0_credit_cfg                                          : 2;
    uint32 rsv_40                                                           : 2;
    uint32 edram5_intf1_credit_cfg                                          : 2;
    uint32 rsv_41                                                           : 2;
    uint32 edram5_intf2_credit_cfg                                          : 2;
    uint32 rsv_42                                                           : 2;
    uint32 edram5_intf3_credit_cfg                                          : 2;
    uint32 rsv_43                                                           : 2;
    uint32 edram5_intf4_credit_cfg                                          : 2;
    uint32 rsv_44                                                           : 2;
    uint32 edram5_intf5_credit_cfg                                          : 2;
    uint32 rsv_45                                                           : 2;
    uint32 edram5_intf6_credit_cfg                                          : 2;
    uint32 rsv_46                                                           : 2;
    uint32 edram5_intf7_credit_cfg                                          : 2;
    uint32 rsv_47                                                           : 2;
};
typedef struct dynamic_ds_wrr_credit_cfg_s  dynamic_ds_wrr_credit_cfg_t;

struct e_loop_interrupt_fatal_s
{
    uint32 e_loop_pkt_fifo_overrun                                          : 1;
    uint32 e_loop_in_fifo_overrun                                           : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct e_loop_interrupt_fatal_s  e_loop_interrupt_fatal_t;

struct e_loop_interrupt_normal_s
{
    uint32 e_loop_in_fifo_parity_error                                      : 1;
    uint32 e_loop_hdr_mem_parity_error                                      : 1;
    uint32 e_loop_pkt_res_mem_parity_error                                  : 1;
    uint32 e_loop_crc_res_mem_parity_error                                  : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct e_loop_interrupt_normal_s  e_loop_interrupt_normal_t;

struct e_loop_credit_state_s
{
    uint32 credit_used                                                      : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct e_loop_credit_state_s  e_loop_credit_state_t;

struct e_loop_ctl_s
{
    uint32 drop_log_threshold                                               : 8;
    uint32 rsv_0                                                            : 8;
    uint32 stall_loop_threshold                                             : 8;
    uint32 drop_loop_threshold                                              : 8;

    uint32 buf_store_credit                                                 : 3;
    uint32 rsv_1                                                            : 29;

    uint32 e_loop_pkt_fifo_a_full_thrd                                      : 4;
    uint32 rsv_2                                                            : 28;

    uint32 crc_replace_en                                                   : 1;
    uint32 rsv_3                                                            : 31;
};
typedef struct e_loop_ctl_s  e_loop_ctl_t;

struct e_loop_debug_stats_s
{
    uint32 pkt_in_cnt                                                       : 4;
    uint32 rsv_0                                                            : 28;

    uint32 pkt_out_cnt                                                      : 4;
    uint32 rsv_1                                                            : 28;

    uint32 dropped_pkt_cnt                                                  : 4;
    uint32 rsv_2                                                            : 28;

    uint32 aborted_pkt_cnt                                                  : 4;
    uint32 rsv_3                                                            : 28;
};
typedef struct e_loop_debug_stats_s  e_loop_debug_stats_t;

struct e_loop_drain_enable_s
{
    uint32 e_loop_drain_enable                                              : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct e_loop_drain_enable_s  e_loop_drain_enable_t;

struct e_loop_loop_hdr_info_s
{
    uint32 loop_hdr_start_ptr                                               : 7;
    uint32 rsv_0                                                            : 9;
    uint32 loop_hdr_end_ptr                                                 : 7;
    uint32 rsv_1                                                            : 9;

    uint32 loop_hdr_wr_ptr                                                  : 7;
    uint32 rsv_2                                                            : 9;
    uint32 loop_hdr_rd_ptr                                                  : 7;
    uint32 rsv_3                                                            : 9;

    uint32 loop_hdr_depth                                                   : 7;
    uint32 rsv_4                                                            : 25;

    uint32 loop_hdr_afull_thd                                               : 7;
    uint32 rsv_5                                                            : 25;
};
typedef struct e_loop_loop_hdr_info_s  e_loop_loop_hdr_info_t;

struct e_loop_parity_en_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct e_loop_parity_en_s  e_loop_parity_en_t;

struct e_loop_parity_fail_record_s
{
    uint32 e_loop_crc_res_mem_parity_fail_addr                              : 6;
    uint32 rsv_0                                                            : 10;
    uint32 e_loop_crc_res_mem_parity_fail                                   : 1;
    uint32 rsv_1                                                            : 15;

    uint32 e_loop_pkt_res_mem_parity_fail_addr                              : 6;
    uint32 rsv_2                                                            : 10;
    uint32 e_loop_pkt_res_mem_parity_fail                                   : 1;
    uint32 rsv_3                                                            : 15;

    uint32 e_loop_hdr_mem_parity_fail_addr                                  : 7;
    uint32 rsv_4                                                            : 9;
    uint32 e_loop_hdr_mem_parity_fail                                       : 1;
    uint32 rsv_5                                                            : 15;
};
typedef struct e_loop_parity_fail_record_s  e_loop_parity_fail_record_t;

struct epe_acl_info_fifo_s
{
    uint32 epe_acl_info_fifo_field0                                         : 29;
    uint32 rsv_0                                                            : 3;

    uint32 epe_acl_info_fifo_field1                                         : 32;

    uint32 epe_acl_info_fifo_field2                                         : 32;

    uint32 epe_acl_info_fifo_field3                                         : 32;

    uint32 epe_acl_info_fifo_field4                                         : 32;

    uint32 epe_acl_info_fifo_field5                                         : 32;

    uint32 epe_acl_info_fifo_field6                                         : 32;

    uint32 epe_acl_info_fifo_field7                                         : 32;

    uint32 epe_acl_info_fifo_field8                                         : 32;

    uint32 epe_acl_info_fifo_field9                                         : 32;

    uint32 epe_acl_info_fifo_field10                                        : 32;

    uint32 epe_acl_info_fifo_field11                                        : 32;

    uint32 epe_acl_info_fifo_field12                                        : 32;

    uint32 epe_acl_info_fifo_field13                                        : 32;

    uint32 epe_acl_info_fifo_field14                                        : 32;

    uint32 epe_acl_info_fifo_field15                                        : 32;

    uint32 epe_acl_info_fifo_field16                                        : 32;

    uint32 epe_acl_info_fifo_field17                                        : 32;

    uint32 epe_acl_info_fifo_field18                                        : 32;

    uint32 epe_acl_info_fifo_field19                                        : 32;

    uint32 epe_acl_info_fifo_field20                                        : 32;

    uint32 epe_acl_info_fifo_field21                                        : 32;

    uint32 epe_acl_info_fifo_field22                                        : 32;

    uint32 epe_acl_info_fifo_field23                                        : 32;

    uint32 epe_acl_info_fifo_field24                                        : 32;
};
typedef struct epe_acl_info_fifo_s  epe_acl_info_fifo_t;

struct epe_acl_qos_interrupt_fatal_s
{
    uint32 epe_acl_key_track_fifo_overrun                                   : 1;
    uint32 epe_acl_tcam_ack_fifo_overrun                                    : 1;
    uint32 epe_acl_info_fifo_overrun                                        : 1;
    uint32 rsv_0                                                            : 29;
};
typedef struct epe_acl_qos_interrupt_fatal_s  epe_acl_qos_interrupt_fatal_t;

struct epe_acl_qos_interrupt_normal_s
{
    uint32 tcam_seq_error                                                   : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_acl_qos_interrupt_normal_s  epe_acl_qos_interrupt_normal_t;

struct epe_acl_tcam_ack_fifo_s
{
    uint32 epe_acl_tcam_ack_fifo_field0                                     : 24;
    uint32 rsv_0                                                            : 8;

    uint32 epe_acl_tcam_ack_fifo_field1                                     : 32;

    uint32 epe_acl_tcam_ack_fifo_field2                                     : 32;

    uint32 epe_acl_tcam_ack_fifo_field3                                     : 32;

    uint32 epe_acl_tcam_ack_fifo_field4                                     : 32;

    uint32 epe_acl_tcam_ack_fifo_field5                                     : 32;

    uint32 epe_acl_tcam_ack_fifo_field6                                     : 32;
};
typedef struct epe_acl_tcam_ack_fifo_s  epe_acl_tcam_ack_fifo_t;

struct epe_acl_qos_ctl_s
{
    uint32 rsv_0                                                            : 10;
    uint32 acl_qos_lookup_ctl0                                              : 4;
    uint32 rsv_1                                                            : 18;

    uint32 rsv_2                                                            : 10;
    uint32 acl_qos_lookup_ctl1                                              : 4;
    uint32 rsv_3                                                            : 18;

    uint32 rsv_4                                                            : 10;
    uint32 acl_qos_lookup_ctl2                                              : 4;
    uint32 rsv_5                                                            : 18;

    uint32 ip_sa_mode_for_trill                                             : 1;
    uint32 ip_sa_mode_for_fcoe                                              : 1;
    uint32 rsv_6                                                            : 8;
    uint32 acl_qos_lookup_ctl3                                              : 4;
    uint32 rsv_7                                                            : 18;

    uint32 oam_alert_label1                                                 : 4;
    uint32 ip_sa_mode_for_arp                                               : 1;
    uint32 rsv_8                                                            : 1;
    uint32 packet_header_en_acl_ingress                                     : 1;
    uint32 oam_lookup_user_vlan_id                                          : 1;
    uint32 merge_mac_ip_acl_key                                             : 1;
    uint32 stacking_disable_acl                                             : 1;
    uint32 mpls_section_oam_use_port                                        : 1;
    uint32 oam_obey_acl_discard                                             : 1;
    uint32 oam_obey_acl_qos                                                 : 1;
    uint32 non_ip_mpls_use_ipv6_key                                         : 1;
    uint32 arp_use_ipv6_key                                                 : 1;
    uint32 trill_use_ipv6_key                                               : 1;
    uint32 rsv_9                                                            : 16;

    uint32 min_interface_label                                              : 20;
    uint32 service_acl_qos_en                                               : 12;
};
typedef struct epe_acl_qos_ctl_s  epe_acl_qos_ctl_t;

struct epe_acl_qos_debug_stats_s
{
    uint32 tx_info_cnt                                                      : 4;
    uint32 tx_discard_cnt                                                   : 4;
    uint32 tx_hard_error_cnt                                                : 4;
    uint32 rsv_0                                                            : 20;

    uint32 fr_tcam_ds_result0_vld_cnt                                       : 4;
    uint32 fr_tcam_ds_result1_vld_cnt                                       : 4;
    uint32 fr_tcam_ds_result2_vld_cnt                                       : 4;
    uint32 fr_tcam_ds_result3_vld_cnt                                       : 4;
    uint32 fr_tcam_ds_error_cnt                                             : 4;
    uint32 rsv_1                                                            : 12;

    uint32 tx_tcam_key_cnt                                                  : 4;
    uint32 rsv_2                                                            : 12;
    uint32 tx_hash_key_cnt                                                  : 4;
    uint32 rsv_3                                                            : 12;

    uint32 fr_tcam_ds_valid_cnt                                             : 4;
    uint32 rsv_4                                                            : 28;
};
typedef struct epe_acl_qos_debug_stats_s  epe_acl_qos_debug_stats_t;

struct epe_acl_qos_drain_ctl_s
{
    uint32 epe_acl_qos_drain_enable                                         : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_acl_qos_drain_ctl_s  epe_acl_qos_drain_ctl_t;

struct epe_acl_qos_lfsr_s
{
    uint32 random_seed0                                                     : 15;
    uint32 rsv_0                                                            : 17;

    uint32 random_seed1                                                     : 15;
    uint32 rsv_1                                                            : 17;

    uint32 random_seed2                                                     : 15;
    uint32 rsv_2                                                            : 17;

    uint32 random_seed3                                                     : 15;
    uint32 rsv_3                                                            : 17;
};
typedef struct epe_acl_qos_lfsr_s  epe_acl_qos_lfsr_t;

struct epe_acl_qos_misc_ctl_s
{
    uint32 to_cla_credit_thrd                                               : 4;
    uint32 rsv_0                                                            : 28;

    uint32 key_track_credit_thrd                                            : 4;
    uint32 rsv_1                                                            : 28;

    uint32 to_hash_ds_credit_thrd                                           : 3;
    uint32 rsv_2                                                            : 29;

    uint32 to_tcam_ds_credit_thrd                                           : 3;
    uint32 rsv_3                                                            : 29;
};
typedef struct epe_acl_qos_misc_ctl_s  epe_acl_qos_misc_ctl_t;

struct to_cla_credit_debug_s
{
    uint32 to_cla_credit                                                    : 4;
    uint32 rsv_0                                                            : 28;

    uint32 to_hash_ds_credit                                                : 3;
    uint32 rsv_1                                                            : 29;

    uint32 to_tcam_ds_credit                                                : 3;
    uint32 rsv_2                                                            : 29;
};
typedef struct to_cla_credit_debug_s  to_cla_credit_debug_t;

struct epe_cla_eop_info_fifo_s
{
    uint32 epe_cla_eop_info_fifo_field                                      : 20;
    uint32 rsv_0                                                            : 12;
};
typedef struct epe_cla_eop_info_fifo_s  epe_cla_eop_info_fifo_t;

struct epe_cla_interrupt_fatal_s
{
    uint32 epe_cla_policing_info_fifo_overrun                               : 1;
    uint32 epe_cla_eop_info_fifo_overrun                                    : 1;
    uint32 epe_cla_policer_track_fifo_overrun                               : 1;
    uint32 epe_cla_policer_ack_fifo_overrun                                 : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct epe_cla_interrupt_fatal_s  epe_cla_interrupt_fatal_t;

struct epe_cla_interrupt_normal_s
{
    uint32 epe_cla_eop_info_fifo_parity_error                               : 1;
    uint32 epe_cla_ptr_ram_ecc_error                                        : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct epe_cla_interrupt_normal_s  epe_cla_interrupt_normal_t;

struct epe_cla_policer_ack_fifo_s
{
    uint32 epe_cla_policer_ack_fifo_field                                   : 10;
    uint32 rsv_0                                                            : 22;
};
typedef struct epe_cla_policer_ack_fifo_s  epe_cla_policer_ack_fifo_t;

struct epe_cla_policer_track_fifo_s
{
    uint32 epe_cla_policer_track_fifo_field0                                : 13;
    uint32 rsv_0                                                            : 19;

    uint32 epe_cla_policer_track_fifo_field1                                : 32;

    uint32 epe_cla_policer_track_fifo_field2                                : 32;

    uint32 epe_cla_policer_track_fifo_field3                                : 32;

    uint32 epe_cla_policer_track_fifo_field4                                : 32;

    uint32 epe_cla_policer_track_fifo_field5                                : 32;
};
typedef struct epe_cla_policer_track_fifo_s  epe_cla_policer_track_fifo_t;

struct epe_cla_policing_info_fifo_s
{
    uint32 epe_cla_policing_info_fifo_field0                                : 5;
    uint32 rsv_0                                                            : 27;

    uint32 epe_cla_policing_info_fifo_field1                                : 32;

    uint32 epe_cla_policing_info_fifo_field2                                : 32;
};
typedef struct epe_cla_policing_info_fifo_s  epe_cla_policing_info_fifo_t;

struct epe_cla_ptr_ram_s
{
    uint32 pkt_len_adj_value                                                : 8;
    uint32 ipg                                                              : 8;
    uint32 rsv_0                                                            : 15;
    uint32 policing_en                                                      : 1;

    uint32 policer0                                                         : 13;
    uint32 policer1                                                         : 13;
    uint32 rsv_1                                                            : 5;
    uint32 pkt_len_adj                                                      : 1;
};
typedef struct epe_cla_ptr_ram_s  epe_cla_ptr_ram_t;

struct epe_cla_credit_ctl_s
{
    uint32 out_credit_thrd                                                  : 2;
    uint32 rsv_0                                                            : 14;
    uint32 out_credit_used                                                  : 2;
    uint32 rsv_1                                                            : 14;

    uint32 eop_fifo_credit_thrd                                             : 7;
    uint32 rsv_2                                                            : 9;
    uint32 eop_fifo_credit_used                                             : 7;
    uint32 rsv_3                                                            : 9;
};
typedef struct epe_cla_credit_ctl_s  epe_cla_credit_ctl_t;

struct epe_cla_debug_stats_s
{
    uint32 to_policing_req_cnt                                              : 4;
    uint32 fr_policing_ack_cnt                                              : 4;
    uint32 tx_discard_cnt                                                   : 4;
    uint32 tx_info_cnt                                                      : 4;
    uint32 rsv_0                                                            : 8;
    uint32 ptr_ram_single_bit_error_cnt                                     : 4;
    uint32 ptr_ram_ecc_error_cnt                                            : 4;
};
typedef struct epe_cla_debug_stats_s  epe_cla_debug_stats_t;

struct epe_cla_eop_info_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_cla_eop_info_fifo_a_full_thrd                                : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct epe_cla_eop_info_fifo__fifo_almost_full_thrd_s  epe_cla_eop_info_fifo__fifo_almost_full_thrd_t;

struct epe_cla_init_ctl_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 15;
    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 15;
};
typedef struct epe_cla_init_ctl_s  epe_cla_init_ctl_t;

struct epe_cla_misc_ctl_s
{
    uint32 epe_cla_ptr_ram_ecc_correct_dis                                  : 1;
    uint32 rsv_0                                                            : 3;
    uint32 epe_cla_ptr_ram_ecc_detect_dis                                   : 1;
    uint32 rsv_1                                                            : 3;
    uint32 parity_en                                                        : 1;
    uint32 rsv_2                                                            : 3;
    uint32 epe_cla_drain_enable                                             : 1;
    uint32 rsv_3                                                            : 19;
};
typedef struct epe_cla_misc_ctl_s  epe_cla_misc_ctl_t;

struct epe_cla_ptr_ram__reg_ram__ram_chk_rec_s
{
    uint32 epe_cla_ptr_ram_parity_fail_addr                                 : 6;
    uint32 rsv_0                                                            : 25;
    uint32 epe_cla_ptr_ram_parity_fail                                      : 1;
};
typedef struct epe_cla_ptr_ram__reg_ram__ram_chk_rec_s  epe_cla_ptr_ram__reg_ram__ram_chk_rec_t;

struct epe_classification_ctl_s
{
    uint32 port_policer_shift                                               : 2;
    uint32 rsv_0                                                            : 4;
    uint32 flow_policer_first                                               : 1;
    uint32 oam_bypass_policing_discard                                      : 1;
    uint32 rsv_1                                                            : 2;
    uint32 port_policer_phb_en                                              : 1;
    uint32 service_policer_mode                                             : 1;
    uint32 rsv_2                                                            : 4;
    uint32 port_policer_base                                                : 13;
    uint32 rsv_3                                                            : 3;

    uint32 channel_policing_en63_32                                         : 32;

    uint32 channel_policing_en31_0                                          : 32;
};
typedef struct epe_classification_ctl_s  epe_classification_ctl_t;

struct epe_classification_phb_offset_s
{
    uint32 phb_offset48                                                     : 2;
    uint32 phb_offset49                                                     : 2;
    uint32 phb_offset50                                                     : 2;
    uint32 phb_offset51                                                     : 2;
    uint32 phb_offset52                                                     : 2;
    uint32 phb_offset53                                                     : 2;
    uint32 phb_offset54                                                     : 2;
    uint32 phb_offset55                                                     : 2;
    uint32 phb_offset56                                                     : 2;
    uint32 phb_offset57                                                     : 2;
    uint32 phb_offset58                                                     : 2;
    uint32 phb_offset59                                                     : 2;
    uint32 phb_offset60                                                     : 2;
    uint32 phb_offset61                                                     : 2;
    uint32 phb_offset62                                                     : 2;
    uint32 phb_offset63                                                     : 2;

    uint32 phb_offset32                                                     : 2;
    uint32 phb_offset33                                                     : 2;
    uint32 phb_offset34                                                     : 2;
    uint32 phb_offset35                                                     : 2;
    uint32 phb_offset36                                                     : 2;
    uint32 phb_offset37                                                     : 2;
    uint32 phb_offset38                                                     : 2;
    uint32 phb_offset39                                                     : 2;
    uint32 phb_offset40                                                     : 2;
    uint32 phb_offset41                                                     : 2;
    uint32 phb_offset42                                                     : 2;
    uint32 phb_offset43                                                     : 2;
    uint32 phb_offset44                                                     : 2;
    uint32 phb_offset45                                                     : 2;
    uint32 phb_offset46                                                     : 2;
    uint32 phb_offset47                                                     : 2;

    uint32 phb_offset16                                                     : 2;
    uint32 phb_offset17                                                     : 2;
    uint32 phb_offset18                                                     : 2;
    uint32 phb_offset19                                                     : 2;
    uint32 phb_offset20                                                     : 2;
    uint32 phb_offset21                                                     : 2;
    uint32 phb_offset22                                                     : 2;
    uint32 phb_offset23                                                     : 2;
    uint32 phb_offset24                                                     : 2;
    uint32 phb_offset25                                                     : 2;
    uint32 phb_offset26                                                     : 2;
    uint32 phb_offset27                                                     : 2;
    uint32 phb_offset28                                                     : 2;
    uint32 phb_offset29                                                     : 2;
    uint32 phb_offset30                                                     : 2;
    uint32 phb_offset31                                                     : 2;

    uint32 phb_offset0                                                      : 2;
    uint32 phb_offset1                                                      : 2;
    uint32 phb_offset2                                                      : 2;
    uint32 phb_offset3                                                      : 2;
    uint32 phb_offset4                                                      : 2;
    uint32 phb_offset5                                                      : 2;
    uint32 phb_offset6                                                      : 2;
    uint32 phb_offset7                                                      : 2;
    uint32 phb_offset8                                                      : 2;
    uint32 phb_offset9                                                      : 2;
    uint32 phb_offset10                                                     : 2;
    uint32 phb_offset11                                                     : 2;
    uint32 phb_offset12                                                     : 2;
    uint32 phb_offset13                                                     : 2;
    uint32 phb_offset14                                                     : 2;
    uint32 phb_offset15                                                     : 2;
};
typedef struct epe_classification_phb_offset_s  epe_classification_phb_offset_t;

struct epe_ipg_ctl_s
{
    uint32 ipg0                                                             : 8;
    uint32 rsv_0                                                            : 24;

    uint32 ipg1                                                             : 8;
    uint32 rsv_1                                                            : 24;

    uint32 ipg2                                                             : 8;
    uint32 rsv_2                                                            : 24;

    uint32 ipg3                                                             : 8;
    uint32 rsv_3                                                            : 24;
};
typedef struct epe_ipg_ctl_s  epe_ipg_ctl_t;

struct epe_hdr_adj_brg_hdr_fifo_s
{
    uint32 epe_hdr_adj_brg_hdr_fifo_field0                                  : 22;
    uint32 rsv_0                                                            : 10;

    uint32 epe_hdr_adj_brg_hdr_fifo_field1                                  : 32;

    uint32 epe_hdr_adj_brg_hdr_fifo_field2                                  : 32;

    uint32 epe_hdr_adj_brg_hdr_fifo_field3                                  : 32;

    uint32 epe_hdr_adj_brg_hdr_fifo_field4                                  : 32;

    uint32 epe_hdr_adj_brg_hdr_fifo_field5                                  : 32;

    uint32 epe_hdr_adj_brg_hdr_fifo_field6                                  : 32;

    uint32 epe_hdr_adj_brg_hdr_fifo_field7                                  : 32;

    uint32 epe_hdr_adj_brg_hdr_fifo_field8                                  : 32;
};
typedef struct epe_hdr_adj_brg_hdr_fifo_s  epe_hdr_adj_brg_hdr_fifo_t;

struct epe_hdr_adj_data_fifo_s
{
    uint32 epe_hdr_adj_data_fifo_field0                                     : 17;
    uint32 rsv_0                                                            : 15;

    uint32 epe_hdr_adj_data_fifo_field1                                     : 32;

    uint32 epe_hdr_adj_data_fifo_field2                                     : 32;

    uint32 epe_hdr_adj_data_fifo_field3                                     : 32;

    uint32 epe_hdr_adj_data_fifo_field4                                     : 32;

    uint32 epe_hdr_adj_data_fifo_field5                                     : 32;

    uint32 epe_hdr_adj_data_fifo_field6                                     : 32;

    uint32 epe_hdr_adj_data_fifo_field7                                     : 32;

    uint32 epe_hdr_adj_data_fifo_field8                                     : 32;
};
typedef struct epe_hdr_adj_data_fifo_s  epe_hdr_adj_data_fifo_t;

struct epe_hdr_adj_interrupt_fatal_s
{
    uint32 epe_hdr_adj_data_fifo_underrun                                   : 1;
    uint32 epe_hdr_adj_data_fifo_overrun                                    : 1;
    uint32 data_compact_bytes_eq_zero                                       : 1;
    uint32 epe_hdr_adj_brg_hdr_fifo_overrun                                 : 1;
    uint32 epe_hdr_adj_check_sum_upd_fifo_underrun                          : 1;
    uint32 epe_hdr_adj_check_sum_upd_fifo_overrun                           : 1;
    uint32 epe_hdr_adj_eob_track_fifo_overrun                               : 1;
    uint32 epe_hdr_adj_eob_track_fifo_underrun                              : 1;
    uint32 epe_hdr_adj_rcv_unit_cnt_fifo_overrun                            : 1;
    uint32 epe_hdr_adj_to_parser_fifo_overrun                               : 1;
    uint32 rcv_pkt_miss_sop                                                 : 1;
    uint32 rcv_pkt_miss_eop                                                 : 1;
    uint32 epe_parser_eop_overlap                                           : 1;
    uint32 extra_sop_data_occur                                             : 1;
    uint32 rcv_pkt_miss_sob                                                 : 1;
    uint32 rcv_pkt_miss_eob                                                 : 1;
    uint32 rsv_0                                                            : 16;
};
typedef struct epe_hdr_adj_interrupt_fatal_s  epe_hdr_adj_interrupt_fatal_t;

struct epe_hdr_adj_interrupt_normal_s
{
    uint32 epe_hdr_adj_data_fifo_parity_error                               : 1;
    uint32 epe_hdr_adj_brg_hdr_fifo_parity_error                            : 1;
    uint32 layer3_offset_gt_pkt_len                                         : 1;
    uint32 rsv_0                                                            : 29;
};
typedef struct epe_hdr_adj_interrupt_normal_s  epe_hdr_adj_interrupt_normal_t;

struct epe_header_adjust_phy_port_map_s
{
    uint32 local_phy_port                                                   : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct epe_header_adjust_phy_port_map_s  epe_header_adjust_phy_port_map_t;

struct epe_hdr_adj_brg_hdr_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_adj_brg_hdr_fifo_a_full_thrd                             : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct epe_hdr_adj_brg_hdr_fifo__fifo_almost_full_thrd_s  epe_hdr_adj_brg_hdr_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_adj_credit_config_s
{
    uint32 to_next_hop_pi_credit_config                                     : 5;
    uint32 rsv_0                                                            : 27;

    uint32 to_dynamic_ds_credit_config                                      : 3;
    uint32 rsv_1                                                            : 29;

    uint32 to_next_hop_key_credit_config                                    : 3;
    uint32 rsv_2                                                            : 29;

    uint32 to_next_hop_aps_credit_config                                    : 4;
    uint32 rsv_3                                                            : 28;
};
typedef struct epe_hdr_adj_credit_config_s  epe_hdr_adj_credit_config_t;

struct epe_hdr_adj_data_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_adj_data_fifo_a_full_thrd                                : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct epe_hdr_adj_data_fifo__fifo_almost_full_thrd_s  epe_hdr_adj_data_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_adj_debug_ctl_s
{
    uint32 force_hard_drop                                                  : 1;
    uint32 rsv_0                                                            : 7;
    uint32 force_sop_data_pop_interval_enable                               : 1;
    uint32 rsv_1                                                            : 7;
    uint32 force_miss_sob_gen_en                                            : 1;
    uint32 rsv_2                                                            : 15;
};
typedef struct epe_hdr_adj_debug_ctl_s  epe_hdr_adj_debug_ctl_t;

struct epe_hdr_adj_debug_stats_s
{
    uint32 rcv_pkt_sop_cnt                                                  : 4;
    uint32 rsv_0                                                            : 4;
    uint32 rcv_pkt_eop_cnt                                                  : 4;
    uint32 rsv_1                                                            : 4;
    uint32 rcv_pkt_len_eq0_cnt                                              : 4;
    uint32 rsv_2                                                            : 4;
    uint32 rcv_pkt_sob_cnt                                                  : 4;
    uint32 rcv_pkt_eob_cnt                                                  : 4;

    uint32 to_parser_eop_cnt                                                : 4;
    uint32 rsv_3                                                            : 4;
    uint32 to_parser_sop_cnt                                                : 4;
    uint32 rsv_4                                                            : 4;
    uint32 to_epe_hdr_edit_ctl_error_cnt                                    : 4;
    uint32 rsv_5                                                            : 12;

    uint32 to_epe_hdr_edit_brg_hdr_cnt                                      : 4;
    uint32 rsv_6                                                            : 4;
    uint32 to_epe_hdr_edit_sop_cnt                                          : 4;
    uint32 rsv_7                                                            : 4;
    uint32 to_epe_hdr_edit_eop_cnt                                          : 4;
    uint32 rsv_8                                                            : 4;
    uint32 to_epe_hdr_edit_ctl_info_cnt                                     : 4;
    uint32 rsv_9                                                            : 4;

    uint32 min_pkt_len_error_cnt                                            : 4;
    uint32 rsv_10                                                           : 4;
    uint32 pkt_crc_error_cnt                                                : 4;
    uint32 rsv_11                                                           : 4;
    uint32 trans_pi_hard_error_cnt                                          : 4;
    uint32 rsv_12                                                           : 12;

    uint32 to_epe_next_hop_pi_cnt                                           : 4;
    uint32 rsv_13                                                           : 4;
    uint32 to_epe_hdr_proc_pi_cnt                                           : 4;
    uint32 rsv_14                                                           : 4;
    uint32 to_epe_cla_info_cnt                                              : 4;
    uint32 rsv_15                                                           : 12;

    uint32 hdr_strip_sop_cnt                                                : 4;
    uint32 rsv_16                                                           : 4;
    uint32 hdr_strip_eop_cnt                                                : 4;
    uint32 rsv_17                                                           : 4;
    uint32 mux_hdr_strip_sop_cnt                                            : 4;
    uint32 rsv_18                                                           : 4;
    uint32 mux_hdr_strip_eop_cnt                                            : 4;
    uint32 rsv_19                                                           : 4;

    uint32 discard_trans_cnt                                                : 4;
    uint32 rsv_20                                                           : 4;
    uint32 discard_recv_cnt                                                 : 4;
    uint32 rsv_21                                                           : 4;
    uint32 rcv_unit_cnt_fifo_push_cnt                                       : 4;
    uint32 rsv_22                                                           : 4;
    uint32 rcv_unit_cnt_fifo_pop_cnt                                        : 4;
    uint32 rsv_23                                                           : 4;

    uint32 eob_track_fifo_push_cnt                                          : 4;
    uint32 rsv_24                                                           : 4;
    uint32 eob_track_fifo_pop_cnt                                           : 4;
    uint32 rsv_25                                                           : 4;
    uint32 check_sum_fifo_push_cnt                                          : 4;
    uint32 rsv_26                                                           : 4;
    uint32 check_sum_fifo_pop_cnt                                           : 4;
    uint32 rsv_27                                                           : 4;
};
typedef struct epe_hdr_adj_debug_stats_s  epe_hdr_adj_debug_stats_t;

struct epe_hdr_adj_disable_crc_chk_s
{
    uint32 disable_crc_chk31_to0                                            : 32;

    uint32 disable_crc_chk63_to32                                           : 32;
};
typedef struct epe_hdr_adj_disable_crc_chk_s  epe_hdr_adj_disable_crc_chk_t;

struct epe_hdr_adj_drain_enable_s
{
    uint32 drain_enable                                                     : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_adj_drain_enable_s  epe_hdr_adj_drain_enable_t;

struct epe_hdr_adj_init_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_adj_init_s  epe_hdr_adj_init_t;

struct epe_hdr_adj_init_done_s
{
    uint32 init_done                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_adj_init_done_s  epe_hdr_adj_init_done_t;

struct epe_hdr_adj_parity_enable_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_adj_parity_enable_s  epe_hdr_adj_parity_enable_t;

struct epe_hdr_adj_rcv_unit_cnt_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_adj_rcv_unit_cnt_fifo_a_full_thrd                        : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct epe_hdr_adj_rcv_unit_cnt_fifo__fifo_almost_full_thrd_s  epe_hdr_adj_rcv_unit_cnt_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_adj_running_credit_s
{
    uint32 to_next_hop_pi_credit_used                                       : 5;
    uint32 rsv_0                                                            : 3;
    uint32 to_dynamic_ds_credit_used                                        : 3;
    uint32 rsv_1                                                            : 5;
    uint32 to_next_hop_key_credit_used                                      : 3;
    uint32 rsv_2                                                            : 5;
    uint32 to_next_hop_aps_credit_used                                      : 4;
    uint32 rsv_3                                                            : 4;
};
typedef struct epe_hdr_adj_running_credit_s  epe_hdr_adj_running_credit_t;

struct epe_hdr_adj_stall_info_s
{
    uint32 hdr_edit_hdr_adj_ctl_stall                                       : 1;
    uint32 rsv_0                                                            : 7;
    uint32 hdr_edit_hdr_adj_data_stall                                      : 1;
    uint32 rsv_1                                                            : 7;
    uint32 cla_hdr_adj_stall                                                : 1;
    uint32 rsv_2                                                            : 1;
    uint32 epe_hdr_adj_rcv_unit_cnt_fifo_a_full                             : 1;
    uint32 rsv_3                                                            : 5;
    uint32 cur_fifo_pop_ctl_state                                           : 3;
    uint32 non_sop_data_pop_enable_f                                        : 1;
    uint32 sop_data_pop_enable_f                                            : 1;
    uint32 out_credit_avail_f                                               : 1;
    uint32 check_sum_upd_fifo_empty                                         : 1;
    uint32 sop_data_ocuur_in_fifo_f                                         : 1;

    uint32 top_data_fifo_sop                                                : 1;
    uint32 top_data_fifo_eop                                                : 1;
    uint32 top_data_fifo_sob                                                : 1;
    uint32 top_data_fifo_eob                                                : 1;
    uint32 top_data_fifo_valid_bytes                                        : 6;
    uint32 top_data_fifo_chan                                               : 6;
    uint32 top_brg_hdr_fifo_pkt_len                                         : 14;
    uint32 top_brg_hdr_fifo_sop                                             : 1;
    uint32 rsv_4                                                            : 1;
};
typedef struct epe_hdr_adj_stall_info_s  epe_hdr_adj_stall_info_t;

struct epe_hdr_adjust_ctl_s
{
    uint32 packet_header_bypass_all                                         : 1;
    uint32 acl_dscp_high_priority                                           : 1;
    uint32 oam_fid_en                                                       : 1;
    uint32 vlan_edit_en                                                     : 1;
    uint32 port_extender_mcast_en                                           : 1;
    uint32 rsv_0                                                            : 11;
    uint32 ds_next_hop_internal_base                                        : 15;
    uint32 rsv_1                                                            : 1;

    uint32 cvlan_tag_tpid                                                   : 16;
    uint32 rsv_2                                                            : 16;

    uint32 svlan_tag_tpid0                                                  : 16;
    uint32 svlan_tag_tpid1                                                  : 16;

    uint32 svlan_tag_tpid2                                                  : 16;
    uint32 svlan_tag_tpid3                                                  : 16;

    uint32 packet_header_en63_32                                            : 32;

    uint32 packet_header_en31_0                                             : 32;

    uint32 packet_header_edit_ingress63_32                                  : 32;

    uint32 packet_header_edit_ingress31_0                                   : 32;
};
typedef struct epe_hdr_adjust_ctl_s  epe_hdr_adjust_ctl_t;

struct epe_hdr_adjust_misc_ctl_s
{
    uint32 min_pkt_len                                                      : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct epe_hdr_adjust_misc_ctl_s  epe_hdr_adjust_misc_ctl_t;

struct epe_next_hop_ptr_cam_s
{
    uint32 pointer_cam_value0                                               : 17;
    uint32 rsv_0                                                            : 15;

    uint32 pointer_cam_value1                                               : 17;
    uint32 rsv_1                                                            : 15;

    uint32 pointer_cam_mask0                                                : 17;
    uint32 rsv_2                                                            : 15;

    uint32 pointer_cam_mask1                                                : 17;
    uint32 rsv_3                                                            : 15;
};
typedef struct epe_next_hop_ptr_cam_s  epe_next_hop_ptr_cam_t;

struct epe_port_extender_downlink_s
{
    uint32 port_extender_downlink31_0                                       : 32;

    uint32 port_extender_downlink63_32                                      : 32;
};
typedef struct epe_port_extender_downlink_s  epe_port_extender_downlink_t;

struct ds_dest_port_loopback_s
{
    uint32 lb_dest_map                                                      : 22;
    uint32 lb_length_adjust_type                                            : 1;
    uint32 rsv_0                                                            : 9;

    uint32 lb_next_hop_ptr                                                  : 20;
    uint32 lb_next_hop_ext                                                  : 1;
    uint32 rsv_1                                                            : 11;
};
typedef struct ds_dest_port_loopback_s  ds_dest_port_loopback_t;

struct ds_packet_header_edit_tunnel_s
{
    uint32 mac_da47_32                                                      : 16;
    uint32 vlan_id                                                          : 12;
    uint32 packet_header_l3_type                                            : 2;
    uint32 packet_header_l2_en                                              : 1;
    uint32 vlan_id_valid                                                    : 1;

    uint32 mac_da31_0                                                       : 32;

    uint32 mac_sa47_32                                                      : 16;
    uint32 rsv_0                                                            : 16;

    uint32 mac_sa31_0                                                       : 32;

    uint32 ip_da127_96                                                      : 32;

    uint32 ip_da95_64                                                       : 32;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_packet_header_edit_tunnel_s  ds_packet_header_edit_tunnel_t;

struct epe_hdr_edit_discard_type_stats_s
{
    uint32 discard_pkt_cnt                                                  : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct epe_hdr_edit_discard_type_stats_s  epe_hdr_edit_discard_type_stats_t;

struct epe_hdr_edit_ingress_hdr_fifo_s
{
    uint32 epe_hdr_edit_ingress_hdr_fifo_field0                             : 32;

    uint32 epe_hdr_edit_ingress_hdr_fifo_field1                             : 32;

    uint32 epe_hdr_edit_ingress_hdr_fifo_field2                             : 32;

    uint32 epe_hdr_edit_ingress_hdr_fifo_field3                             : 32;
};
typedef struct epe_hdr_edit_ingress_hdr_fifo_s  epe_hdr_edit_ingress_hdr_fifo_t;

struct epe_hdr_edit_interrupt_fatal_s
{
    uint32 epe_hdr_edit_l2_hdr_fifo_overrun                                 : 1;
    uint32 epe_hdr_edit_l3_hdr_fifo_overrun                                 : 1;
    uint32 epe_hdr_edit_l2_loop_back_fifo_overrun                           : 1;
    uint32 epe_hdr_edit_new_hdr_fifo_overrun                                : 1;
    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_overrun                      : 1;
    uint32 epe_hdr_edit_eop_pkt_len_fifo_overrun                            : 1;
    uint32 epe_hdr_edit_pkt_info_oam_fifo_overrun                           : 1;
    uint32 epe_hdr_edit_pkt_data_fifo_overrun                               : 1;
    uint32 epe_hdr_edit_pkt_ctl_fifo_overrun                                : 1;
    uint32 epe_hdr_edit_to_net_tx_brg_hdr_fifo_overrun                      : 1;
    uint32 epe_hdr_edit_fr_hdr_proc_hdr_ctl_fifo_overrun                    : 1;
    uint32 epe_hdr_edit_new_hdr_ctl_fifo_overrun                            : 1;
    uint32 epe_hdr_edit_eop_pkt_len_fifo_underrun                           : 1;
    uint32 epe_hdr_edit_data_cmpt_eop_fifo_overrun                          : 1;
    uint32 epe_hdr_edit_ingress_hdr_fifo_overrun                            : 1;
    uint32 epe_hdr_edit_pkt_info_outer_hdr_fifo_overrun                     : 1;
    uint32 epe_hdr_edit_l3_hdr_fifo_underrun                                : 1;
    uint32 epe_hdr_edit_pkt_ctl_fifo_underrun                               : 1;
    uint32 epe_hdr_edit_fr_oam_hdr_ctl_fifo_overrun                         : 1;
    uint32 epe_hdr_edit_outer_hdr_data_fifo_underrun                        : 1;
    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_underrun                     : 1;
    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_parity_error                 : 1;
    uint32 epe_hdr_edit_new_hdr_fifo_underrun                               : 1;
    uint32 pi_seq_mismatch                                                  : 1;
    uint32 epe_hdr_edit_ingress_hdr_fifo_underrun                           : 1;
    uint32 epe_hdr_edit_data_cmpt_sop_fifo_overrun                          : 1;
    uint32 epe_hdr_edit_l3_hdr_fifo_parity_error                            : 1;
    uint32 epe_hdr_edit_ch_buf_mem_parity_error                             : 1;
    uint32 epe_hdr_edit_outer_hdr_data_fifo_overrun                         : 1;
    uint32 epe_hdr_edit_l2_hdr_fifo_parity_error                            : 1;
    uint32 epe_hdr_edit_fr_hdr_proc_hdr_ctl_fifo_underrun                   : 1;
    uint32 rsv_0                                                            : 1;
};
typedef struct epe_hdr_edit_interrupt_fatal_s  epe_hdr_edit_interrupt_fatal_t;

struct epe_hdr_edit_interrupt_normal_s
{
    uint32 ds_packet_header_edit_tunnel_single_bit_error                    : 1;
    uint32 epe_hdr_edit_pkt_data_fifo_parity_error                          : 1;
    uint32 ds_packet_header_edit_tunnel_ecc_error                           : 1;
    uint32 epe_hdr_edit_ingress_hdr_fifo_parity_error                       : 1;
    uint32 strip_error                                                      : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct epe_hdr_edit_interrupt_normal_s  epe_hdr_edit_interrupt_normal_t;

struct epe_hdr_edit_new_hdr_fifo_s
{
    uint32 epe_hdr_edit_new_hdr_fifo_field0                                 : 32;

    uint32 epe_hdr_edit_new_hdr_fifo_field1                                 : 32;

    uint32 epe_hdr_edit_new_hdr_fifo_field2                                 : 32;

    uint32 epe_hdr_edit_new_hdr_fifo_field3                                 : 32;

    uint32 epe_hdr_edit_new_hdr_fifo_field4                                 : 32;

    uint32 epe_hdr_edit_new_hdr_fifo_field5                                 : 32;

    uint32 epe_hdr_edit_new_hdr_fifo_field6                                 : 32;

    uint32 epe_hdr_edit_new_hdr_fifo_field7                                 : 32;
};
typedef struct epe_hdr_edit_new_hdr_fifo_s  epe_hdr_edit_new_hdr_fifo_t;

struct epe_hdr_edit_outer_hdr_data_fifo_s
{
    uint32 epe_hdr_edit_outer_hdr_data_fifo_field0                          : 32;

    uint32 epe_hdr_edit_outer_hdr_data_fifo_field1                          : 32;

    uint32 epe_hdr_edit_outer_hdr_data_fifo_field2                          : 32;

    uint32 epe_hdr_edit_outer_hdr_data_fifo_field3                          : 32;

    uint32 epe_hdr_edit_outer_hdr_data_fifo_field4                          : 32;

    uint32 epe_hdr_edit_outer_hdr_data_fifo_field5                          : 32;

    uint32 epe_hdr_edit_outer_hdr_data_fifo_field6                          : 32;

    uint32 epe_hdr_edit_outer_hdr_data_fifo_field7                          : 32;
};
typedef struct epe_hdr_edit_outer_hdr_data_fifo_s  epe_hdr_edit_outer_hdr_data_fifo_t;

struct epe_hdr_edit_pkt_ctl_fifo_s
{
    uint32 epe_hdr_edit_pkt_ctl_fifo_field                                  : 22;
    uint32 rsv_0                                                            : 10;
};
typedef struct epe_hdr_edit_pkt_ctl_fifo_s  epe_hdr_edit_pkt_ctl_fifo_t;

struct epe_hdr_edit_pkt_data_fifo_s
{
    uint32 epe_hdr_edit_pkt_data_fifo_field0                                : 32;

    uint32 epe_hdr_edit_pkt_data_fifo_field1                                : 32;

    uint32 epe_hdr_edit_pkt_data_fifo_field2                                : 32;

    uint32 epe_hdr_edit_pkt_data_fifo_field3                                : 32;

    uint32 epe_hdr_edit_pkt_data_fifo_field4                                : 32;

    uint32 epe_hdr_edit_pkt_data_fifo_field5                                : 32;

    uint32 epe_hdr_edit_pkt_data_fifo_field6                                : 32;

    uint32 epe_hdr_edit_pkt_data_fifo_field7                                : 32;
};
typedef struct epe_hdr_edit_pkt_data_fifo_s  epe_hdr_edit_pkt_data_fifo_t;

struct epe_hdr_edit_pkt_info_hdr_proc_fifo_s
{
    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_field0                       : 23;
    uint32 rsv_0                                                            : 9;

    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_field1                       : 32;

    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_field2                       : 32;

    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_field3                       : 32;

    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_field4                       : 32;

    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_field5                       : 32;

    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_field6                       : 32;

    uint32 epe_hdr_edit_pkt_info_hdr_proc_fifo_field7                       : 32;
};
typedef struct epe_hdr_edit_pkt_info_hdr_proc_fifo_s  epe_hdr_edit_pkt_info_hdr_proc_fifo_t;

struct epe_hdr_edit_pkt_info_oam_fifo_s
{
    uint32 epe_hdr_edit_pkt_info_oam_fifo_field0                            : 26;
    uint32 rsv_0                                                            : 6;

    uint32 epe_hdr_edit_pkt_info_oam_fifo_field1                            : 32;

    uint32 epe_hdr_edit_pkt_info_oam_fifo_field2                            : 32;

    uint32 epe_hdr_edit_pkt_info_oam_fifo_field3                            : 32;

    uint32 epe_hdr_edit_pkt_info_oam_fifo_field4                            : 32;

    uint32 epe_hdr_edit_pkt_info_oam_fifo_field5                            : 32;

    uint32 epe_hdr_edit_pkt_info_oam_fifo_field6                            : 32;

    uint32 epe_hdr_edit_pkt_info_oam_fifo_field7                            : 32;

    uint32 epe_hdr_edit_pkt_info_oam_fifo_field8                            : 32;
};
typedef struct epe_hdr_edit_pkt_info_oam_fifo_s  epe_hdr_edit_pkt_info_oam_fifo_t;

struct epe_hdr_edit_pkt_info_outer_hdr_fifo_s
{
    uint32 epe_hdr_edit_pkt_info_outer_hdr_fifo_field0                      : 7;
    uint32 rsv_0                                                            : 25;

    uint32 epe_hdr_edit_pkt_info_outer_hdr_fifo_field1                      : 32;

    uint32 epe_hdr_edit_pkt_info_outer_hdr_fifo_field2                      : 32;
};
typedef struct epe_hdr_edit_pkt_info_outer_hdr_fifo_s  epe_hdr_edit_pkt_info_outer_hdr_fifo_t;

struct epe_header_edit_phy_port_map_s
{
    uint32 port_vlan_base                                                   : 14;
    uint32 symbol                                                           : 1;
    uint32 channelized_valid                                                : 1;
    uint32 rsv_0                                                            : 16;
};
typedef struct epe_header_edit_phy_port_map_s  epe_header_edit_phy_port_map_t;

struct ds_packet_header_edit_tunnel__reg_ram__ram_chk_rec_s
{
    uint32 ds_packet_header_edit_tunnel_parity_fail_addr                    : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_packet_header_edit_tunnel_parity_fail                         : 1;
};
typedef struct ds_packet_header_edit_tunnel__reg_ram__ram_chk_rec_s  ds_packet_header_edit_tunnel__reg_ram__ram_chk_rec_t;

struct epe_hdr_edit_data_cmpt_eop_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_edit_data_cmpt_eop_fifo_a_full_thrd                      : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct epe_hdr_edit_data_cmpt_eop_fifo__fifo_almost_full_thrd_s  epe_hdr_edit_data_cmpt_eop_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_edit_data_cmpt_sop_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_edit_data_cmpt_sop_fifo_a_full_thrd                      : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct epe_hdr_edit_data_cmpt_sop_fifo__fifo_almost_full_thrd_s  epe_hdr_edit_data_cmpt_sop_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_edit_debug_stats_s
{
    uint32 tx_pi_discard_cnt                                                : 16;
    uint32 exception_cnt                                                    : 16;

    uint32 loopback_cnt                                                     : 16;
    uint32 complete_discard_cnt                                             : 16;

    uint32 epe_trans_pkt_cnt                                                : 4;
    uint32 rsv_0                                                            : 4;
    uint32 fr_oam_pkt_info_cnt                                              : 4;
    uint32 rsv_1                                                            : 4;
    uint32 fr_hdr_proc_new_hdr_cnt                                          : 4;
    uint32 rsv_2                                                            : 4;
    uint32 fr_hdr_proc_pkt_info_cnt                                         : 4;
    uint32 rsv_3                                                            : 4;

    uint32 tx_pi_hard_error_cnt                                             : 4;
    uint32 rsv_4                                                            : 28;
};
typedef struct epe_hdr_edit_debug_stats_s  epe_hdr_edit_debug_stats_t;

struct epe_hdr_edit_drain_enable_s
{
    uint32 epe_hdr_edit_drain_enable                                        : 1;
    uint32 rsv_0                                                            : 7;
    uint32 epe_hdr_edit_new_hdr_compact_enable                              : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct epe_hdr_edit_drain_enable_s  epe_hdr_edit_drain_enable_t;

struct epe_hdr_edit_ecc_ctl_s
{
    uint32 ecc_correct_dis                                                  : 1;
    uint32 rsv_0                                                            : 7;
    uint32 ecc_detect_dis                                                   : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct epe_hdr_edit_ecc_ctl_s  epe_hdr_edit_ecc_ctl_t;

struct epe_hdr_edit_excep_info_s
{
    uint32 epe_hdr_edit_exception                                           : 29;
    uint32 rsv_0                                                            : 3;
};
typedef struct epe_hdr_edit_excep_info_s  epe_hdr_edit_excep_info_t;

struct epe_hdr_edit_hard_discard_en_s
{
    uint32 hard_discard_en                                                  : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_edit_hard_discard_en_s  epe_hdr_edit_hard_discard_en_t;

struct epe_hdr_edit_init_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_edit_init_s  epe_hdr_edit_init_t;

struct epe_hdr_edit_init_done_s
{
    uint32 init_done                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_edit_init_done_s  epe_hdr_edit_init_done_t;

struct epe_hdr_edit_l2_loop_back_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_edit_l2_loop_back_fifo_a_full_thrd                       : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct epe_hdr_edit_l2_loop_back_fifo__fifo_almost_full_thrd_s  epe_hdr_edit_l2_loop_back_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_edit_new_hdr_fifo__fifo_almost_empty_thrd_s
{
    uint32 epe_hdr_edit_new_hdr_fifo_a_empty_thrd                           : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct epe_hdr_edit_new_hdr_fifo__fifo_almost_empty_thrd_s  epe_hdr_edit_new_hdr_fifo__fifo_almost_empty_thrd_t;

struct epe_hdr_edit_new_hdr_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_edit_new_hdr_fifo_a_full_thrd                            : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct epe_hdr_edit_new_hdr_fifo__fifo_almost_full_thrd_s  epe_hdr_edit_new_hdr_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_edit_outer_hdr_data_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_edit_outer_hdr_data_fifo_a_full_thrd                     : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct epe_hdr_edit_outer_hdr_data_fifo__fifo_almost_full_thrd_s  epe_hdr_edit_outer_hdr_data_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_edit_parity_en_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_edit_parity_en_s  epe_hdr_edit_parity_en_t;

struct epe_hdr_edit_pkt_ctl_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_edit_pkt_ctl_fifo_a_full_thrd                            : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct epe_hdr_edit_pkt_ctl_fifo__fifo_almost_full_thrd_s  epe_hdr_edit_pkt_ctl_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_edit_pkt_data_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_edit_pkt_data_fifo_a_full_thrd                           : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct epe_hdr_edit_pkt_data_fifo__fifo_almost_full_thrd_s  epe_hdr_edit_pkt_data_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_edit_pkt_info_outer_hdr_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_edit_pkt_info_outer_hdr_fifo_a_full_thrd                 : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct epe_hdr_edit_pkt_info_outer_hdr_fifo__fifo_almost_full_thrd_s  epe_hdr_edit_pkt_info_outer_hdr_fifo__fifo_almost_full_thrd_t;

struct epe_hdr_edit_reserved_credit_cnt_s
{
    uint32 extra_credit                                                     : 4;
    uint32 rsv_0                                                            : 4;
    uint32 extra_credit_uplink                                              : 4;
    uint32 rsv_1                                                            : 20;
};
typedef struct epe_hdr_edit_reserved_credit_cnt_s  epe_hdr_edit_reserved_credit_cnt_t;

struct epe_hdr_edit_state_s
{
    uint32 cur_data_edit_state                                              : 3;
    uint32 rsv_0                                                            : 5;
    uint32 cur_hdr_cmpc_state                                               : 2;
    uint32 rsv_1                                                            : 6;
    uint32 cur_outer_hdr_cmpc_state                                         : 2;
    uint32 rsv_2                                                            : 14;
};
typedef struct epe_hdr_edit_state_s  epe_hdr_edit_state_t;

struct epe_hdr_edit_to_net_tx_brg_hdr_fifo__fifo_almost_full_thrd_s
{
    uint32 epe_hdr_edit_to_net_tx_brg_hdr_fifo_a_full_thrd                  : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct epe_hdr_edit_to_net_tx_brg_hdr_fifo__fifo_almost_full_thrd_s  epe_hdr_edit_to_net_tx_brg_hdr_fifo__fifo_almost_full_thrd_t;

struct epe_header_edit_ctl_s
{
    uint32 stacking_en                                                      : 1;
    uint32 ecn_critical_packet_en                                           : 1;
    uint32 loopback_use_source_port                                         : 1;
    uint32 rx_ether_oam_critical                                            : 1;
    uint32 ingress_edit_en                                                  : 1;
    uint32 rsv_0                                                            : 3;
    uint32 port_log_stats_base                                              : 10;
    uint32 flow_stats2_discard_stats_en                                     : 1;
    uint32 flow_stats1_discard_stats_en                                     : 1;
    uint32 flow_stats0_discard_stats_en                                     : 1;
    uint32 stats_mode                                                       : 2;
    uint32 log_port_discard                                                 : 1;
    uint32 log_on_discard                                                   : 7;
    uint32 from_cpu_or_oam_en                                               : 1;

    uint32 port_extender_tpid                                               : 16;
    uint32 evb_tpid                                                         : 16;

    uint32 oam_discard_bitmap63_32                                          : 32;

    uint32 oam_discard_bitmap31_0                                           : 32;

    uint32 chip_id                                                          : 5;
    uint32 rsv_1                                                            : 27;

    uint32 from_cpu_en63_32                                                 : 32;

    uint32 from_cpu_en31_0                                                  : 32;
};
typedef struct epe_header_edit_ctl_s  epe_header_edit_ctl_t;

struct epe_header_edit_mux_ctl_s
{
    uint32 rsv_0                                                            : 23;
    uint32 port_extender_met_base                                           : 9;
};
typedef struct epe_header_edit_mux_ctl_s  epe_header_edit_mux_ctl_t;

struct epe_pkt_hdr_ctl_s
{
    uint32 rsv_0                                                            : 24;
    uint32 header_ip_protocol                                               : 8;

    uint32 rsv_1                                                            : 20;
    uint32 fabric_mode_en                                                   : 1;
    uint32 rsv_2                                                            : 1;
    uint32 derive_cos                                                       : 1;
    uint32 use_udp_payload_length                                           : 1;
    uint32 use_ip_payload_length                                            : 1;
    uint32 header_udp_en                                                    : 1;
    uint32 derive_ttl                                                       : 1;
    uint32 derive_dscp                                                      : 1;
    uint32 rsv_3                                                            : 4;

    uint32 mcast_mac_da_base                                                : 32;

    uint32 rsv_4                                                            : 16;
    uint32 tpid                                                             : 16;

    uint32 header_ether_type                                                : 16;
    uint32 header_dscp                                                      : 6;
    uint32 header_cos2_1                                                    : 2;
    uint32 header_ttl                                                       : 8;

    uint32 header_flow_label                                                : 20;
    uint32 rsv_5                                                            : 12;

    uint32 header_ip_length                                                 : 14;
    uint32 rsv_6                                                            : 2;
    uint32 header_udp_length                                                : 14;
    uint32 rsv_7                                                            : 1;
    uint32 header_cos0                                                      : 1;

    uint32 udp_src_port                                                     : 16;
    uint32 udp_dest_port                                                    : 16;

    uint32 header_ip_sa127_96                                               : 32;

    uint32 header_ip_sa95_64                                                : 32;

    uint32 header_ip_sa63_32                                                : 32;

    uint32 header_ip_sa31_0                                                 : 32;
};
typedef struct epe_pkt_hdr_ctl_s  epe_pkt_hdr_ctl_t;

struct epe_priority_to_stats_cos_s
{
    uint32 cos0                                                             : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cos1                                                             : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cos2                                                             : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cos3                                                             : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cos4                                                             : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cos5                                                             : 3;
    uint32 rsv_5                                                            : 1;
    uint32 cos6                                                             : 3;
    uint32 rsv_6                                                            : 1;
    uint32 cos7                                                             : 3;
    uint32 rsv_7                                                            : 1;

    uint32 cos8                                                             : 3;
    uint32 rsv_8                                                            : 1;
    uint32 cos9                                                             : 3;
    uint32 rsv_9                                                            : 1;
    uint32 cos10                                                            : 3;
    uint32 rsv_10                                                           : 1;
    uint32 cos11                                                            : 3;
    uint32 rsv_11                                                           : 1;
    uint32 cos12                                                            : 3;
    uint32 rsv_12                                                           : 1;
    uint32 cos13                                                            : 3;
    uint32 rsv_13                                                           : 1;
    uint32 cos14                                                            : 3;
    uint32 rsv_14                                                           : 1;
    uint32 cos15                                                            : 3;
    uint32 rsv_15                                                           : 1;

    uint32 cos16                                                            : 3;
    uint32 rsv_16                                                           : 1;
    uint32 cos17                                                            : 3;
    uint32 rsv_17                                                           : 1;
    uint32 cos18                                                            : 3;
    uint32 rsv_18                                                           : 1;
    uint32 cos19                                                            : 3;
    uint32 rsv_19                                                           : 1;
    uint32 cos20                                                            : 3;
    uint32 rsv_20                                                           : 1;
    uint32 cos21                                                            : 3;
    uint32 rsv_21                                                           : 1;
    uint32 cos22                                                            : 3;
    uint32 rsv_22                                                           : 1;
    uint32 cos23                                                            : 3;
    uint32 rsv_23                                                           : 1;

    uint32 cos24                                                            : 3;
    uint32 rsv_24                                                           : 1;
    uint32 cos25                                                            : 3;
    uint32 rsv_25                                                           : 1;
    uint32 cos26                                                            : 3;
    uint32 rsv_26                                                           : 1;
    uint32 cos27                                                            : 3;
    uint32 rsv_27                                                           : 1;
    uint32 cos28                                                            : 3;
    uint32 rsv_28                                                           : 1;
    uint32 cos29                                                            : 3;
    uint32 rsv_29                                                           : 1;
    uint32 cos30                                                            : 3;
    uint32 rsv_30                                                           : 1;
    uint32 cos31                                                            : 3;
    uint32 rsv_31                                                           : 1;

    uint32 cos32                                                            : 3;
    uint32 rsv_32                                                           : 1;
    uint32 cos33                                                            : 3;
    uint32 rsv_33                                                           : 1;
    uint32 cos34                                                            : 3;
    uint32 rsv_34                                                           : 1;
    uint32 cos35                                                            : 3;
    uint32 rsv_35                                                           : 1;
    uint32 cos36                                                            : 3;
    uint32 rsv_36                                                           : 1;
    uint32 cos37                                                            : 3;
    uint32 rsv_37                                                           : 1;
    uint32 cos38                                                            : 3;
    uint32 rsv_38                                                           : 1;
    uint32 cos39                                                            : 3;
    uint32 rsv_39                                                           : 1;

    uint32 cos40                                                            : 3;
    uint32 rsv_40                                                           : 1;
    uint32 cos41                                                            : 3;
    uint32 rsv_41                                                           : 1;
    uint32 cos42                                                            : 3;
    uint32 rsv_42                                                           : 1;
    uint32 cos43                                                            : 3;
    uint32 rsv_43                                                           : 1;
    uint32 cos44                                                            : 3;
    uint32 rsv_44                                                           : 1;
    uint32 cos45                                                            : 3;
    uint32 rsv_45                                                           : 1;
    uint32 cos46                                                            : 3;
    uint32 rsv_46                                                           : 1;
    uint32 cos47                                                            : 3;
    uint32 rsv_47                                                           : 1;

    uint32 cos48                                                            : 3;
    uint32 rsv_48                                                           : 1;
    uint32 cos49                                                            : 3;
    uint32 rsv_49                                                           : 1;
    uint32 cos50                                                            : 3;
    uint32 rsv_50                                                           : 1;
    uint32 cos51                                                            : 3;
    uint32 rsv_51                                                           : 1;
    uint32 cos52                                                            : 3;
    uint32 rsv_52                                                           : 1;
    uint32 cos53                                                            : 3;
    uint32 rsv_53                                                           : 1;
    uint32 cos54                                                            : 3;
    uint32 rsv_54                                                           : 1;
    uint32 cos55                                                            : 3;
    uint32 rsv_55                                                           : 1;

    uint32 cos56                                                            : 3;
    uint32 rsv_56                                                           : 1;
    uint32 cos57                                                            : 3;
    uint32 rsv_57                                                           : 1;
    uint32 cos58                                                            : 3;
    uint32 rsv_58                                                           : 1;
    uint32 cos59                                                            : 3;
    uint32 rsv_59                                                           : 1;
    uint32 cos60                                                            : 3;
    uint32 rsv_60                                                           : 1;
    uint32 cos61                                                            : 3;
    uint32 rsv_61                                                           : 1;
    uint32 cos62                                                            : 3;
    uint32 rsv_62                                                           : 1;
    uint32 cos63                                                            : 3;
    uint32 rsv_63                                                           : 1;
};
typedef struct epe_priority_to_stats_cos_s  epe_priority_to_stats_cos_t;

struct ds_ipv6_nat_prefix_s
{
    uint32 prefixe_length                                                   : 3;
    uint32 rsv_0                                                            : 29;

    uint32 prefix127_96                                                     : 32;

    uint32 prefix95_64                                                      : 32;

    uint32 prefix63_32                                                      : 32;
};
typedef struct ds_ipv6_nat_prefix_s  ds_ipv6_nat_prefix_t;

struct ds_l3_tunnel_v4_ip_sa_s
{
    uint32 ip_sa                                                            : 32;
};
typedef struct ds_l3_tunnel_v4_ip_sa_s  ds_l3_tunnel_v4_ip_sa_t;

struct ds_l3_tunnel_v6_ip_sa_s
{
    uint32 ip_sa127_96                                                      : 32;

    uint32 ip_sa95_64                                                       : 32;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_l3_tunnel_v6_ip_sa_s  ds_l3_tunnel_v6_ip_sa_t;

struct ds_port_link_agg_s
{
    uint32 rsv_0                                                            : 16;
    uint32 channel_link_aggregate_en                                        : 1;
    uint32 rsv_1                                                            : 7;
    uint32 channel_link_aggregate                                           : 7;
    uint32 rsv_2                                                            : 1;
};
typedef struct ds_port_link_agg_s  ds_port_link_agg_t;

struct epe_h_p_hdr_adj_pi_fifo_s
{
    uint32 epe_h_p_hdr_adj_pi_fifo_field0                                   : 18;
    uint32 rsv_0                                                            : 14;

    uint32 epe_h_p_hdr_adj_pi_fifo_field1                                   : 32;

    uint32 epe_h_p_hdr_adj_pi_fifo_field2                                   : 32;
};
typedef struct epe_h_p_hdr_adj_pi_fifo_s  epe_h_p_hdr_adj_pi_fifo_t;

struct epe_h_p_l2_edit_fifo_s
{
    uint32 epe_h_p_l2_edit_fifo_field0                                      : 31;
    uint32 rsv_0                                                            : 1;

    uint32 epe_h_p_l2_edit_fifo_field1                                      : 32;

    uint32 epe_h_p_l2_edit_fifo_field2                                      : 32;

    uint32 epe_h_p_l2_edit_fifo_field3                                      : 32;

    uint32 epe_h_p_l2_edit_fifo_field4                                      : 32;
};
typedef struct epe_h_p_l2_edit_fifo_s  epe_h_p_l2_edit_fifo_t;

struct epe_h_p_l3_edit_fifo_s
{
    uint32 epe_h_p_l3_edit_fifo_field0                                      : 31;
    uint32 rsv_0                                                            : 1;

    uint32 epe_h_p_l3_edit_fifo_field1                                      : 32;

    uint32 epe_h_p_l3_edit_fifo_field2                                      : 32;

    uint32 epe_h_p_l3_edit_fifo_field3                                      : 32;

    uint32 epe_h_p_l3_edit_fifo_field4                                      : 32;
};
typedef struct epe_h_p_l3_edit_fifo_s  epe_h_p_l3_edit_fifo_t;

struct epe_h_p_next_hop_pr_fifo_s
{
    uint32 epe_h_p_next_hop_pr_fifo_field0                                  : 29;
    uint32 rsv_0                                                            : 3;

    uint32 epe_h_p_next_hop_pr_fifo_field1                                  : 32;

    uint32 epe_h_p_next_hop_pr_fifo_field2                                  : 32;

    uint32 epe_h_p_next_hop_pr_fifo_field3                                  : 32;
};
typedef struct epe_h_p_next_hop_pr_fifo_s  epe_h_p_next_hop_pr_fifo_t;

struct epe_h_p_payload_info_fifo_s
{
    uint32 epe_h_p_payload_info_fifo_field0                                 : 25;
    uint32 rsv_0                                                            : 7;

    uint32 epe_h_p_payload_info_fifo_field1                                 : 32;

    uint32 epe_h_p_payload_info_fifo_field2                                 : 32;

    uint32 epe_h_p_payload_info_fifo_field3                                 : 32;

    uint32 epe_h_p_payload_info_fifo_field4                                 : 32;

    uint32 epe_h_p_payload_info_fifo_field5                                 : 32;

    uint32 epe_h_p_payload_info_fifo_field6                                 : 32;

    uint32 epe_h_p_payload_info_fifo_field7                                 : 32;

    uint32 epe_h_p_payload_info_fifo_field8                                 : 32;

    uint32 epe_h_p_payload_info_fifo_field9                                 : 32;

    uint32 epe_h_p_payload_info_fifo_field10                                : 32;

    uint32 epe_h_p_payload_info_fifo_field11                                : 32;

    uint32 epe_h_p_payload_info_fifo_field12                                : 32;

    uint32 epe_h_p_payload_info_fifo_field13                                : 32;

    uint32 epe_h_p_payload_info_fifo_field14                                : 32;

    uint32 epe_h_p_payload_info_fifo_field15                                : 32;

    uint32 epe_h_p_payload_info_fifo_field16                                : 32;

    uint32 epe_h_p_payload_info_fifo_field17                                : 32;

    uint32 epe_h_p_payload_info_fifo_field18                                : 32;

    uint32 epe_h_p_payload_info_fifo_field19                                : 32;

    uint32 epe_h_p_payload_info_fifo_field20                                : 32;

    uint32 epe_h_p_payload_info_fifo_field21                                : 32;

    uint32 epe_h_p_payload_info_fifo_field22                                : 32;

    uint32 epe_h_p_payload_info_fifo_field23                                : 32;

    uint32 epe_h_p_payload_info_fifo_field24                                : 32;

    uint32 epe_h_p_payload_info_fifo_field25                                : 32;

    uint32 epe_h_p_payload_info_fifo_field26                                : 32;

    uint32 epe_h_p_payload_info_fifo_field27                                : 32;

    uint32 epe_h_p_payload_info_fifo_field28                                : 32;

    uint32 epe_h_p_payload_info_fifo_field29                                : 32;

    uint32 epe_h_p_payload_info_fifo_field30                                : 32;

    uint32 epe_h_p_payload_info_fifo_field31                                : 32;

    uint32 epe_h_p_payload_info_fifo_field32                                : 32;

    uint32 epe_h_p_payload_info_fifo_field33                                : 32;

    uint32 epe_h_p_payload_info_fifo_field34                                : 32;

    uint32 epe_h_p_payload_info_fifo_field35                                : 32;

    uint32 epe_h_p_payload_info_fifo_field36                                : 32;

    uint32 epe_h_p_payload_info_fifo_field37                                : 32;

    uint32 epe_h_p_payload_info_fifo_field38                                : 32;
};
typedef struct epe_h_p_payload_info_fifo_s  epe_h_p_payload_info_fifo_t;

struct epe_hdr_proc_interrupt_fatal_s
{
    uint32 epe_hdr_proc_l2_l3_edit_exist_fifo_overrun                       : 1;
    uint32 epe_h_p_l2_edit_fifo_overrun                                     : 1;
    uint32 epe_h_p_l2_edit_fifo_underrun                                    : 1;
    uint32 epe_h_p_l3_edit_fifo_overrun                                     : 1;
    uint32 epe_h_p_l3_edit_fifo_underrun                                    : 1;
    uint32 epe_hdr_proc_l2_l3_edit_exist_fifo_underrun                      : 1;
    uint32 epe_h_p_payload_info_fifo_overrun                                : 1;
    uint32 epe_h_p_payload_info_fifo_underrun                               : 1;
    uint32 epe_h_p_hdr_adj_pi_fifo_overrun                                  : 1;
    uint32 epe_h_p_hdr_adj_pi_fifo_underrun                                 : 1;
    uint32 epe_h_p_next_hop_pr_fifo_overrun                                 : 1;
    uint32 epe_h_p_next_hop_pr_fifo_underrun                                : 1;
    uint32 epe_hdr_proc_ipv6_nat_prefix_fifo_overrun                        : 1;
    uint32 epe_hdr_proc_ipv6_nat_prefix_fifo_underrun                       : 1;
    uint32 ds_l2_edit_seq_mismatch                                          : 1;
    uint32 ds_l3_edit_seq_mismatch                                          : 1;
    uint32 rsv_0                                                            : 16;
};
typedef struct epe_hdr_proc_interrupt_fatal_s  epe_hdr_proc_interrupt_fatal_t;

struct epe_hdr_proc_interrupt_normal_s
{
    uint32 epe_h_p_hdr_adj_pi_fifo_parity_error                             : 1;
    uint32 ds_ipv6_nat_prefix_parity_error                                  : 1;
    uint32 epe_h_p_next_hop_pr_fifo_parity_error                            : 1;
    uint32 rsv_0                                                            : 29;
};
typedef struct epe_hdr_proc_interrupt_normal_s  epe_hdr_proc_interrupt_normal_t;

struct epe_hdr_proc_phy_port_map_s
{
    uint32 port_vlan_base                                                   : 12;
    uint32 rsv_0                                                            : 2;
    uint32 symbol                                                           : 1;
    uint32 rsv_1                                                            : 17;
};
typedef struct epe_hdr_proc_phy_port_map_s  epe_hdr_proc_phy_port_map_t;

struct ds_ipv6_nat_prefix__reg_ram__ram_chk_rec_s
{
    uint32 ds_ipv6_nat_prefix_parity_fail_addr                              : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_ipv6_nat_prefix_parity_fail                                   : 1;
};
typedef struct ds_ipv6_nat_prefix__reg_ram__ram_chk_rec_s  ds_ipv6_nat_prefix__reg_ram__ram_chk_rec_t;

struct epe_hdr_proc_debug_stats_s
{
    uint32 hdr_proc_to_acl_pi_cnt                                           : 4;
    uint32 rsv_0                                                            : 4;
    uint32 pi_discard_cnt                                                   : 4;
    uint32 rsv_1                                                            : 4;
    uint32 hdr_proc_to_edit_l3_hdr_cnt                                      : 4;
    uint32 rsv_2                                                            : 4;
    uint32 ds_edit_valid_cnt                                                : 4;
    uint32 rsv_3                                                            : 4;
};
typedef struct epe_hdr_proc_debug_stats_s  epe_hdr_proc_debug_stats_t;

struct epe_hdr_proc_flow_ctl_s
{
    uint32 hp_to_hd_p_i_credit_used                                         : 5;
    uint32 rsv_0                                                            : 3;
    uint32 hp_to_hd_p_i_credit_thrd                                         : 5;
    uint32 rsv_1                                                            : 3;
    uint32 hp_to_acl_credit_used                                            : 3;
    uint32 rsv_2                                                            : 5;
    uint32 hp_to_acl_credit_thrd                                            : 3;
    uint32 rsv_3                                                            : 4;
    uint32 drain_en                                                         : 1;

    uint32 hp_to_hd_l3_credit_used                                          : 6;
    uint32 rsv_4                                                            : 2;
    uint32 hp_to_hd_l3_credit_thrd                                          : 6;
    uint32 rsv_5                                                            : 2;
    uint32 hp_to_hd_l2_credit_used                                          : 5;
    uint32 rsv_6                                                            : 3;
    uint32 hp_to_hd_l2_credit_thrd                                          : 5;
    uint32 rsv_7                                                            : 3;

    uint32 hp_to_oam_credit_used                                            : 5;
    uint32 rsv_8                                                            : 3;
    uint32 hp_to_oam_credit_thrd                                            : 5;
    uint32 rsv_9                                                            : 19;
};
typedef struct epe_hdr_proc_flow_ctl_s  epe_hdr_proc_flow_ctl_t;

struct epe_hdr_proc_frag_ctl_s
{
    uint32 nat_frag_en                                                      : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_proc_frag_ctl_s  epe_hdr_proc_frag_ctl_t;

struct epe_hdr_proc_init_s
{
    uint32 init_done                                                        : 1;
    uint32 rsv_0                                                            : 3;
    uint32 init                                                             : 1;
    uint32 rsv_1                                                            : 27;
};
typedef struct epe_hdr_proc_init_s  epe_hdr_proc_init_t;

struct epe_hdr_proc_parity_en_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct epe_hdr_proc_parity_en_s  epe_hdr_proc_parity_en_t;

struct epe_l2_edit_ctl_s
{
    uint32 system_mac_high                                                  : 16;
    uint32 system_mac_en                                                    : 1;
    uint32 rsv_0                                                            : 15;

    uint32 system_mac_low                                                   : 32;
};
typedef struct epe_l2_edit_ctl_s  epe_l2_edit_ctl_t;

struct epe_l2_ether_type_s
{
    uint32 ether_type0                                                      : 16;
    uint32 ether_type1                                                      : 16;
};
typedef struct epe_l2_ether_type_s  epe_l2_ether_type_t;

struct epe_l2_port_mac_sa_s
{
    uint32 port_mac_sa0_47_32                                               : 16;
    uint32 rsv_0                                                            : 16;

    uint32 rsv_1                                                            : 8;
    uint32 port_mac_sa0_31_8                                                : 24;

    uint32 port_mac_sa1_47_32                                               : 16;
    uint32 rsv_2                                                            : 16;

    uint32 rsv_3                                                            : 8;
    uint32 port_mac_sa1_31_8                                                : 24;
};
typedef struct epe_l2_port_mac_sa_s  epe_l2_port_mac_sa_t;

struct epe_l2_router_mac_sa_s
{
    uint32 router_mac_sa0_47_32                                             : 16;
    uint32 rsv_0                                                            : 16;

    uint32 rsv_1                                                            : 8;
    uint32 router_mac_sa0_31_8                                              : 24;

    uint32 router_mac_sa1_47_32                                             : 16;
    uint32 rsv_2                                                            : 16;

    uint32 rsv_3                                                            : 8;
    uint32 router_mac_sa1_31_8                                              : 24;

    uint32 router_mac_sa2_47_32                                             : 16;
    uint32 rsv_4                                                            : 16;

    uint32 rsv_5                                                            : 8;
    uint32 router_mac_sa2_31_8                                              : 24;
};
typedef struct epe_l2_router_mac_sa_s  epe_l2_router_mac_sa_t;

struct epe_l2_snap_ctl_s
{
    uint32 oui_value                                                        : 24;
    uint32 rsv_0                                                            : 8;
};
typedef struct epe_l2_snap_ctl_s  epe_l2_snap_ctl_t;

struct epe_l2_tpid_ctl_s
{
    uint32 rsv_0                                                            : 16;
    uint32 cvlan_tpid                                                       : 16;

    uint32 bvlan_tpid                                                       : 16;
    uint32 i_tag_tpid                                                       : 16;

    uint32 svlan_tpid1                                                      : 16;
    uint32 svlan_tpid0                                                      : 16;

    uint32 svlan_tpid3                                                      : 16;
    uint32 svlan_tpid2                                                      : 16;
};
typedef struct epe_l2_tpid_ctl_s  epe_l2_tpid_ctl_t;

struct epe_l3_edit_mpls_ttl_s
{
    uint32 ttl0                                                             : 8;
    uint32 ttl1                                                             : 8;
    uint32 ttl2                                                             : 8;
    uint32 ttl3                                                             : 8;

    uint32 ttl4                                                             : 8;
    uint32 ttl5                                                             : 8;
    uint32 ttl6                                                             : 8;
    uint32 ttl7                                                             : 8;

    uint32 ttl8                                                             : 8;
    uint32 ttl9                                                             : 8;
    uint32 ttl10                                                            : 8;
    uint32 ttl11                                                            : 8;

    uint32 ttl12                                                            : 8;
    uint32 ttl13                                                            : 8;
    uint32 ttl14                                                            : 8;
    uint32 ttl15                                                            : 8;
};
typedef struct epe_l3_edit_mpls_ttl_s  epe_l3_edit_mpls_ttl_t;

struct epe_l3_ip_identification_s
{
    uint32 ip_identification1                                               : 16;
    uint32 ip_identification0                                               : 16;
};
typedef struct epe_l3_ip_identification_s  epe_l3_ip_identification_t;

struct epe_mirror_escape_cam_s
{
    uint32 mac_da_value0_high                                               : 16;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da_value0_low                                                : 32;

    uint32 mac_da_mask0_high                                                : 16;
    uint32 rsv_1                                                            : 16;

    uint32 mac_da_mask0_low                                                 : 32;

    uint32 mac_da_value1_high                                               : 16;
    uint32 rsv_2                                                            : 16;

    uint32 mac_da_value1_low                                                : 32;

    uint32 mac_da_mask1_high                                                : 16;
    uint32 rsv_3                                                            : 16;

    uint32 mac_da_mask1_low                                                 : 32;
};
typedef struct epe_mirror_escape_cam_s  epe_mirror_escape_cam_t;

struct epe_pbb_ctl_s
{
    uint32 rsv_0                                                            : 8;
    uint32 pbb_oui_value0                                                   : 24;

    uint32 rsv_1                                                            : 8;
    uint32 pbb_oui_value1                                                   : 24;
};
typedef struct epe_pbb_ctl_s  epe_pbb_ctl_t;

struct epe_pkt_proc_ctl_s
{
    uint32 discard_route_ttl0                                               : 1;
    uint32 discard_mpls_ttl0                                                : 1;
    uint32 discard_mpls_tag_ttl0                                            : 1;
    uint32 discard_tunnel_ttl0                                              : 1;
    uint32 discard_trill_ttl0                                               : 1;
    uint32 pt_udp_checksum_zero_discard                                     : 1;
    uint32 pt_multicast_address_en                                          : 1;
    uint32 mirror_escape_cam_en                                             : 1;
    uint32 next_hop_stag_ctl_en                                             : 1;
    uint32 always_map_cfi                                                   : 1;
    uint32 ipv6_alwayse_add_frag_header                                     : 1;
    uint32 capwap_roaming_state_bits                                        : 2;
    uint32 ipv6_packet_length_check_en                                      : 1;
    uint32 ivi_multicast_address                                            : 1;
    uint32 rsv_0                                                            : 1;
    uint32 global_ctag_cos                                                  : 3;
    uint32 use_global_ctag_cos                                              : 1;
    uint32 icmp_err_msg_check_en                                            : 1;
    uint32 pt_zero_reserved_address                                         : 1;
    uint32 stacking_en                                                      : 1;
    uint32 rsv_1                                                            : 9;

    uint32 mpls_hash_base                                                   : 20;
    uint32 rsv_2                                                            : 12;

    uint32 capwap_udp_port                                                  : 16;
    uint32 rsv_3                                                            : 16;

    uint32 port_extender_tpid                                               : 16;
    uint32 evb_tpid                                                         : 16;
};
typedef struct epe_pkt_proc_ctl_s  epe_pkt_proc_ctl_t;

struct epe_pkt_proc_mux_ctl_s
{
    uint32 port_extender_met_base                                           : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct epe_pkt_proc_mux_ctl_s  epe_pkt_proc_mux_ctl_t;

struct ds_dest_channel_s
{
    uint32 asymmetry_delay35_32                                             : 4;
    uint32 rsv_0                                                            : 26;
    uint32 asymmetry_delay_negtive                                          : 1;
    uint32 use_logic_port                                                   : 1;

    uint32 asymmetry_delay31_0                                              : 32;
};
typedef struct ds_dest_channel_s  ds_dest_channel_t;

struct ds_dest_interface_s
{
    uint32 mac_sa                                                           : 8;
    uint32 mac_sa_type                                                      : 2;
    uint32 mcast_ttl_threshold                                              : 8;
    uint32 rsv_0                                                            : 2;
    uint32 mtu_check_en                                                     : 1;
    uint32 mtu_exception_en                                                 : 1;
    uint32 interface_svlan_tagged                                           : 1;
    uint32 rsv_1                                                            : 1;
    uint32 interface_label_space                                            : 8;

    uint32 vlan_id                                                          : 12;
    uint32 rsv_2                                                            : 4;
    uint32 mtu_size                                                         : 14;
    uint32 mpls_section_lm_en                                               : 1;
    uint32 rsv_3                                                            : 1;
};
typedef struct ds_dest_interface_s  ds_dest_interface_t;

struct ds_dest_port_s
{
    uint32 default_vlan_id                                                  : 12;
    uint32 replace_dscp                                                     : 1;
    uint32 replace_stag_cos                                                 : 1;
    uint32 l2_ipv6_acl_en0                                                  : 1;
    uint32 stp_check_en                                                     : 1;
    uint32 reflective_bridge_en                                             : 1;
    uint32 untag_default_svlan                                              : 1;
    uint32 routed_port                                                      : 1;
    uint32 egress_filtering_en                                              : 1;
    uint32 l2_ipv6_acl_en1                                                  : 1;
    uint32 force_ipv4_to_mac_key                                            : 1;
    uint32 replace_ctag_cos                                                 : 1;
    uint32 force_ipv6_to_mac_key                                            : 1;
    uint32 qos_domain                                                       : 3;
    uint32 default_pcp                                                      : 3;
    uint32 l2_acl_en0                                                       : 1;
    uint32 l2_acl_en1                                                       : 1;

    uint32 ipg_index                                                        : 2;
    uint32 untag_default_vlan_id                                            : 1;
    uint32 dot1_q_en                                                        : 2;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 fcoe_oui_index                                                   : 8;
    uint32 logic_port_type                                                  : 1;
    uint32 port_loopback_index                                              : 3;
    uint32 rsv_0                                                            : 7;
    uint32 service_policer_valid                                            : 1;
    uint32 service_acl_qos_en                                               : 1;
    uint32 rsv_1                                                            : 1;
    uint32 ipv6_key_use_label                                               : 1;
    uint32 mpls_key_use_label                                               : 1;
    uint32 ipv4_key_use_label                                               : 1;

    uint32 ether_oam_valid                                                  : 1;
    uint32 svlan_tpid_valid                                                 : 1;
    uint32 ctag_operation_disable                                           : 1;
    uint32 stag_operation_disable                                           : 1;
    uint32 dest_port_isolate_id                                             : 6;
    uint32 ucast_flooding_disable                                           : 1;
    uint32 port_mac_sa_type                                                 : 1;
    uint32 priority_tag_en                                                  : 1;
    uint32 ether_oam_edge_port                                              : 1;
    uint32 mcast_flooding_disable                                           : 1;
    uint32 ctag_dei_en                                                      : 1;
    uint32 port_mac_sa                                                      : 8;
    uint32 pbb_port_type                                                    : 3;
    uint32 vlan_hash1_type                                                  : 4;
    uint32 is_leaf                                                          : 1;

    uint32 logic_dest_port                                                  : 14;
    uint32 logic_port_check_en                                              : 1;
    uint32 rsv_2                                                            : 7;
    uint32 vlan_range_type                                                  : 1;
    uint32 vlan_range_profile                                               : 6;
    uint32 rsv_3                                                            : 2;
    uint32 vlan_range_profile_en                                            : 1;

    uint32 known_mcast_flooding_disable                                     : 1;
    uint32 bcast_flooding_disable                                           : 1;
    uint32 flooding_discard_type                                            : 1;
    uint32 force_ipv6_key                                                   : 1;
    uint32 link_lm_cos_type                                                 : 2;
    uint32 link_lm_type                                                     : 2;
    uint32 egress_filtering_disable                                         : 1;
    uint32 evb_local_phy_port                                               : 7;
    uint32 rsv_4                                                            : 2;
    uint32 evb_logic_dest_port                                              : 14;

    uint32 global_dest_port                                                 : 14;
    uint32 port_policer_valid                                               : 1;
    uint32 ether_lm_valid                                                   : 1;
    uint32 l2_span_id                                                       : 2;
    uint32 l2_span_en                                                       : 1;
    uint32 l2_acl_en2                                                       : 1;
    uint32 l2_acl_en3                                                       : 1;
    uint32 discard_non8023_o_a_m                                            : 1;
    uint32 dest_discard                                                     : 1;
    uint32 random_log_en                                                    : 1;
    uint32 mux_port_type                                                    : 3;
    uint32 vlan_hash2_type                                                  : 4;
    uint32 cvlan_space                                                      : 1;

    uint32 random_threshold                                                 : 15;
    uint32 vlan_hash_use_label                                              : 1;
    uint32 vlan_hash_label                                                  : 6;
    uint32 mpls_section_lm_en                                               : 1;
    uint32 rsv_5                                                            : 1;
    uint32 vlan_hash_use_logic_port                                         : 1;
    uint32 mac_key_use_label                                                : 1;
    uint32 acl_port_num                                                     : 6;

    uint32 link_lm_index_base                                               : 14;
    uint32 rsv_6                                                            : 2;
    uint32 l2_acl_label                                                     : 10;
    uint32 bridge_en                                                        : 1;
    uint32 transmit_disable                                                 : 1;
    uint32 rsv_7                                                            : 1;
    uint32 link_lm_cos                                                      : 3;
};
typedef struct ds_dest_port_s  ds_dest_port_t;

struct ds_egress_vlan_range_profile_s
{
    uint32 vlan_min0                                                        : 12;
    uint32 rsv_0                                                            : 4;
    uint32 vlan_max0                                                        : 12;
    uint32 rsv_1                                                            : 4;

    uint32 vlan_min1                                                        : 12;
    uint32 rsv_2                                                            : 4;
    uint32 vlan_max1                                                        : 12;
    uint32 rsv_3                                                            : 4;

    uint32 vlan_min2                                                        : 12;
    uint32 rsv_4                                                            : 4;
    uint32 vlan_max2                                                        : 12;
    uint32 rsv_5                                                            : 4;

    uint32 vlan_min3                                                        : 12;
    uint32 rsv_6                                                            : 4;
    uint32 vlan_max3                                                        : 12;
    uint32 rsv_7                                                            : 4;

    uint32 vlan_min4                                                        : 12;
    uint32 rsv_8                                                            : 4;
    uint32 vlan_max4                                                        : 12;
    uint32 rsv_9                                                            : 4;

    uint32 vlan_min5                                                        : 12;
    uint32 rsv_10                                                           : 4;
    uint32 vlan_max5                                                        : 12;
    uint32 rsv_11                                                           : 4;

    uint32 vlan_min6                                                        : 12;
    uint32 rsv_12                                                           : 4;
    uint32 vlan_max6                                                        : 12;
    uint32 rsv_13                                                           : 4;

    uint32 vlan_min7                                                        : 12;
    uint32 rsv_14                                                           : 4;
    uint32 vlan_max7                                                        : 12;
    uint32 rsv_15                                                           : 4;
};
typedef struct ds_egress_vlan_range_profile_s  ds_egress_vlan_range_profile_t;

struct epe_edit_priority_map_s
{
    uint32 dscp                                                             : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cos                                                              : 3;
    uint32 cfi                                                              : 1;
    uint32 exp                                                              : 3;
    uint32 rsv_1                                                            : 17;
};
typedef struct epe_edit_priority_map_s  epe_edit_priority_map_t;

struct epe_next_hop_internal_s
{
    uint32 field0                                                           : 15;
    uint32 rsv_0                                                            : 17;

    uint32 field1                                                           : 32;

    uint32 field2                                                           : 32;

    uint32 field3                                                           : 15;
    uint32 rsv_1                                                            : 17;

    uint32 field4                                                           : 32;

    uint32 field5                                                           : 32;
};
typedef struct epe_next_hop_internal_s  epe_next_hop_internal_t;

struct epe_next_hop_interrupt_fatal_s
{
    uint32 next_hop_pr_key_fifo_overrun                                     : 1;
    uint32 next_hop_pr_fifo_overrun                                         : 1;
    uint32 next_hop_pi_vlan_fifo_overrun                                    : 1;
    uint32 next_hop_aps_pre_pi_info_fifo_overrun                            : 1;
    uint32 next_hop_pi_ds_next_hop_off_fifo_overrun                         : 1;
    uint32 next_hop_ds_dest_intf_fifo_overrun                               : 1;
    uint32 next_hop_phy_port_fifo_overrun                                   : 1;
    uint32 next_hop_edit_ptr_fifo_overrun                                   : 1;
    uint32 next_hop_pi_fifo_overrun                                         : 1;
    uint32 next_hop_ds_next_hop_vlan_fifo_overrun                           : 1;
    uint32 next_hop_ds_next_hop_fifo_overrun                                : 1;
    uint32 next_hop_ds_dest_port_fifo_overrun                               : 1;
    uint32 next_hop_vlan_ptr_fifo_overrun                                   : 1;
    uint32 next_hop_lgc_port_fifo_overrun                                   : 1;
    uint32 next_hop_ds_vlan_prof_fifo_overrun                               : 1;
    uint32 next_hop_hash_ack_fifo_overrun                                   : 1;
    uint32 next_hop_hash_ack_fifo_underrun                                  : 1;
    uint32 next_hop_ds_vlan_range_prof_fifo_overrun                         : 1;
    uint32 next_hop_ds_vlan_range_prof_err_fifo_overrun                     : 1;
    uint32 next_hop_lkup_sel_bmp_fifo_overrun                               : 1;
    uint32 next_hop_ds_vlan_ptr_track_fifo_overrun                          : 1;
    uint32 next_hop_ds_vlan_fifo_overrun                                    : 1;
    uint32 next_hop_aps_info_fifo_overrun                                   : 1;
    uint32 next_hop_aps_rst2_fifo_overrun                                   : 1;
    uint32 next_hop_aps_rst1_fifo_overrun                                   : 1;
    uint32 next_hop_aps_track_fifo_underrun                                 : 1;
    uint32 next_hop_aps_track_fifo_overrun                                  : 1;
    uint32 next_hop_aps_pre_ds_info_fifo_overrun                            : 1;
    uint32 rsv_0                                                            : 4;
};
typedef struct epe_next_hop_interrupt_fatal_s  epe_next_hop_interrupt_fatal_t;

struct epe_next_hop_interrupt_normal_s
{
    uint32 ds_dest_interface_ecc_error                                      : 1;
    uint32 aps_parity_error                                                 : 1;
    uint32 ds_egress_vlan_range_profile_ecc_error                           : 1;
    uint32 ds_dest_port_ecc_error                                           : 1;
    uint32 next_hop_ds_dest_port_fifo_parity_error                          : 1;
    uint32 next_hop_pi_fifo_parity_error                                    : 1;
    uint32 ds_dest_channel_ecc_error                                        : 1;
    uint32 epe_edit_priority_map_ecc_error                                  : 1;
    uint32 next_hop_pr_fifo_parity_error                                    : 1;
    uint32 seq_mismatch                                                     : 1;
    uint32 rsv_0                                                            : 22;
};
typedef struct epe_next_hop_interrupt_normal_s  epe_next_hop_interrupt_normal_t;

struct next_hop_ds_vlan_range_prof_fifo_s
{
    uint32 next_hop_ds_vlan_range_prof_fifo_field0                          : 21;
    uint32 rsv_0                                                            : 11;

    uint32 next_hop_ds_vlan_range_prof_fifo_field1                          : 32;

    uint32 next_hop_ds_vlan_range_prof_fifo_field2                          : 32;

    uint32 next_hop_ds_vlan_range_prof_fifo_field3                          : 32;
};
typedef struct next_hop_ds_vlan_range_prof_fifo_s  next_hop_ds_vlan_range_prof_fifo_t;

struct next_hop_hash_ack_fifo_s
{
    uint32 next_hop_hash_ack_fifo_field0                                    : 8;
    uint32 rsv_0                                                            : 24;

    uint32 next_hop_hash_ack_fifo_field1                                    : 32;

    uint32 next_hop_hash_ack_fifo_field2                                    : 32;

    uint32 next_hop_hash_ack_fifo_field3                                    : 32;

    uint32 next_hop_hash_ack_fifo_field4                                    : 32;
};
typedef struct next_hop_hash_ack_fifo_s  next_hop_hash_ack_fifo_t;

struct next_hop_pi_fifo_s
{
    uint32 next_hop_pi_fifo_field0                                          : 7;
    uint32 rsv_0                                                            : 25;

    uint32 next_hop_pi_fifo_field1                                          : 32;

    uint32 next_hop_pi_fifo_field2                                          : 32;

    uint32 next_hop_pi_fifo_field3                                          : 32;

    uint32 next_hop_pi_fifo_field4                                          : 32;
};
typedef struct next_hop_pi_fifo_s  next_hop_pi_fifo_t;

struct next_hop_pr_fifo_s
{
    uint32 next_hop_pr_fifo_field0                                          : 9;
    uint32 rsv_0                                                            : 23;

    uint32 next_hop_pr_fifo_field1                                          : 32;

    uint32 next_hop_pr_fifo_field2                                          : 32;

    uint32 next_hop_pr_fifo_field3                                          : 32;

    uint32 next_hop_pr_fifo_field4                                          : 32;

    uint32 next_hop_pr_fifo_field5                                          : 32;

    uint32 next_hop_pr_fifo_field6                                          : 32;

    uint32 next_hop_pr_fifo_field7                                          : 32;

    uint32 next_hop_pr_fifo_field8                                          : 32;

    uint32 next_hop_pr_fifo_field9                                          : 32;
};
typedef struct next_hop_pr_fifo_s  next_hop_pr_fifo_t;

struct next_hop_pr_key_fifo_s
{
    uint32 next_hop_pr_key_fifo_field0                                      : 25;
    uint32 rsv_0                                                            : 7;

    uint32 next_hop_pr_key_fifo_field1                                      : 32;
};
typedef struct next_hop_pr_key_fifo_s  next_hop_pr_key_fifo_t;

struct ds_dest_channel__reg_ram__ram_chk_rec_s
{
    uint32 ds_dest_channel_parity_fail_addr                                 : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_dest_channel_parity_fail                                      : 1;
};
typedef struct ds_dest_channel__reg_ram__ram_chk_rec_s  ds_dest_channel__reg_ram__ram_chk_rec_t;

struct ds_dest_interface__reg_ram__ram_chk_rec_s
{
    uint32 ds_dest_interface_parity_fail_addr                               : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_dest_interface_parity_fail                                    : 1;
};
typedef struct ds_dest_interface__reg_ram__ram_chk_rec_s  ds_dest_interface__reg_ram__ram_chk_rec_t;

struct ds_dest_port__reg_ram__ram_chk_rec_s
{
    uint32 ds_dest_port_parity_fail_addr                                    : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_dest_port_parity_fail                                         : 1;
};
typedef struct ds_dest_port__reg_ram__ram_chk_rec_s  ds_dest_port__reg_ram__ram_chk_rec_t;

struct ds_egress_vlan_range_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_egress_vlan_range_profile_parity_fail_addr                    : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_egress_vlan_range_profile_parity_fail                         : 1;
};
typedef struct ds_egress_vlan_range_profile__reg_ram__ram_chk_rec_s  ds_egress_vlan_range_profile__reg_ram__ram_chk_rec_t;

struct epe_edit_priority_map__reg_ram__ram_chk_rec_s
{
    uint32 epe_edit_priority_map_parity_fail_addr                           : 11;
    uint32 rsv_0                                                            : 20;
    uint32 epe_edit_priority_map_parity_fail                                : 1;
};
typedef struct epe_edit_priority_map__reg_ram__ram_chk_rec_s  epe_edit_priority_map__reg_ram__ram_chk_rec_t;

struct epe_next_hop_credit_ctl_s
{
    uint32 next_hop2_hdr_proc_credit_thrd                                   : 4;
    uint32 next_hop2_hdr_proc_credit_used                                   : 4;
    uint32 next_hop2_ds_credit_thrd                                         : 3;
    uint32 rsv_0                                                            : 1;
    uint32 next_hop2_ds_credit_used                                         : 3;
    uint32 rsv_1                                                            : 1;
    uint32 next_hop2_hash_ds_credit_thrd                                    : 4;
    uint32 next_hop2_hash_ds_credit_used                                    : 4;
    uint32 rsv_2                                                            : 8;
};
typedef struct epe_next_hop_credit_ctl_s  epe_next_hop_credit_ctl_t;

struct epe_next_hop_ctl_s
{
    uint32 vlan_stats_bcast_ptr_bit                                         : 4;
    uint32 vlan_stats_mcast_ptr_bit                                         : 4;
    uint32 vlan_stats_ucast_ptr_bit                                         : 4;
    uint32 rsv_0                                                            : 1;
    uint32 stacking_dot1_q_en                                               : 1;
    uint32 ds_stp_state_shift                                               : 2;
    uint32 force_bridge_l3_match                                            : 1;
    uint32 discard_reflective_bridge                                        : 1;
    uint32 discard_logic_tunnel_match                                       : 1;
    uint32 mirror_obey_discard                                              : 1;
    uint32 vlan_stats_en                                                    : 1;
    uint32 rsv_1                                                            : 2;
    uint32 route_obey_isolate                                               : 1;
    uint32 parser_error_ignore                                              : 1;
    uint32 deny_duplicate_mirror                                            : 1;
    uint32 isolated_type                                                    : 1;
    uint32 ether_oam_use_payload_operation                                  : 1;
    uint32 link_oam_discard_en                                              : 1;
    uint32 mac_da_bit40_mode                                                : 1;
    uint32 tag_port_bit_map_en                                              : 1;
    uint32 rsv_2                                                            : 1;

    uint32 rsv_3                                                            : 15;
    uint32 oam_ignore_payload_operation                                     : 1;
    uint32 rsv_4                                                            : 16;

    uint32 rsv_5                                                            : 18;
    uint32 stacking_en                                                      : 1;
    uint32 route_obey_stp                                                   : 1;
    uint32 parser_length_error_mode                                         : 2;
    uint32 cbp_tci_res2_check_en                                            : 1;
    uint32 pbb_bv_oam_on_egs_pip_en                                         : 1;
    uint32 terminate_pbb_bv_oam_on_egs_pip                                  : 1;
    uint32 pbb_bsi_oam_on_egs_cbp_en                                        : 1;
    uint32 discard_same_mac_addr                                            : 1;
    uint32 discard_same_ip_addr                                             : 1;
    uint32 stats_mode                                                       : 2;
    uint32 rsv_6                                                            : 2;
};
typedef struct epe_next_hop_ctl_s  epe_next_hop_ctl_t;

struct epe_next_hop_debug_stats_s
{
    uint32 to_ds_vlan_prof_req_cnt                                          : 4;
    uint32 fr_ds_vlan_error_cnt                                             : 4;
    uint32 fr_ds_vlan_valid_cnt                                             : 4;
    uint32 to_ds_vlan_req_cnt                                               : 4;
    uint32 fr_hash_ds_error_cnt                                             : 4;
    uint32 fr_hash_ds_default_valid_cnt                                     : 4;
    uint32 fr_hash_ds_valid_cnt                                             : 4;
    uint32 tx_key_cnt                                                       : 4;

    uint32 tx_info_cnt                                                      : 4;
    uint32 fr_ds_next_hop_error_cnt                                         : 4;
    uint32 fr_ds_next_hop_valid_cnt                                         : 4;
    uint32 fr_ds_stp_state_error_cnt                                        : 4;
    uint32 fr_ds_stp_state_valid_cnt                                        : 4;
    uint32 to_ds_stp_state_req_cnt                                          : 4;
    uint32 fr_ds_vlan_prof_error_cnt                                        : 4;
    uint32 fr_ds_vlan_prof_valid_cnt                                        : 4;

    uint32 tx_discard_cnt                                                   : 4;
    uint32 tx_bypass_cnt                                                    : 4;
    uint32 tx_end_pkt_cnt                                                   : 4;
    uint32 tx_hard_error_cnt                                                : 4;
    uint32 to_ds_aps_bridge_req_cnt                                         : 4;
    uint32 fr_ds_aps_bridge_valid_cnt                                       : 4;
    uint32 fr_ds_aps_bridge_error_cnt                                       : 4;
    uint32 rsv_0                                                            : 4;

    uint32 ds_dest_channel_single_bit_error_cnt                             : 4;
    uint32 ds_dest_interface_single_bit_error_cnt                           : 4;
    uint32 ds_dest_port_single_bit_error_cnt                                : 4;
    uint32 ds_egress_vlan_range_profile_single_bit_error_cnt                : 4;
    uint32 epe_edit_priority_map_single_bit_error_cnt                       : 4;
    uint32 rsv_1                                                            : 12;
};
typedef struct epe_next_hop_debug_stats_s  epe_next_hop_debug_stats_t;

struct epe_next_hop_debug_status_s
{
    uint32 key_cur_state                                                    : 2;
    uint32 rsv_0                                                            : 2;
    uint32 rst_cur_state                                                    : 1;
    uint32 rsv_1                                                            : 3;
    uint32 out_cur_state                                                    : 1;
    uint32 rsv_2                                                            : 23;
};
typedef struct epe_next_hop_debug_status_s  epe_next_hop_debug_status_t;

struct epe_next_hop_misc_ctl_s
{
    uint32 drain_en                                                         : 1;
    uint32 rsv_0                                                            : 3;
    uint32 parity_en                                                        : 1;
    uint32 rsv_1                                                            : 3;
    uint32 init                                                             : 1;
    uint32 rsv_2                                                            : 3;
    uint32 init_done                                                        : 1;
    uint32 rsv_3                                                            : 3;
    uint32 ds_dest_channel_ecc_detect_dis                                   : 1;
    uint32 ds_dest_channel_ecc_correct_dis                                  : 1;
    uint32 ds_dest_interface_ecc_detect_dis                                 : 1;
    uint32 ds_dest_interface_ecc_correct_dis                                : 1;
    uint32 ds_dest_port_ecc_detect_dis                                      : 1;
    uint32 ds_dest_port_ecc_correct_dis                                     : 1;
    uint32 epe_edit_priority_map_ecc_detect_dis                             : 1;
    uint32 epe_edit_priority_map_ecc_correct_dis                            : 1;
    uint32 ds_egress_vlan_range_profile_ecc_detect_dis                      : 1;
    uint32 ds_egress_vlan_range_profile_ecc_correct_dis                     : 1;
    uint32 rsv_4                                                            : 6;
};
typedef struct epe_next_hop_misc_ctl_s  epe_next_hop_misc_ctl_t;

struct epe_next_hop_random_value_gen_s
{
    uint32 random_seed                                                      : 15;
    uint32 rsv_0                                                            : 16;
    uint32 reload_seed                                                      : 1;
};
typedef struct epe_next_hop_random_value_gen_s  epe_next_hop_random_value_gen_t;

struct epe_oam_hash_ds_fifo_s
{
    uint32 epe_oam_hash_ds_fifo_field0                                      : 22;
    uint32 rsv_0                                                            : 10;

    uint32 epe_oam_hash_ds_fifo_field1                                      : 32;

    uint32 epe_oam_hash_ds_fifo_field2                                      : 32;

    uint32 epe_oam_hash_ds_fifo_field3                                      : 32;
};
typedef struct epe_oam_hash_ds_fifo_s  epe_oam_hash_ds_fifo_t;

struct epe_oam_hdr_proc_info_fifo_s
{
    uint32 epe_oam_hdr_proc_info_fifo_field0                                : 15;
    uint32 rsv_0                                                            : 17;

    uint32 epe_oam_hdr_proc_info_fifo_field1                                : 32;

    uint32 epe_oam_hdr_proc_info_fifo_field2                                : 32;

    uint32 epe_oam_hdr_proc_info_fifo_field3                                : 32;

    uint32 epe_oam_hdr_proc_info_fifo_field4                                : 32;
};
typedef struct epe_oam_hdr_proc_info_fifo_s  epe_oam_hdr_proc_info_fifo_t;

struct epe_oam_info_fifo_s
{
    uint32 epe_oam_info_fifo_field0                                         : 12;
    uint32 rsv_0                                                            : 20;

    uint32 epe_oam_info_fifo_field1                                         : 32;

    uint32 epe_oam_info_fifo_field2                                         : 32;

    uint32 epe_oam_info_fifo_field3                                         : 32;

    uint32 epe_oam_info_fifo_field4                                         : 32;

    uint32 epe_oam_info_fifo_field5                                         : 32;
};
typedef struct epe_oam_info_fifo_s  epe_oam_info_fifo_t;

struct epe_oam_interrupt_fatal_s
{
    uint32 epe_oam_info_fifo_overrun                                        : 1;
    uint32 epe_oam_hash_ds_fifo_overrun                                     : 1;
    uint32 epe_oam_track_fifo_overrun                                       : 1;
    uint32 epe_oam_ack_fifo_overrun                                         : 1;
    uint32 epe_oam_hdr_proc_info_fifo_overrun                               : 1;
    uint32 ds_oam_epe_seq_check_error                                       : 1;
    uint32 hash_ds_seq_check_error                                          : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct epe_oam_interrupt_fatal_s  epe_oam_interrupt_fatal_t;

struct epe_oam_interrupt_normal_s
{
    uint32 epe_oam_hdr_proc_info_fifo_parity_error                          : 1;
    uint32 epe_oam_hash_ds_fifo_parity_error                                : 1;
    uint32 info_lm_lkup_en_check_error                                      : 1;
    uint32 rsv_0                                                            : 29;
};
typedef struct epe_oam_interrupt_normal_s  epe_oam_interrupt_normal_t;

struct epe_oam_config_s
{
    uint32 oam_drain_enable                                                 : 1;
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 2;
    uint32 hdr_edit_credit_thrd                                             : 2;
    uint32 rsv_1                                                            : 2;
    uint32 dynamic_ds_credit_thrd                                           : 3;
    uint32 rsv_2                                                            : 21;
};
typedef struct epe_oam_config_s  epe_oam_config_t;

struct epe_oam_credit_debug_s
{
    uint32 dynamic_ds_credit_used                                           : 3;
    uint32 rsv_0                                                            : 5;
    uint32 hdr_edit_credit_used                                             : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct epe_oam_credit_debug_s  epe_oam_credit_debug_t;

struct epe_oam_ctl_s
{
    uint32 lm_proactive_ether_oam_packet                                    : 1;
    uint32 lm_green_packet                                                  : 1;
    uint32 lm_proactive_mpls_oam_packet                                     : 1;
    uint32 discard_link_lm_en                                               : 1;
    uint32 rsv_0                                                            : 2;
    uint32 low_level_oam_filtering_en                                       : 1;
    uint32 oam_hash_conflict_exception_en                                   : 1;
    uint32 rsv_1                                                            : 24;

    uint32 discard_up_lm_en63_32                                            : 32;

    uint32 discard_up_lm_en31_0                                             : 32;

    uint32 discard_down_lm_en63_32                                          : 32;

    uint32 discard_down_lm_en31_0                                           : 32;

    uint32 discard_mpls_lm_en63_32                                          : 32;

    uint32 discard_mpls_lm_en31_0                                           : 32;
};
typedef struct epe_oam_ctl_s  epe_oam_ctl_t;

struct epe_oam_debug_stats_s
{
    uint32 tx_info_cnt                                                      : 4;
    uint32 tx_discard_cnt                                                   : 4;
    uint32 tx_hard_error_cnt                                                : 4;
    uint32 fr_hash_ds_result_err_cnt                                        : 4;
    uint32 fr_ds_lm_stats_result_err_cnt                                    : 4;
    uint32 rsv_0                                                            : 12;
};
typedef struct epe_oam_debug_stats_s  epe_oam_debug_stats_t;

struct ds_stats_s
{
    uint32 byte_count39_32                                                  : 8;
    uint32 rsv_0                                                            : 24;

    uint32 byte_count31_0                                                   : 32;

    uint32 packet_count                                                     : 32;
};
typedef struct ds_stats_s  ds_stats_t;

struct e_e_e_stats_ram_s
{
    uint32 rx_timer                                                         : 14;
    uint32 rsv_0                                                            : 1;
    uint32 rx_event_rec                                                     : 1;
    uint32 tx_timer                                                         : 14;
    uint32 rsv_1                                                            : 1;
    uint32 tx_event_rec                                                     : 1;

    uint32 tx_e_e_e_lpi_duration_cnt                                        : 32;

    uint32 tx_e_e_e_lpi_event_cnt                                           : 32;

    uint32 rx_e_e_e_lpi_duration_cnt                                        : 32;

    uint32 rx_e_e_e_lpi_event_cnt                                           : 32;
};
typedef struct e_e_e_stats_ram_s  e_e_e_stats_ram_t;

struct global_stats_interrupt_fatal_s
{
    uint32 global_stats_rd_track_fifo_overrun                               : 1;
    uint32 global_stats_rd_ack_fifo_overrun                                 : 1;
    uint32 global_stats_ext_out_fifo_overrun                                : 1;
    uint32 rsv_0                                                            : 29;
};
typedef struct global_stats_interrupt_fatal_s  global_stats_interrupt_fatal_t;

struct global_stats_interrupt_normal_s
{
    uint32 ds_global_stats_data_err                                         : 1;
    uint32 e_e_e_stats_mem_collision                                        : 1;
    uint32 e_e_e_stats_mem_parity_error                                     : 1;
    uint32 epe_stats_req_fifo_parity_error                                  : 1;
    uint32 ipe_stats_req_fifo_parity_error                                  : 1;
    uint32 rx_inbd_stats_mem_parity_error                                   : 1;
    uint32 tx_inbd_stats_epe_mem_parity_error                               : 1;
    uint32 tx_inbd_stats_pause_mem_parity_error                             : 1;
    uint32 rsv_0                                                            : 24;
};
typedef struct global_stats_interrupt_normal_s  global_stats_interrupt_normal_t;

struct global_stats_satu_addr_s
{
    uint32 satu_addr_rd_data                                                : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct global_stats_satu_addr_s  global_stats_satu_addr_t;

struct rx_inbd_stats_ram_s
{
    uint32 rx_bytes_cnt_h                                                   : 4;
    uint32 rsv_0                                                            : 12;
    uint32 rx_pause_cnt                                                     : 16;

    uint32 rx_bytes_cnt_l                                                   : 32;

    uint32 rx_pkt_cnt                                                       : 32;
};
typedef struct rx_inbd_stats_ram_s  rx_inbd_stats_ram_t;

struct tx_inbd_stats_epe_ram_s
{
    uint32 tx_bytes_cnt_h                                                   : 4;
    uint32 rsv_0                                                            : 28;

    uint32 tx_bytes_cnt_l                                                   : 32;

    uint32 tx_pkt_cnt                                                       : 32;
};
typedef struct tx_inbd_stats_epe_ram_s  tx_inbd_stats_epe_ram_t;

struct tx_inbd_stats_pause_ram_s
{
    uint32 tx_pause_cnt                                                     : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct tx_inbd_stats_pause_ram_s  tx_inbd_stats_pause_ram_t;

struct e_e_e_stats_mem__ram_chk_rec_s
{
    uint32 e_e_e_stats_mem_parity_fail_addr                                 : 6;
    uint32 rsv_0                                                            : 25;
    uint32 e_e_e_stats_mem_parity_fail                                      : 1;
};
typedef struct e_e_e_stats_mem__ram_chk_rec_s  e_e_e_stats_mem__ram_chk_rec_t;

struct global_stats_byte_cnt_threshold_s
{
    uint32 byte_cnt_threshold                                               : 12;
    uint32 rsv_0                                                            : 20;
};
typedef struct global_stats_byte_cnt_threshold_s  global_stats_byte_cnt_threshold_t;

struct global_stats_credit_ctl_s
{
    uint32 global_stats_ack_fifo_credit_thrd                                : 3;
    uint32 rsv_0                                                            : 13;
    uint32 global_stats_ack_fifo_credit_used                                : 3;
    uint32 rsv_1                                                            : 13;

    uint32 global_stats_ext_credit_thrd                                     : 4;
    uint32 rsv_2                                                            : 12;
    uint32 global_stats_ext_credit_used                                     : 4;
    uint32 rsv_3                                                            : 12;
};
typedef struct global_stats_credit_ctl_s  global_stats_credit_ctl_t;

struct global_stats_ctl_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 7;
    uint32 saturate_en                                                      : 1;
    uint32 rsv_1                                                            : 7;
    uint32 stats_hold                                                       : 1;
    uint32 rsv_2                                                            : 7;
    uint32 clear_on_read                                                    : 1;
    uint32 rsv_3                                                            : 6;
    uint32 cache_clear                                                      : 1;
};
typedef struct global_stats_ctl_s  global_stats_ctl_t;

struct global_stats_dbg_status_s
{
    uint32 stats_arb_cur_state                                              : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct global_stats_dbg_status_s  global_stats_dbg_status_t;

struct global_stats_e_e_e_calendar_s
{
    uint32 cal_entry0                                                       : 6;
    uint32 rsv_0                                                            : 10;
    uint32 start_ptr                                                        : 6;
    uint32 rsv_1                                                            : 2;
    uint32 end_ptr                                                          : 6;
    uint32 rsv_2                                                            : 2;

    uint32 cal_entry1                                                       : 6;
    uint32 cal_entry2                                                       : 6;
    uint32 cal_entry3                                                       : 6;
    uint32 cal_entry4                                                       : 6;
    uint32 cal_entry5                                                       : 6;
    uint32 rsv_3                                                            : 2;

    uint32 cal_entry6                                                       : 6;
    uint32 cal_entry7                                                       : 6;
    uint32 cal_entry8                                                       : 6;
    uint32 cal_entry9                                                       : 6;
    uint32 cal_entry10                                                      : 6;
    uint32 rsv_4                                                            : 2;

    uint32 cal_entry11                                                      : 6;
    uint32 cal_entry12                                                      : 6;
    uint32 cal_entry13                                                      : 6;
    uint32 cal_entry14                                                      : 6;
    uint32 cal_entry15                                                      : 6;
    uint32 rsv_5                                                            : 2;

    uint32 cal_entry16                                                      : 6;
    uint32 cal_entry17                                                      : 6;
    uint32 cal_entry18                                                      : 6;
    uint32 cal_entry19                                                      : 6;
    uint32 cal_entry20                                                      : 6;
    uint32 rsv_6                                                            : 2;

    uint32 cal_entry21                                                      : 6;
    uint32 cal_entry22                                                      : 6;
    uint32 cal_entry23                                                      : 6;
    uint32 cal_entry24                                                      : 6;
    uint32 cal_entry25                                                      : 6;
    uint32 rsv_7                                                            : 2;

    uint32 cal_entry26                                                      : 6;
    uint32 cal_entry27                                                      : 6;
    uint32 cal_entry28                                                      : 6;
    uint32 cal_entry29                                                      : 6;
    uint32 cal_entry30                                                      : 6;
    uint32 rsv_8                                                            : 2;

    uint32 cal_entry31                                                      : 6;
    uint32 cal_entry32                                                      : 6;
    uint32 cal_entry33                                                      : 6;
    uint32 cal_entry34                                                      : 6;
    uint32 cal_entry35                                                      : 6;
    uint32 rsv_9                                                            : 2;

    uint32 cal_entry36                                                      : 6;
    uint32 cal_entry37                                                      : 6;
    uint32 cal_entry38                                                      : 6;
    uint32 cal_entry39                                                      : 6;
    uint32 cal_entry40                                                      : 6;
    uint32 rsv_10                                                           : 2;

    uint32 cal_entry41                                                      : 6;
    uint32 cal_entry42                                                      : 6;
    uint32 cal_entry43                                                      : 6;
    uint32 cal_entry44                                                      : 6;
    uint32 cal_entry45                                                      : 6;
    uint32 rsv_11                                                           : 2;

    uint32 cal_entry46                                                      : 6;
    uint32 cal_entry47                                                      : 6;
    uint32 cal_entry48                                                      : 6;
    uint32 cal_entry49                                                      : 6;
    uint32 cal_entry50                                                      : 6;
    uint32 rsv_12                                                           : 2;

    uint32 cal_entry51                                                      : 6;
    uint32 cal_entry52                                                      : 6;
    uint32 cal_entry53                                                      : 6;
    uint32 cal_entry54                                                      : 6;
    uint32 cal_entry55                                                      : 6;
    uint32 rsv_13                                                           : 2;

    uint32 cal_entry56                                                      : 6;
    uint32 cal_entry57                                                      : 6;
    uint32 cal_entry58                                                      : 6;
    uint32 cal_entry59                                                      : 6;
    uint32 rsv_14                                                           : 8;
};
typedef struct global_stats_e_e_e_calendar_s  global_stats_e_e_e_calendar_t;

struct global_stats_e_e_e_ctl_s
{
    uint32 duration_time_thrd                                               : 14;
    uint32 rsv_0                                                            : 2;
    uint32 duration_time_step                                               : 9;
    uint32 rsv_1                                                            : 6;
    uint32 e_e_e_stats_hold                                                 : 1;

    uint32 eee_cnt_mode59_to32                                              : 28;
    uint32 rsv_2                                                            : 4;

    uint32 eee_cnt_mode31_to0                                               : 32;
};
typedef struct global_stats_e_e_e_ctl_s  global_stats_e_e_e_ctl_t;

struct global_stats_epe_base_addr_s
{
    uint32 epe_base_address                                                 : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct global_stats_epe_base_addr_s  global_stats_epe_base_addr_t;

struct global_stats_epe_req_drop_cnt_s
{
    uint32 epe_req_drop_cnt                                                 : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct global_stats_epe_req_drop_cnt_s  global_stats_epe_req_drop_cnt_t;

struct global_stats_ipe_base_addr_s
{
    uint32 ipe_base_address                                                 : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct global_stats_ipe_base_addr_s  global_stats_ipe_base_addr_t;

struct global_stats_ipe_req_drop_cnt_s
{
    uint32 ipe_req_drop_cnt                                                 : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct global_stats_ipe_req_drop_cnt_s  global_stats_ipe_req_drop_cnt_t;

struct global_stats_parity_fail_s
{
    uint32 global_stats_mem_parity_fail_addr                                : 16;
    uint32 rsv_0                                                            : 15;
    uint32 global_stats_mem_parity_fail                                     : 1;
};
typedef struct global_stats_parity_fail_s  global_stats_parity_fail_t;

struct global_stats_pkt_cnt_threshold_s
{
    uint32 pkt_cnt_threshold                                                : 12;
    uint32 rsv_0                                                            : 20;
};
typedef struct global_stats_pkt_cnt_threshold_s  global_stats_pkt_cnt_threshold_t;

struct global_stats_policing_base_addr_s
{
    uint32 policing_base_address                                            : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct global_stats_policing_base_addr_s  global_stats_policing_base_addr_t;

struct global_stats_policing_req_drop_cnt_s
{
    uint32 policing_req_drop_cnt                                            : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct global_stats_policing_req_drop_cnt_s  global_stats_policing_req_drop_cnt_t;

struct global_stats_q_mgr_base_addr_s
{
    uint32 q_mgr_base_address                                               : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct global_stats_q_mgr_base_addr_s  global_stats_q_mgr_base_addr_t;

struct global_stats_q_mgr_req_drop_cnt_s
{
    uint32 q_mgr_req_drop_cnt                                               : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct global_stats_q_mgr_req_drop_cnt_s  global_stats_q_mgr_req_drop_cnt_t;

struct global_stats_ram_init_ctl_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 15;
    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 15;
};
typedef struct global_stats_ram_init_ctl_s  global_stats_ram_init_ctl_t;

struct global_stats_rx_lpi_state_s
{
    uint32 rx_lpi_detect_reg59_to32                                         : 28;
    uint32 rsv_0                                                            : 4;

    uint32 rx_lpi_detect_reg31_to0                                          : 32;
};
typedef struct global_stats_rx_lpi_state_s  global_stats_rx_lpi_state_t;

struct global_stats_satu_addr_fifo_depth_s
{
    uint32 satu_addr_fifo_depth                                             : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct global_stats_satu_addr_fifo_depth_s  global_stats_satu_addr_fifo_depth_t;

struct global_stats_satu_addr_fifo_depth_threshold_s
{
    uint32 satu_addr_fifo_depth_threshold                                   : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct global_stats_satu_addr_fifo_depth_threshold_s  global_stats_satu_addr_fifo_depth_threshold_t;

struct global_stats_wrr_cfg_s
{
    uint32 epe_wrr_credit                                                   : 3;
    uint32 rsv_0                                                            : 5;
    uint32 ipe_wrr_credit                                                   : 3;
    uint32 rsv_1                                                            : 5;
    uint32 policing_wrr_credit                                              : 3;
    uint32 rsv_2                                                            : 5;
    uint32 q_mgr_wrr_credit                                                 : 3;
    uint32 rsv_3                                                            : 5;
};
typedef struct global_stats_wrr_cfg_s  global_stats_wrr_cfg_t;

struct rx_inbd_stats_mem__ram_chk_rec_s
{
    uint32 rx_inbd_stats_mem_parity_fail_addr                               : 7;
    uint32 rsv_0                                                            : 24;
    uint32 rx_inbd_stats_mem_parity_fail                                    : 1;
};
typedef struct rx_inbd_stats_mem__ram_chk_rec_s  rx_inbd_stats_mem__ram_chk_rec_t;

struct tx_inbd_stats_epe_mem__ram_chk_rec_s
{
    uint32 tx_inbd_stats_epe_mem_parity_fail_addr                           : 7;
    uint32 rsv_0                                                            : 24;
    uint32 tx_inbd_stats_epe_mem_parity_fail                                : 1;
};
typedef struct tx_inbd_stats_epe_mem__ram_chk_rec_s  tx_inbd_stats_epe_mem__ram_chk_rec_t;

struct tx_inbd_stats_pause_mem__ram_chk_rec_s
{
    uint32 tx_inbd_stats_pause_mem_parity_fail_addr                         : 7;
    uint32 rsv_0                                                            : 24;
    uint32 tx_inbd_stats_pause_mem_parity_fail                              : 1;
};
typedef struct tx_inbd_stats_pause_mem__ram_chk_rec_s  tx_inbd_stats_pause_mem__ram_chk_rec_t;

struct gb_sup_interrupt_fatal_s
{
    uint32 e_loop_fatal_intr                                                : 1;
    uint32 mac_mux_fatal_intr                                               : 1;
    uint32 net_rx_fatal_intr                                                : 1;
    uint32 oob_fc_fatal_intr                                                : 1;
    uint32 ptp_engine_fatal_intr                                            : 1;
    uint32 epe_acl_qos_fatal_intr                                           : 1;
    uint32 epe_cla_fatal_intr                                               : 1;
    uint32 epe_hdr_adj_fatal_intr                                           : 1;
    uint32 epe_hdr_edit_fatal_intr                                          : 1;
    uint32 epe_hdr_proc_fatal_intr                                          : 1;
    uint32 epe_next_hop_fatal_intr                                          : 1;
    uint32 epe_oam_fatal_intr                                               : 1;
    uint32 global_stats_fatal_intr                                          : 1;
    uint32 ipe_forward_fatal_intr                                           : 1;
    uint32 ipe_hdr_adj_fatal_intr                                           : 1;
    uint32 ipe_intf_map_fatal_intr                                          : 1;
    uint32 ipe_lkup_mgr_fatal_intr                                          : 1;
    uint32 ipe_pkt_proc_fatal_intr                                          : 1;
    uint32 parser_fatal_intr                                                : 1;
    uint32 policing_fatal_intr                                              : 1;
    uint32 dynamic_ds_fatal_intr                                            : 1;
    uint32 hash_ds_fatal_intr                                               : 1;
    uint32 ipe_fib_fatal_intr                                               : 1;
    uint32 net_tx_fatal_intr                                                : 1;
    uint32 oam_fwd_fatal_intr                                               : 1;
    uint32 oam_parser_fatal_intr                                            : 1;
    uint32 oam_proc_fatal_intr                                              : 1;
    uint32 tcam_ctl_int_fatal_intr                                          : 1;
    uint32 tcam_ds_fatal_intr                                               : 1;
    uint32 buf_retrv_fatal_intr                                             : 1;
    uint32 buf_store_fatal_intr                                             : 1;
    uint32 met_fifo_fatal_intr                                              : 1;

    uint32 pb_ctl_fatal_intr                                                : 1;
    uint32 q_mgr_deq_fatal_intr                                             : 1;
    uint32 q_mgr_enq_fatal_intr                                             : 1;
    uint32 q_mgr_que_entry_fatal_intr                                       : 1;
    uint32 int_lk_intf_fatal_intr                                           : 1;
    uint32 mon_cfg_pci04_serr                                               : 1;
    uint32 utl_pci04_cmpl_ur                                                : 1;
    uint32 utl_pci04_rec_cmpl_abort                                         : 1;
    uint32 utl_pci04_sig_cmpl_abort                                         : 1;
    uint32 utl_ec08_malformed_tlp                                           : 1;
    uint32 utl_ec08_un_expected_cmpl                                        : 1;
    uint32 utl_aer04_ecrc_error                                             : 1;
    uint32 utl_ec08_ur                                                      : 1;
    uint32 utl_ec08_cmpl_timeout                                            : 1;
    uint32 utl_pci04_rec_poisoned_tlp                                       : 1;
    uint32 utl_pci04_sig_poisoned_tlp                                       : 1;
    uint32 rsv_0                                                            : 16;
};
typedef struct gb_sup_interrupt_fatal_s  gb_sup_interrupt_fatal_t;

struct gb_sup_interrupt_function_s
{
    uint32 func_intr                                                        : 23;
    uint32 rsv_0                                                            : 9;
};
typedef struct gb_sup_interrupt_function_s  gb_sup_interrupt_function_t;

struct gb_sup_interrupt_normal_s
{
    uint32 quad_sgmii0_normal_intr                                          : 1;
    uint32 quad_sgmii1_normal_intr                                          : 1;
    uint32 quad_sgmii2_normal_intr                                          : 1;
    uint32 quad_sgmii3_normal_intr                                          : 1;
    uint32 quad_sgmii4_normal_intr                                          : 1;
    uint32 quad_sgmii5_normal_intr                                          : 1;
    uint32 quad_sgmii6_normal_intr                                          : 1;
    uint32 quad_sgmii7_normal_intr                                          : 1;
    uint32 quad_sgmii8_normal_intr                                          : 1;
    uint32 quad_sgmii9_normal_intr                                          : 1;
    uint32 quad_sgmii10_normal_intr                                         : 1;
    uint32 quad_sgmii11_normal_intr                                         : 1;
    uint32 quad_pcs0_normal_intr                                            : 1;
    uint32 quad_pcs1_normal_intr                                            : 1;
    uint32 quad_pcs2_normal_intr                                            : 1;
    uint32 quad_pcs3_normal_intr                                            : 1;
    uint32 quad_pcs4_normal_intr                                            : 1;
    uint32 quad_pcs5_normal_intr                                            : 1;
    uint32 sgmac0_normal_intr                                               : 1;
    uint32 sgmac1_normal_intr                                               : 1;
    uint32 sgmac2_normal_intr                                               : 1;
    uint32 sgmac3_normal_intr                                               : 1;
    uint32 sgmac4_normal_intr                                               : 1;
    uint32 sgmac5_normal_intr                                               : 1;
    uint32 sgmac6_normal_intr                                               : 1;
    uint32 sgmac7_normal_intr                                               : 1;
    uint32 sgmac8_normal_intr                                               : 1;
    uint32 sgmac9_normal_intr                                               : 1;
    uint32 sgmac10_normal_intr                                              : 1;
    uint32 sgmac11_normal_intr                                              : 1;
    uint32 quad_mac0_normal_intr                                            : 1;
    uint32 quad_mac1_normal_intr                                            : 1;

    uint32 quad_mac2_normal_intr                                            : 1;
    uint32 quad_mac3_normal_intr                                            : 1;
    uint32 quad_mac4_normal_intr                                            : 1;
    uint32 quad_mac5_normal_intr                                            : 1;
    uint32 quad_mac6_normal_intr                                            : 1;
    uint32 quad_mac7_normal_intr                                            : 1;
    uint32 quad_mac8_normal_intr                                            : 1;
    uint32 quad_mac9_normal_intr                                            : 1;
    uint32 quad_mac10_normal_intr                                           : 1;
    uint32 quad_mac11_normal_intr                                           : 1;
    uint32 cpu_mac_normal_intr                                              : 1;
    uint32 hss0_eye_quality_normal_intr                                     : 1;
    uint32 hss1_eye_quality_normal_intr                                     : 1;
    uint32 hss2_eye_quality_normal_intr                                     : 1;
    uint32 hss3_eye_quality_normal_intr                                     : 1;
    uint32 e_loop_normal_intr                                               : 1;
    uint32 mac_mux_normal_intr                                              : 1;
    uint32 net_rx_normal_intr                                               : 1;
    uint32 net_tx_normal_intr                                               : 1;
    uint32 oob_fc_normal_intr                                               : 1;
    uint32 ptp_engine_normal_intr                                           : 1;
    uint32 epe_acl_qos_normal_intr                                          : 1;
    uint32 epe_cla_normal_intr                                              : 1;
    uint32 epe_hdr_adj_normal_intr                                          : 1;
    uint32 epe_hdr_edit_normal_intr                                         : 1;
    uint32 epe_hdr_proc_normal_intr                                         : 1;
    uint32 epe_next_hop_normal_intr                                         : 1;
    uint32 global_stats_normal_intr                                         : 1;
    uint32 ipe_forward_normal_intr                                          : 1;
    uint32 ipe_hdr_adj_normal_intr                                          : 1;
    uint32 ipe_intf_map_normal_intr                                         : 1;
    uint32 ipe_lkup_mgr_normal_intr                                         : 1;

    uint32 ipe_pkt_proc_normal_intr                                         : 1;
    uint32 i2_c_master_normal_intr                                          : 1;
    uint32 policing_normal_intr                                             : 1;
    uint32 shared_ds_normal_intr                                            : 1;
    uint32 ds_aging_normal_intr                                             : 1;
    uint32 dynamic_ds_normal_intr                                           : 1;
    uint32 ipe_fib_normal_intr                                              : 1;
    uint32 oam_auto_gen_pkt_normal_intr                                     : 1;
    uint32 oam_fwd_normal_intr                                              : 1;
    uint32 oam_proc_normal_intr                                             : 1;
    uint32 tcam_ctl_int_normal_intr                                         : 1;
    uint32 tcam_ds_normal_intr                                              : 1;
    uint32 buf_retrv_normal_intr                                            : 1;
    uint32 buf_store_normal_intr                                            : 1;
    uint32 met_fifo_normal_intr                                             : 1;
    uint32 pb_ctl_normal_intr                                               : 1;
    uint32 q_mgr_deq_normal_intr                                            : 1;
    uint32 q_mgr_enq_normal_intr                                            : 1;
    uint32 q_mgr_que_entry_normal_intr                                      : 1;
    uint32 mac_led_driver_normal_intr                                       : 1;
    uint32 epe_oam_normal_intr                                              : 1;
    uint32 oam_parser_normal_intr                                           : 1;
    uint32 rsv_0                                                            : 10;
};
typedef struct gb_sup_interrupt_normal_s  gb_sup_interrupt_normal_t;

struct trace_hdr_mem_s
{
    uint32 data                                                             : 32;
};
typedef struct trace_hdr_mem_s  trace_hdr_mem_t;

struct aux_clk_sel_cfg_s
{
    uint32 cfg_hss0_core_clk_sel                                            : 8;
    uint32 cfg_hss1_core_clk_sel                                            : 8;
    uint32 cfg_hss2_core_clk_sel                                            : 8;
    uint32 cfg_hss3_core_clk_sel                                            : 8;

    uint32 cfg_hss0_intf_clk_sel                                            : 8;
    uint32 cfg_hss1_intf_clk_sel                                            : 8;
    uint32 cfg_hss2_intf_clk_sel                                            : 8;
    uint32 cfg_hss3_intf_clk_sel                                            : 8;
};
typedef struct aux_clk_sel_cfg_s  aux_clk_sel_cfg_t;

struct clk_div_aux_cfg_s
{
    uint32 cfg_aux_clk_reset                                                : 1;
    uint32 cfg_aux_clk_user_go                                              : 1;
    uint32 cfg_aux_clk_user_off                                             : 1;
    uint32 cfg_aux_clk_invert_clock                                         : 1;
    uint32 cfg_aux_clk_user_lbist                                           : 1;
    uint32 cfg_aux_clk_bist_start                                           : 1;
    uint32 cfg_aux_clk_edram_mode                                           : 1;
    uint32 cfg_aux_clk_div2_reset                                           : 1;
    uint32 cfg_aux_clk_divider                                              : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cfg_aux_clk_test_func                                            : 3;
    uint32 rsv_1                                                            : 13;
};
typedef struct clk_div_aux_cfg_s  clk_div_aux_cfg_t;

struct clk_div_core0_cfg_s
{
    uint32 cfg0_core_clk_reset                                              : 1;
    uint32 cfg0_core_clk_user_go                                            : 1;
    uint32 cfg0_core_clk_user_off                                           : 1;
    uint32 cfg0_core_clk_invert_clock                                       : 1;
    uint32 cfg0_core_clk_user_lbist                                         : 1;
    uint32 cfg0_core_clk_bist_start                                         : 1;
    uint32 cfg0_core_clk_edram_mode                                         : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cfg0_core_clk_divider                                            : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg0_core_clk_test_func                                          : 3;
    uint32 rsv_2                                                            : 13;
};
typedef struct clk_div_core0_cfg_s  clk_div_core0_cfg_t;

struct clk_div_core1_cfg_s
{
    uint32 cfg1_core_clk_reset                                              : 1;
    uint32 cfg1_core_clk_user_go                                            : 1;
    uint32 cfg1_core_clk_user_off                                           : 1;
    uint32 cfg1_core_clk_invert_clock                                       : 1;
    uint32 cfg1_core_clk_user_lbist                                         : 1;
    uint32 cfg1_core_clk_bist_start                                         : 1;
    uint32 cfg1_core_clk_edram_mode                                         : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cfg1_core_clk_divider                                            : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg1_core_clk_test_func                                          : 3;
    uint32 rsv_2                                                            : 13;
};
typedef struct clk_div_core1_cfg_s  clk_div_core1_cfg_t;

struct clk_div_core2_cfg_s
{
    uint32 cfg2_core_clk_reset                                              : 1;
    uint32 cfg2_core_clk_user_go                                            : 1;
    uint32 cfg2_core_clk_user_off                                           : 1;
    uint32 cfg2_core_clk_invert_clock                                       : 1;
    uint32 cfg2_core_clk_user_lbist                                         : 1;
    uint32 cfg2_core_clk_bist_start                                         : 1;
    uint32 cfg2_core_clk_edram_mode                                         : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cfg2_core_clk_divider                                            : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg2_core_clk_test_func                                          : 3;
    uint32 rsv_2                                                            : 13;
};
typedef struct clk_div_core2_cfg_s  clk_div_core2_cfg_t;

struct clk_div_core3_cfg_s
{
    uint32 cfg3_core_clk_reset                                              : 1;
    uint32 cfg3_core_clk_user_go                                            : 1;
    uint32 cfg3_core_clk_user_off                                           : 1;
    uint32 cfg3_core_clk_invert_clock                                       : 1;
    uint32 cfg3_core_clk_user_lbist                                         : 1;
    uint32 cfg3_core_clk_bist_start                                         : 1;
    uint32 cfg3_core_clk_edram_mode                                         : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cfg3_core_clk_divider                                            : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg3_core_clk_test_func                                          : 3;
    uint32 rsv_2                                                            : 13;
};
typedef struct clk_div_core3_cfg_s  clk_div_core3_cfg_t;

struct clk_div_intf0_cfg_s
{
    uint32 cfg0_intf_clk_reset                                              : 1;
    uint32 cfg0_intf_clk_user_go                                            : 1;
    uint32 cfg0_intf_clk_user_off                                           : 1;
    uint32 cfg0_intf_clk_invert_clock                                       : 1;
    uint32 cfg0_intf_clk_user_lbist                                         : 1;
    uint32 cfg0_intf_clk_bist_start                                         : 1;
    uint32 cfg0_intf_clk_edram_mode                                         : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cfg0_intf_clk_divider                                            : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg0_intf_clk_test_func                                          : 3;
    uint32 rsv_2                                                            : 13;
};
typedef struct clk_div_intf0_cfg_s  clk_div_intf0_cfg_t;

struct clk_div_intf1_cfg_s
{
    uint32 cfg1_intf_clk_reset                                              : 1;
    uint32 cfg1_intf_clk_user_go                                            : 1;
    uint32 cfg1_intf_clk_user_off                                           : 1;
    uint32 cfg1_intf_clk_invert_clock                                       : 1;
    uint32 cfg1_intf_clk_user_lbist                                         : 1;
    uint32 cfg1_intf_clk_bist_start                                         : 1;
    uint32 cfg1_intf_clk_edram_mode                                         : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cfg1_intf_clk_divider                                            : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg1_intf_clk_test_func                                          : 3;
    uint32 rsv_2                                                            : 13;
};
typedef struct clk_div_intf1_cfg_s  clk_div_intf1_cfg_t;

struct clk_div_intf2_cfg_s
{
    uint32 cfg2_intf_clk_reset                                              : 1;
    uint32 cfg2_intf_clk_user_go                                            : 1;
    uint32 cfg2_intf_clk_user_off                                           : 1;
    uint32 cfg2_intf_clk_invert_clock                                       : 1;
    uint32 cfg2_intf_clk_user_lbist                                         : 1;
    uint32 cfg2_intf_clk_bist_start                                         : 1;
    uint32 cfg2_intf_clk_edram_mode                                         : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cfg2_intf_clk_divider                                            : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg2_intf_clk_test_func                                          : 3;
    uint32 rsv_2                                                            : 13;
};
typedef struct clk_div_intf2_cfg_s  clk_div_intf2_cfg_t;

struct clk_div_intf3_cfg_s
{
    uint32 cfg3_intf_clk_reset                                              : 1;
    uint32 cfg3_intf_clk_user_go                                            : 1;
    uint32 cfg3_intf_clk_user_off                                           : 1;
    uint32 cfg3_intf_clk_invert_clock                                       : 1;
    uint32 cfg3_intf_clk_user_lbist                                         : 1;
    uint32 cfg3_intf_clk_bist_start                                         : 1;
    uint32 cfg3_intf_clk_edram_mode                                         : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cfg3_intf_clk_divider                                            : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg3_intf_clk_test_func                                          : 3;
    uint32 rsv_2                                                            : 13;
};
typedef struct clk_div_intf3_cfg_s  clk_div_intf3_cfg_t;

struct clk_div_rst_ctl_s
{
    uint32 cfg_hss0_tx_clk_div_reset                                        : 1;
    uint32 cfg_hss1_tx_clk_div_reset                                        : 1;
    uint32 cfg_hss2_tx_clk_div_reset                                        : 1;
    uint32 cfg_hss3_tx_clk_div_reset                                        : 1;
    uint32 cfg_hss0_rx_clk_div_reset                                        : 1;
    uint32 cfg_hss1_rx_clk_div_reset                                        : 1;
    uint32 cfg_hss2_rx_clk_div_reset                                        : 1;
    uint32 cfg_hss3_rx_clk_div_reset                                        : 1;
    uint32 rsv_0                                                            : 24;
};
typedef struct clk_div_rst_ctl_s  clk_div_rst_ctl_t;

struct core_pll_cfg_s
{
    uint32 cfg_core_pll_sleep                                               : 1;
    uint32 cfg_core_pll_int_fbk                                             : 1;
    uint32 cfg_core_pll_stop_clk_a                                          : 1;
    uint32 cfg_core_pll_stop_clk_b                                          : 1;
    uint32 cfg_core_pll_bypass                                              : 1;
    uint32 cfg_core_pll_dco_bypass                                          : 1;
    uint32 rsv_0                                                            : 2;
    uint32 cfg_core_pll_test_sel                                            : 4;
    uint32 cfg_core_pll_lock_sel                                            : 2;
    uint32 rsv_1                                                            : 2;
    uint32 cfg_core_pll_range_a                                             : 7;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_core_pll_range_b                                             : 7;
    uint32 rsv_3                                                            : 1;

    uint32 cfg_core_pll_pre_div                                             : 6;
    uint32 rsv_4                                                            : 10;
    uint32 cfg_core_pll_mult_int                                            : 11;
    uint32 rsv_5                                                            : 5;

    uint32 cfg_core_pll_lf_tune_low                                         : 32;

    uint32 cfg_core_pll_lf_tune_high                                        : 9;
    uint32 rsv_6                                                            : 23;

    uint32 cfg_core_pll_lock_tune                                           : 16;
    uint32 cfg_core_pll_ff_tune                                             : 16;
};
typedef struct core_pll_cfg_s  core_pll_cfg_t;

struct device_id_s
{
    uint32 device_rev                                                       : 4;
    uint32 rsv_0                                                            : 4;
    uint32 device_id                                                        : 8;
    uint32 rsv_1                                                            : 16;
};
typedef struct device_id_s  device_id_t;

struct gb_sensor_ctl_s
{
    uint32 cfg_sensor_sleep                                                 : 1;
    uint32 cfg_sensor_reset                                                 : 1;
    uint32 cfg_sensor_volt                                                  : 1;
    uint32 rsv_0                                                            : 5;
    uint32 cfg_sensor_ratio                                                 : 8;
    uint32 rsv_1                                                            : 16;

    uint32 sensor_value                                                     : 9;
    uint32 rsv_2                                                            : 7;
    uint32 sensor_valid                                                     : 1;
    uint32 rsv_3                                                            : 15;
};
typedef struct gb_sensor_ctl_s  gb_sensor_ctl_t;

struct global_gated_clk_ctl_s
{
    uint32 global_clk_en                                                    : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct global_gated_clk_ctl_s  global_gated_clk_ctl_t;

struct hss0_adapt_eq_cfg_s
{
    uint32 cfg0_t_x_a_a_e_c_m_d                                             : 8;
    uint32 cfg0_t_x_a_a_e_c_m_d12                                           : 1;
    uint32 cfg0_t_x_a_a_e_c_m_d13                                           : 1;
    uint32 rsv_0                                                            : 6;
    uint32 cfg0_t_x_a_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_1                                                            : 7;
    uint32 mon_hss0_t_x_a_a_e_s_t_a_t                                       : 8;

    uint32 cfg0_t_x_b_a_e_c_m_d                                             : 8;
    uint32 cfg0_t_x_b_a_e_c_m_d12                                           : 1;
    uint32 cfg0_t_x_b_a_e_c_m_d13                                           : 1;
    uint32 rsv_2                                                            : 6;
    uint32 cfg0_t_x_b_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_3                                                            : 7;
    uint32 mon_hss0_t_x_b_a_e_s_t_a_t                                       : 8;

    uint32 cfg0_t_x_c_a_e_c_m_d                                             : 8;
    uint32 cfg0_t_x_c_a_e_c_m_d12                                           : 1;
    uint32 cfg0_t_x_c_a_e_c_m_d13                                           : 1;
    uint32 rsv_4                                                            : 6;
    uint32 cfg0_t_x_c_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_5                                                            : 7;
    uint32 mon_hss0_t_x_c_a_e_s_t_a_t                                       : 8;

    uint32 cfg0_t_x_d_a_e_c_m_d                                             : 8;
    uint32 cfg0_t_x_d_a_e_c_m_d12                                           : 1;
    uint32 cfg0_t_x_d_a_e_c_m_d13                                           : 1;
    uint32 rsv_6                                                            : 6;
    uint32 cfg0_t_x_d_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_7                                                            : 7;
    uint32 mon_hss0_t_x_d_a_e_s_t_a_t                                       : 8;

    uint32 cfg0_t_x_e_a_e_c_m_d                                             : 8;
    uint32 cfg0_t_x_e_a_e_c_m_d12                                           : 1;
    uint32 cfg0_t_x_e_a_e_c_m_d13                                           : 1;
    uint32 rsv_8                                                            : 6;
    uint32 cfg0_t_x_e_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_9                                                            : 7;
    uint32 mon_hss0_t_x_e_a_e_s_t_a_t                                       : 8;

    uint32 cfg0_t_x_f_a_e_c_m_d                                             : 8;
    uint32 cfg0_t_x_f_a_e_c_m_d12                                           : 1;
    uint32 cfg0_t_x_f_a_e_c_m_d13                                           : 1;
    uint32 rsv_10                                                           : 6;
    uint32 cfg0_t_x_f_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_11                                                           : 7;
    uint32 mon_hss0_t_x_f_a_e_s_t_a_t                                       : 8;

    uint32 cfg0_t_x_g_a_e_c_m_d                                             : 8;
    uint32 cfg0_t_x_g_a_e_c_m_d12                                           : 1;
    uint32 cfg0_t_x_g_a_e_c_m_d13                                           : 1;
    uint32 rsv_12                                                           : 6;
    uint32 cfg0_t_x_g_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_13                                                           : 7;
    uint32 mon_hss0_t_x_g_a_e_s_t_a_t                                       : 8;

    uint32 cfg0_t_x_h_a_e_c_m_d                                             : 8;
    uint32 cfg0_t_x_h_a_e_c_m_d12                                           : 1;
    uint32 cfg0_t_x_h_a_e_c_m_d13                                           : 1;
    uint32 rsv_14                                                           : 6;
    uint32 cfg0_t_x_h_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_15                                                           : 7;
    uint32 mon_hss0_t_x_h_a_e_s_t_a_t                                       : 8;
};
typedef struct hss0_adapt_eq_cfg_s  hss0_adapt_eq_cfg_t;

struct hss0_spi_status_s
{
    uint32 spi_data3_hss0                                                   : 8;
    uint32 rsv_0                                                            : 8;
    uint32 spi_sel_hss0                                                     : 3;
    uint32 rsv_1                                                            : 12;
    uint32 spi_valid_hss0                                                   : 1;

    uint32 spi_data2_hss0                                                   : 32;

    uint32 spi_data1_hss0                                                   : 32;

    uint32 spi_data0_hss0                                                   : 32;
};
typedef struct hss0_spi_status_s  hss0_spi_status_t;

struct hss12_g0_cfg_s
{
    uint32 cfg0_h_s_s_r_x_a_c_m_o_d_e                                       : 1;
    uint32 cfg0_h_s_s_c16_c20_s_e_l                                         : 1;
    uint32 cfg0_h_s_s_p_d_w_n_p_l_l                                         : 1;
    uint32 cfg0_h_s_s_p_l_l_b_y_p                                           : 1;
    uint32 cfg0_h_s_s_r_e_c_c_a_l                                           : 1;
    uint32 cfg0_h_s_s_v_c_o_s_e_l                                           : 1;
    uint32 cfg0_h_s_s_r_e_s_y_n_c                                           : 1;
    uint32 cfg0_h_s_s_e_x_t_c16_s_e_l                                       : 1;
    uint32 cfg0_h_s_s_d_i_v_s_e_l                                           : 9;
    uint32 rsv_0                                                            : 15;

    uint32 cfg0_t_x_a_o_b_s                                                 : 1;
    uint32 cfg0_t_x_b_o_b_s                                                 : 1;
    uint32 cfg0_t_x_c_o_b_s                                                 : 1;
    uint32 cfg0_t_x_d_o_b_s                                                 : 1;
    uint32 cfg0_t_x_e_o_b_s                                                 : 1;
    uint32 cfg0_t_x_f_o_b_s                                                 : 1;
    uint32 cfg0_t_x_g_o_b_s                                                 : 1;
    uint32 cfg0_t_x_h_o_b_s                                                 : 1;
    uint32 cfg0_t_x_a_t_s                                                   : 1;
    uint32 cfg0_t_x_b_t_s                                                   : 1;
    uint32 cfg0_t_x_c_t_s                                                   : 1;
    uint32 cfg0_t_x_d_t_s                                                   : 1;
    uint32 cfg0_t_x_e_t_s                                                   : 1;
    uint32 cfg0_t_x_f_t_s                                                   : 1;
    uint32 cfg0_t_x_g_t_s                                                   : 1;
    uint32 cfg0_t_x_h_t_s                                                   : 1;
    uint32 cfg0_h_s_s_p_l_l_c_o_n_f_i_g                                     : 8;
    uint32 cfg0_h_s_s_v_b_o_o_s_t_d_i_v                                     : 3;
    uint32 rsv_1                                                            : 5;
};
typedef struct hss12_g0_cfg_s  hss12_g0_cfg_t;

struct hss12_g0_prbs_test_s
{
    uint32 cfg0_r_x_a_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg0_r_x_b_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg0_r_x_c_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg0_r_x_d_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg0_r_x_e_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg0_r_x_f_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg0_r_x_g_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg0_r_x_h_p_r_b_s_r_s_t                                         : 1;
    uint32 rsv_0                                                            : 24;

    uint32 hss0_r_x_a_p_r_b_s_e_r_r                                         : 1;
    uint32 hss0_r_x_b_p_r_b_s_e_r_r                                         : 1;
    uint32 hss0_r_x_c_p_r_b_s_e_r_r                                         : 1;
    uint32 hss0_r_x_d_p_r_b_s_e_r_r                                         : 1;
    uint32 hss0_r_x_e_p_r_b_s_e_r_r                                         : 1;
    uint32 hss0_r_x_f_p_r_b_s_e_r_r                                         : 1;
    uint32 hss0_r_x_g_p_r_b_s_e_r_r                                         : 1;
    uint32 hss0_r_x_h_p_r_b_s_e_r_r                                         : 1;
    uint32 hss0_r_x_a_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss0_r_x_b_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss0_r_x_c_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss0_r_x_d_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss0_r_x_e_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss0_r_x_f_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss0_r_x_g_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss0_r_x_h_p_r_b_s_s_y_n_c                                       : 1;
    uint32 rsv_1                                                            : 16;
};
typedef struct hss12_g0_prbs_test_s  hss12_g0_prbs_test_t;

struct hss12_g1_cfg_s
{
    uint32 cfg1_h_s_s_r_x_a_c_m_o_d_e                                       : 1;
    uint32 cfg1_h_s_s_c16_c20_s_e_l                                         : 1;
    uint32 cfg1_h_s_s_p_d_w_n_p_l_l                                         : 1;
    uint32 cfg1_h_s_s_p_l_l_b_y_p                                           : 1;
    uint32 cfg1_h_s_s_r_e_c_c_a_l                                           : 1;
    uint32 cfg1_h_s_s_v_c_o_s_e_l                                           : 1;
    uint32 cfg1_h_s_s_r_e_s_y_n_c                                           : 1;
    uint32 cfg1_h_s_s_e_x_t_c16_s_e_l                                       : 1;
    uint32 cfg1_h_s_s_d_i_v_s_e_l                                           : 9;
    uint32 rsv_0                                                            : 15;

    uint32 cfg1_t_x_a_o_b_s                                                 : 1;
    uint32 cfg1_t_x_b_o_b_s                                                 : 1;
    uint32 cfg1_t_x_c_o_b_s                                                 : 1;
    uint32 cfg1_t_x_d_o_b_s                                                 : 1;
    uint32 cfg1_t_x_e_o_b_s                                                 : 1;
    uint32 cfg1_t_x_f_o_b_s                                                 : 1;
    uint32 cfg1_t_x_g_o_b_s                                                 : 1;
    uint32 cfg1_t_x_h_o_b_s                                                 : 1;
    uint32 cfg1_t_x_a_t_s                                                   : 1;
    uint32 cfg1_t_x_b_t_s                                                   : 1;
    uint32 cfg1_t_x_c_t_s                                                   : 1;
    uint32 cfg1_t_x_d_t_s                                                   : 1;
    uint32 cfg1_t_x_e_t_s                                                   : 1;
    uint32 cfg1_t_x_f_t_s                                                   : 1;
    uint32 cfg1_t_x_g_t_s                                                   : 1;
    uint32 cfg1_t_x_h_t_s                                                   : 1;
    uint32 cfg1_h_s_s_p_l_l_c_o_n_f_i_g                                     : 8;
    uint32 cfg1_h_s_s_v_b_o_o_s_t_d_i_v                                     : 3;
    uint32 rsv_1                                                            : 5;
};
typedef struct hss12_g1_cfg_s  hss12_g1_cfg_t;

struct hss12_g1_prbs_test_s
{
    uint32 cfg1_r_x_a_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg1_r_x_b_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg1_r_x_c_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg1_r_x_d_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg1_r_x_e_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg1_r_x_f_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg1_r_x_g_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg1_r_x_h_p_r_b_s_r_s_t                                         : 1;
    uint32 rsv_0                                                            : 24;

    uint32 hss1_r_x_a_p_r_b_s_e_r_r                                         : 1;
    uint32 hss1_r_x_b_p_r_b_s_e_r_r                                         : 1;
    uint32 hss1_r_x_c_p_r_b_s_e_r_r                                         : 1;
    uint32 hss1_r_x_d_p_r_b_s_e_r_r                                         : 1;
    uint32 hss1_r_x_e_p_r_b_s_e_r_r                                         : 1;
    uint32 hss1_r_x_f_p_r_b_s_e_r_r                                         : 1;
    uint32 hss1_r_x_g_p_r_b_s_e_r_r                                         : 1;
    uint32 hss1_r_x_h_p_r_b_s_e_r_r                                         : 1;
    uint32 hss1_r_x_a_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss1_r_x_b_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss1_r_x_c_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss1_r_x_d_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss1_r_x_e_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss1_r_x_f_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss1_r_x_g_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss1_r_x_h_p_r_b_s_s_y_n_c                                       : 1;
    uint32 rsv_1                                                            : 16;
};
typedef struct hss12_g1_prbs_test_s  hss12_g1_prbs_test_t;

struct hss12_g2_cfg_s
{
    uint32 cfg2_h_s_s_r_x_a_c_m_o_d_e                                       : 1;
    uint32 cfg2_h_s_s_c16_c20_s_e_l                                         : 1;
    uint32 cfg2_h_s_s_p_d_w_n_p_l_l                                         : 1;
    uint32 cfg2_h_s_s_p_l_l_b_y_p                                           : 1;
    uint32 cfg2_h_s_s_r_e_c_c_a_l                                           : 1;
    uint32 cfg2_h_s_s_v_c_o_s_e_l                                           : 1;
    uint32 cfg2_h_s_s_r_e_s_y_n_c                                           : 1;
    uint32 cfg2_h_s_s_e_x_t_c16_s_e_l                                       : 1;
    uint32 cfg2_h_s_s_d_i_v_s_e_l                                           : 9;
    uint32 rsv_0                                                            : 15;

    uint32 cfg2_t_x_a_o_b_s                                                 : 1;
    uint32 cfg2_t_x_b_o_b_s                                                 : 1;
    uint32 cfg2_t_x_c_o_b_s                                                 : 1;
    uint32 cfg2_t_x_d_o_b_s                                                 : 1;
    uint32 cfg2_t_x_e_o_b_s                                                 : 1;
    uint32 cfg2_t_x_f_o_b_s                                                 : 1;
    uint32 cfg2_t_x_g_o_b_s                                                 : 1;
    uint32 cfg2_t_x_h_o_b_s                                                 : 1;
    uint32 cfg2_t_x_a_t_s                                                   : 1;
    uint32 cfg2_t_x_b_t_s                                                   : 1;
    uint32 cfg2_t_x_c_t_s                                                   : 1;
    uint32 cfg2_t_x_d_t_s                                                   : 1;
    uint32 cfg2_t_x_e_t_s                                                   : 1;
    uint32 cfg2_t_x_f_t_s                                                   : 1;
    uint32 cfg2_t_x_g_t_s                                                   : 1;
    uint32 cfg2_t_x_h_t_s                                                   : 1;
    uint32 cfg2_h_s_s_p_l_l_c_o_n_f_i_g                                     : 8;
    uint32 cfg2_h_s_s_v_b_o_o_s_t_d_i_v                                     : 3;
    uint32 rsv_1                                                            : 5;
};
typedef struct hss12_g2_cfg_s  hss12_g2_cfg_t;

struct hss12_g2_prbs_test_s
{
    uint32 cfg2_r_x_a_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg2_r_x_b_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg2_r_x_c_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg2_r_x_d_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg2_r_x_e_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg2_r_x_f_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg2_r_x_g_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg2_r_x_h_p_r_b_s_r_s_t                                         : 1;
    uint32 rsv_0                                                            : 24;

    uint32 hss2_r_x_a_p_r_b_s_e_r_r                                         : 1;
    uint32 hss2_r_x_b_p_r_b_s_e_r_r                                         : 1;
    uint32 hss2_r_x_c_p_r_b_s_e_r_r                                         : 1;
    uint32 hss2_r_x_d_p_r_b_s_e_r_r                                         : 1;
    uint32 hss2_r_x_e_p_r_b_s_e_r_r                                         : 1;
    uint32 hss2_r_x_f_p_r_b_s_e_r_r                                         : 1;
    uint32 hss2_r_x_g_p_r_b_s_e_r_r                                         : 1;
    uint32 hss2_r_x_h_p_r_b_s_e_r_r                                         : 1;
    uint32 hss2_r_x_a_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss2_r_x_b_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss2_r_x_c_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss2_r_x_d_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss2_r_x_e_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss2_r_x_f_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss2_r_x_g_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss2_r_x_h_p_r_b_s_s_y_n_c                                       : 1;
    uint32 rsv_1                                                            : 16;
};
typedef struct hss12_g2_prbs_test_s  hss12_g2_prbs_test_t;

struct hss12_g3_cfg_s
{
    uint32 cfg3_h_s_s_r_x_a_c_m_o_d_e                                       : 1;
    uint32 cfg3_h_s_s_c16_c20_s_e_l                                         : 1;
    uint32 cfg3_h_s_s_p_d_w_n_p_l_l                                         : 1;
    uint32 cfg3_h_s_s_p_l_l_b_y_p                                           : 1;
    uint32 cfg3_h_s_s_r_e_c_c_a_l                                           : 1;
    uint32 cfg3_h_s_s_v_c_o_s_e_l                                           : 1;
    uint32 cfg3_h_s_s_r_e_s_y_n_c                                           : 1;
    uint32 cfg3_h_s_s_e_x_t_c16_s_e_l                                       : 1;
    uint32 cfg3_h_s_s_d_i_v_s_e_l                                           : 9;
    uint32 rsv_0                                                            : 15;

    uint32 cfg3_t_x_a_o_b_s                                                 : 1;
    uint32 cfg3_t_x_b_o_b_s                                                 : 1;
    uint32 cfg3_t_x_c_o_b_s                                                 : 1;
    uint32 cfg3_t_x_d_o_b_s                                                 : 1;
    uint32 cfg3_t_x_e_o_b_s                                                 : 1;
    uint32 cfg3_t_x_f_o_b_s                                                 : 1;
    uint32 cfg3_t_x_g_o_b_s                                                 : 1;
    uint32 cfg3_t_x_h_o_b_s                                                 : 1;
    uint32 cfg3_t_x_a_t_s                                                   : 1;
    uint32 cfg3_t_x_b_t_s                                                   : 1;
    uint32 cfg3_t_x_c_t_s                                                   : 1;
    uint32 cfg3_t_x_d_t_s                                                   : 1;
    uint32 cfg3_t_x_e_t_s                                                   : 1;
    uint32 cfg3_t_x_f_t_s                                                   : 1;
    uint32 cfg3_t_x_g_t_s                                                   : 1;
    uint32 cfg3_t_x_h_t_s                                                   : 1;
    uint32 cfg3_h_s_s_p_l_l_c_o_n_f_i_g                                     : 8;
    uint32 cfg3_h_s_s_v_b_o_o_s_t_d_i_v                                     : 3;
    uint32 rsv_1                                                            : 5;
};
typedef struct hss12_g3_cfg_s  hss12_g3_cfg_t;

struct hss12_g3_prbs_test_s
{
    uint32 cfg3_r_x_a_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg3_r_x_b_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg3_r_x_c_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg3_r_x_d_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg3_r_x_e_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg3_r_x_f_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg3_r_x_g_p_r_b_s_r_s_t                                         : 1;
    uint32 cfg3_r_x_h_p_r_b_s_r_s_t                                         : 1;
    uint32 rsv_0                                                            : 24;

    uint32 hss3_r_x_a_p_r_b_s_e_r_r                                         : 1;
    uint32 hss3_r_x_b_p_r_b_s_e_r_r                                         : 1;
    uint32 hss3_r_x_c_p_r_b_s_e_r_r                                         : 1;
    uint32 hss3_r_x_d_p_r_b_s_e_r_r                                         : 1;
    uint32 hss3_r_x_e_p_r_b_s_e_r_r                                         : 1;
    uint32 hss3_r_x_f_p_r_b_s_e_r_r                                         : 1;
    uint32 hss3_r_x_g_p_r_b_s_e_r_r                                         : 1;
    uint32 hss3_r_x_h_p_r_b_s_e_r_r                                         : 1;
    uint32 hss3_r_x_a_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss3_r_x_b_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss3_r_x_c_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss3_r_x_d_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss3_r_x_e_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss3_r_x_f_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss3_r_x_g_p_r_b_s_s_y_n_c                                       : 1;
    uint32 hss3_r_x_h_p_r_b_s_s_y_n_c                                       : 1;
    uint32 rsv_1                                                            : 16;
};
typedef struct hss12_g3_prbs_test_s  hss12_g3_prbs_test_t;

struct hss1_adapt_eq_cfg_s
{
    uint32 cfg1_t_x_a_a_e_c_m_d                                             : 8;
    uint32 cfg1_t_x_a_a_e_c_m_d12                                           : 1;
    uint32 cfg1_t_x_a_a_e_c_m_d13                                           : 1;
    uint32 rsv_0                                                            : 6;
    uint32 cfg1_t_x_a_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_1                                                            : 7;
    uint32 mon_hss1_t_x_a_a_e_s_t_a_t                                       : 8;

    uint32 cfg1_t_x_b_a_e_c_m_d                                             : 8;
    uint32 cfg1_t_x_b_a_e_c_m_d12                                           : 1;
    uint32 cfg1_t_x_b_a_e_c_m_d13                                           : 1;
    uint32 rsv_2                                                            : 6;
    uint32 cfg1_t_x_b_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_3                                                            : 7;
    uint32 mon_hss1_t_x_b_a_e_s_t_a_t                                       : 8;

    uint32 cfg1_t_x_c_a_e_c_m_d                                             : 8;
    uint32 cfg1_t_x_c_a_e_c_m_d12                                           : 1;
    uint32 cfg1_t_x_c_a_e_c_m_d13                                           : 1;
    uint32 rsv_4                                                            : 6;
    uint32 cfg1_t_x_c_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_5                                                            : 7;
    uint32 mon_hss1_t_x_c_a_e_s_t_a_t                                       : 8;

    uint32 cfg1_t_x_d_a_e_c_m_d                                             : 8;
    uint32 cfg1_t_x_d_a_e_c_m_d12                                           : 1;
    uint32 cfg1_t_x_d_a_e_c_m_d13                                           : 1;
    uint32 rsv_6                                                            : 6;
    uint32 cfg1_t_x_d_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_7                                                            : 7;
    uint32 mon_hss1_t_x_d_a_e_s_t_a_t                                       : 8;

    uint32 cfg1_t_x_e_a_e_c_m_d                                             : 8;
    uint32 cfg1_t_x_e_a_e_c_m_d12                                           : 1;
    uint32 cfg1_t_x_e_a_e_c_m_d13                                           : 1;
    uint32 rsv_8                                                            : 6;
    uint32 cfg1_t_x_e_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_9                                                            : 7;
    uint32 mon_hss1_t_x_e_a_e_s_t_a_t                                       : 8;

    uint32 cfg1_t_x_f_a_e_c_m_d                                             : 8;
    uint32 cfg1_t_x_f_a_e_c_m_d12                                           : 1;
    uint32 cfg1_t_x_f_a_e_c_m_d13                                           : 1;
    uint32 rsv_10                                                           : 6;
    uint32 cfg1_t_x_f_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_11                                                           : 7;
    uint32 mon_hss1_t_x_f_a_e_s_t_a_t                                       : 8;

    uint32 cfg1_t_x_g_a_e_c_m_d                                             : 8;
    uint32 cfg1_t_x_g_a_e_c_m_d12                                           : 1;
    uint32 cfg1_t_x_g_a_e_c_m_d13                                           : 1;
    uint32 rsv_12                                                           : 6;
    uint32 cfg1_t_x_g_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_13                                                           : 7;
    uint32 mon_hss1_t_x_g_a_e_s_t_a_t                                       : 8;

    uint32 cfg1_t_x_h_a_e_c_m_d                                             : 8;
    uint32 cfg1_t_x_h_a_e_c_m_d12                                           : 1;
    uint32 cfg1_t_x_h_a_e_c_m_d13                                           : 1;
    uint32 rsv_14                                                           : 6;
    uint32 cfg1_t_x_h_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_15                                                           : 7;
    uint32 mon_hss1_t_x_h_a_e_s_t_a_t                                       : 8;
};
typedef struct hss1_adapt_eq_cfg_s  hss1_adapt_eq_cfg_t;

struct hss1_spi_status_s
{
    uint32 spi_data3_hss1                                                   : 8;
    uint32 rsv_0                                                            : 8;
    uint32 spi_sel_hss1                                                     : 3;
    uint32 rsv_1                                                            : 12;
    uint32 spi_valid_hss1                                                   : 1;

    uint32 spi_data2_hss1                                                   : 32;

    uint32 spi_data1_hss1                                                   : 32;

    uint32 spi_data0_hss1                                                   : 32;
};
typedef struct hss1_spi_status_s  hss1_spi_status_t;

struct hss2_adapt_eq_cfg_s
{
    uint32 cfg2_t_x_a_a_e_c_m_d                                             : 8;
    uint32 cfg2_t_x_a_a_e_c_m_d12                                           : 1;
    uint32 cfg2_t_x_a_a_e_c_m_d13                                           : 1;
    uint32 rsv_0                                                            : 6;
    uint32 cfg2_t_x_a_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_1                                                            : 7;
    uint32 mon_hss2_t_x_a_a_e_s_t_a_t                                       : 8;

    uint32 cfg2_t_x_b_a_e_c_m_d                                             : 8;
    uint32 cfg2_t_x_b_a_e_c_m_d12                                           : 1;
    uint32 cfg2_t_x_b_a_e_c_m_d13                                           : 1;
    uint32 rsv_2                                                            : 6;
    uint32 cfg2_t_x_b_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_3                                                            : 7;
    uint32 mon_hss2_t_x_b_a_e_s_t_a_t                                       : 8;

    uint32 cfg2_t_x_c_a_e_c_m_d                                             : 8;
    uint32 cfg2_t_x_c_a_e_c_m_d12                                           : 1;
    uint32 cfg2_t_x_c_a_e_c_m_d13                                           : 1;
    uint32 rsv_4                                                            : 6;
    uint32 cfg2_t_x_c_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_5                                                            : 7;
    uint32 mon_hss2_t_x_c_a_e_s_t_a_t                                       : 8;

    uint32 cfg2_t_x_d_a_e_c_m_d                                             : 8;
    uint32 cfg2_t_x_d_a_e_c_m_d12                                           : 1;
    uint32 cfg2_t_x_d_a_e_c_m_d13                                           : 1;
    uint32 rsv_6                                                            : 6;
    uint32 cfg2_t_x_d_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_7                                                            : 7;
    uint32 mon_hss2_t_x_d_a_e_s_t_a_t                                       : 8;

    uint32 cfg2_t_x_e_a_e_c_m_d                                             : 8;
    uint32 cfg2_t_x_e_a_e_c_m_d12                                           : 1;
    uint32 cfg2_t_x_e_a_e_c_m_d13                                           : 1;
    uint32 rsv_8                                                            : 6;
    uint32 cfg2_t_x_e_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_9                                                            : 7;
    uint32 mon_hss2_t_x_e_a_e_s_t_a_t                                       : 8;

    uint32 cfg2_t_x_f_a_e_c_m_d                                             : 8;
    uint32 cfg2_t_x_f_a_e_c_m_d12                                           : 1;
    uint32 cfg2_t_x_f_a_e_c_m_d13                                           : 1;
    uint32 rsv_10                                                           : 6;
    uint32 cfg2_t_x_f_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_11                                                           : 7;
    uint32 mon_hss2_t_x_f_a_e_s_t_a_t                                       : 8;

    uint32 cfg2_t_x_g_a_e_c_m_d                                             : 8;
    uint32 cfg2_t_x_g_a_e_c_m_d12                                           : 1;
    uint32 cfg2_t_x_g_a_e_c_m_d13                                           : 1;
    uint32 rsv_12                                                           : 6;
    uint32 cfg2_t_x_g_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_13                                                           : 7;
    uint32 mon_hss2_t_x_g_a_e_s_t_a_t                                       : 8;

    uint32 cfg2_t_x_h_a_e_c_m_d                                             : 8;
    uint32 cfg2_t_x_h_a_e_c_m_d12                                           : 1;
    uint32 cfg2_t_x_h_a_e_c_m_d13                                           : 1;
    uint32 rsv_14                                                           : 6;
    uint32 cfg2_t_x_h_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_15                                                           : 7;
    uint32 mon_hss2_t_x_h_a_e_s_t_a_t                                       : 8;
};
typedef struct hss2_adapt_eq_cfg_s  hss2_adapt_eq_cfg_t;

struct hss2_spi_status_s
{
    uint32 spi_data3_hss2                                                   : 8;
    uint32 rsv_0                                                            : 8;
    uint32 spi_sel_hss2                                                     : 3;
    uint32 rsv_1                                                            : 12;
    uint32 spi_valid_hss2                                                   : 1;

    uint32 spi_data2_hss2                                                   : 32;

    uint32 spi_data1_hss2                                                   : 32;

    uint32 spi_data0_hss2                                                   : 32;
};
typedef struct hss2_spi_status_s  hss2_spi_status_t;

struct hss3_adapt_eq_cfg_s
{
    uint32 cfg3_t_x_a_a_e_c_m_d                                             : 8;
    uint32 cfg3_t_x_a_a_e_c_m_d12                                           : 1;
    uint32 cfg3_t_x_a_a_e_c_m_d13                                           : 1;
    uint32 rsv_0                                                            : 6;
    uint32 cfg3_t_x_a_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_1                                                            : 7;
    uint32 mon_hss3_t_x_a_a_e_s_t_a_t                                       : 8;

    uint32 cfg3_t_x_b_a_e_c_m_d                                             : 8;
    uint32 cfg3_t_x_b_a_e_c_m_d12                                           : 1;
    uint32 cfg3_t_x_b_a_e_c_m_d13                                           : 1;
    uint32 rsv_2                                                            : 6;
    uint32 cfg3_t_x_b_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_3                                                            : 7;
    uint32 mon_hss3_t_x_b_a_e_s_t_a_t                                       : 8;

    uint32 cfg3_t_x_c_a_e_c_m_d                                             : 8;
    uint32 cfg3_t_x_c_a_e_c_m_d12                                           : 1;
    uint32 cfg3_t_x_c_a_e_c_m_d13                                           : 1;
    uint32 rsv_4                                                            : 6;
    uint32 cfg3_t_x_c_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_5                                                            : 7;
    uint32 mon_hss3_t_x_c_a_e_s_t_a_t                                       : 8;

    uint32 cfg3_t_x_d_a_e_c_m_d                                             : 8;
    uint32 cfg3_t_x_d_a_e_c_m_d12                                           : 1;
    uint32 cfg3_t_x_d_a_e_c_m_d13                                           : 1;
    uint32 rsv_6                                                            : 6;
    uint32 cfg3_t_x_d_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_7                                                            : 7;
    uint32 mon_hss3_t_x_d_a_e_s_t_a_t                                       : 8;

    uint32 cfg3_t_x_e_a_e_c_m_d                                             : 8;
    uint32 cfg3_t_x_e_a_e_c_m_d12                                           : 1;
    uint32 cfg3_t_x_e_a_e_c_m_d13                                           : 1;
    uint32 rsv_8                                                            : 6;
    uint32 cfg3_t_x_e_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_9                                                            : 7;
    uint32 mon_hss3_t_x_e_a_e_s_t_a_t                                       : 8;

    uint32 cfg3_t_x_f_a_e_c_m_d                                             : 8;
    uint32 cfg3_t_x_f_a_e_c_m_d12                                           : 1;
    uint32 cfg3_t_x_f_a_e_c_m_d13                                           : 1;
    uint32 rsv_10                                                           : 6;
    uint32 cfg3_t_x_f_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_11                                                           : 7;
    uint32 mon_hss3_t_x_f_a_e_s_t_a_t                                       : 8;

    uint32 cfg3_t_x_g_a_e_c_m_d                                             : 8;
    uint32 cfg3_t_x_g_a_e_c_m_d12                                           : 1;
    uint32 cfg3_t_x_g_a_e_c_m_d13                                           : 1;
    uint32 rsv_12                                                           : 6;
    uint32 cfg3_t_x_g_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_13                                                           : 7;
    uint32 mon_hss3_t_x_g_a_e_s_t_a_t                                       : 8;

    uint32 cfg3_t_x_h_a_e_c_m_d                                             : 8;
    uint32 cfg3_t_x_h_a_e_c_m_d12                                           : 1;
    uint32 cfg3_t_x_h_a_e_c_m_d13                                           : 1;
    uint32 rsv_14                                                           : 6;
    uint32 cfg3_t_x_h_a_e_c_m_d_v_a_l                                       : 1;
    uint32 rsv_15                                                           : 7;
    uint32 mon_hss3_t_x_h_a_e_s_t_a_t                                       : 8;
};
typedef struct hss3_adapt_eq_cfg_s  hss3_adapt_eq_cfg_t;

struct hss3_spi_status_s
{
    uint32 spi_data3_hss3                                                   : 8;
    uint32 rsv_0                                                            : 8;
    uint32 spi_sel_hss3                                                     : 3;
    uint32 rsv_1                                                            : 12;
    uint32 spi_valid_hss3                                                   : 1;

    uint32 spi_data2_hss3                                                   : 32;

    uint32 spi_data1_hss3                                                   : 32;

    uint32 spi_data0_hss3                                                   : 32;
};
typedef struct hss3_spi_status_s  hss3_spi_status_t;

struct hss6_g_lane_a_ctl_s
{
    uint32 reset_cpu_pcs_bar                                                : 1;
    uint32 reset_cpu_pcs_bp                                                 : 1;
    uint32 reset_cpu_pcs_rx                                                 : 1;
    uint32 reset_cpu_pcs_tx                                                 : 1;
    uint32 cfg_cpu_pcs_width                                                : 1;
    uint32 cfg_cpu_pcs_bypass_en                                            : 1;
    uint32 cfg_cpu_pcs_rx_clk_en                                            : 1;
    uint32 cfg_cpu_pcs_tx_clk_en                                            : 1;
    uint32 cfg_cpu_pcs_power_down                                           : 2;
    uint32 cfg_cpu_mac_rate_sup                                             : 1;
    uint32 cfg_cpu_pcs_ctc_dis                                              : 1;
    uint32 cfg_cpu_pcs_frame_offset                                         : 4;
    uint32 cfg_hss_a_pll_en_sup                                             : 1;
    uint32 cfg_hss_a_p_clk8_b_sup                                           : 1;
    uint32 rsv_0                                                            : 2;
    uint32 cfg_hss_a_div_sel_sup                                            : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_cpu_pcs_rx_polarity                                          : 1;
    uint32 cfg_cpu_pcs_rx_invt                                              : 1;
    uint32 cfg_cpu_pcs_rx_rate                                              : 2;
    uint32 cfg_cpu_pcs_tx_polarity                                          : 1;
    uint32 cfg_cpu_pcs_tx_invt                                              : 1;
    uint32 cfg_cpu_pcs_tx_rate                                              : 2;

    uint32 cfg_cpu_pcs_tx_idle_en                                           : 1;
    uint32 cfg_cpu_pcs_tx_rcv_det_en                                        : 1;
    uint32 cfg_cpu_pcs_tx_ana_en                                            : 1;
    uint32 cfg_cpu_pcs_tx_coef_en                                           : 1;
    uint32 cfg_cpu_pcs_tx_coef                                              : 1;
    uint32 cfg_cpu_pcs_tx_drv_en                                            : 1;
    uint32 cfg_cpu_pcs_tx_beacon_en                                         : 1;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_cpu_pcs_tx_ampl                                              : 3;
    uint32 rsv_3                                                            : 5;
    uint32 cfg_cpu_pcs_rx_term_en                                           : 1;
    uint32 cfg_cpu_pcs_rx_los_en                                            : 1;
    uint32 cfg_cpu_pcs_rx_ana_en                                            : 1;
    uint32 cfg_cpu_pcs_rx_cdr2nd_mode                                       : 1;
    uint32 cfg_cpu_pcs_rx_los_level                                         : 2;
    uint32 cfg_cpu_pcs_rx_beacon_det_en                                     : 1;
    uint32 cfg_cpu_pcs_rx_term_vtt                                          : 1;
    uint32 cpu_pcs_lane_ready                                               : 1;
    uint32 cpu_pcs_rx_los                                                   : 1;
    uint32 cpu_pcs_rx_beacon_det                                            : 1;
    uint32 cpu_pcs_tx_rcv_det                                               : 1;
    uint32 cpu_pcs_rate_out                                                 : 1;
    uint32 rsv_4                                                            : 3;
};
typedef struct hss6_g_lane_a_ctl_s  hss6_g_lane_a_ctl_t;

struct hss_access_ctl_s
{
    uint32 hss_req_addr                                                     : 11;
    uint32 rsv_0                                                            : 1;
    uint32 hss_req_id                                                       : 2;
    uint32 rsv_1                                                            : 2;
    uint32 hss0_port_ready                                                  : 1;
    uint32 hss1_port_ready                                                  : 1;
    uint32 hss2_port_ready                                                  : 1;
    uint32 hss3_port_ready                                                  : 1;
    uint32 rsv_2                                                            : 4;
    uint32 hss_req_is_read                                                  : 1;
    uint32 rsv_3                                                            : 6;
    uint32 hss_req_valid                                                    : 1;
};
typedef struct hss_access_ctl_s  hss_access_ctl_t;

struct hss_acess_parameter_s
{
    uint32 cfg_hss_wr_setup_cycles                                          : 8;
    uint32 cfg_hss_wr_pulse_width_cycles                                    : 8;
    uint32 cfg_hss_wr_hold_ipw_cycles                                       : 8;
    uint32 cfg_hss_rd_out_valid_cycles                                      : 8;
};
typedef struct hss_acess_parameter_s  hss_acess_parameter_t;

struct hss_bit_order_cfg_s
{
    uint32 cfg_hss0_tx_bit_order_invert                                     : 8;
    uint32 cfg_hss1_tx_bit_order_invert                                     : 8;
    uint32 cfg_hss2_tx_bit_order_invert                                     : 8;
    uint32 cfg_hss3_tx_bit_order_invert                                     : 8;
};
typedef struct hss_bit_order_cfg_s  hss_bit_order_cfg_t;

struct hss_mode_cfg_s
{
    uint32 cfg_hss0_lane0_mode                                              : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_hss0_lane1_mode                                              : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_hss0_lane2_mode                                              : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_hss0_lane3_mode                                              : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cfg_hss0_lane4_mode                                              : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cfg_hss0_lane5_mode                                              : 3;
    uint32 rsv_5                                                            : 1;
    uint32 cfg_hss0_lane6_mode                                              : 3;
    uint32 rsv_6                                                            : 1;
    uint32 cfg_hss0_lane7_mode                                              : 3;
    uint32 rsv_7                                                            : 1;

    uint32 cfg_hss1_lane0_mode                                              : 3;
    uint32 rsv_8                                                            : 1;
    uint32 cfg_hss1_lane1_mode                                              : 3;
    uint32 rsv_9                                                            : 1;
    uint32 cfg_hss1_lane2_mode                                              : 3;
    uint32 rsv_10                                                           : 1;
    uint32 cfg_hss1_lane3_mode                                              : 3;
    uint32 rsv_11                                                           : 1;
    uint32 cfg_hss1_lane4_mode                                              : 3;
    uint32 rsv_12                                                           : 1;
    uint32 cfg_hss1_lane5_mode                                              : 3;
    uint32 rsv_13                                                           : 1;
    uint32 cfg_hss1_lane6_mode                                              : 3;
    uint32 rsv_14                                                           : 1;
    uint32 cfg_hss1_lane7_mode                                              : 3;
    uint32 rsv_15                                                           : 1;

    uint32 cfg_hss2_lane0_mode                                              : 3;
    uint32 rsv_16                                                           : 1;
    uint32 cfg_hss2_lane1_mode                                              : 3;
    uint32 rsv_17                                                           : 1;
    uint32 cfg_hss2_lane2_mode                                              : 3;
    uint32 rsv_18                                                           : 1;
    uint32 cfg_hss2_lane3_mode                                              : 3;
    uint32 rsv_19                                                           : 1;
    uint32 cfg_hss2_lane4_mode                                              : 3;
    uint32 rsv_20                                                           : 1;
    uint32 cfg_hss2_lane5_mode                                              : 3;
    uint32 rsv_21                                                           : 1;
    uint32 cfg_hss2_lane6_mode                                              : 3;
    uint32 rsv_22                                                           : 1;
    uint32 cfg_hss2_lane7_mode                                              : 3;
    uint32 rsv_23                                                           : 1;

    uint32 cfg_hss3_lane0_mode                                              : 3;
    uint32 rsv_24                                                           : 1;
    uint32 cfg_hss3_lane1_mode                                              : 3;
    uint32 rsv_25                                                           : 1;
    uint32 cfg_hss3_lane2_mode                                              : 3;
    uint32 rsv_26                                                           : 1;
    uint32 cfg_hss3_lane3_mode                                              : 3;
    uint32 rsv_27                                                           : 1;
    uint32 cfg_hss3_lane4_mode                                              : 3;
    uint32 rsv_28                                                           : 1;
    uint32 cfg_hss3_lane5_mode                                              : 3;
    uint32 rsv_29                                                           : 1;
    uint32 cfg_hss3_lane6_mode                                              : 3;
    uint32 rsv_30                                                           : 1;
    uint32 cfg_hss3_lane7_mode                                              : 3;
    uint32 rsv_31                                                           : 1;
};
typedef struct hss_mode_cfg_s  hss_mode_cfg_t;

struct hss_pll_reset_cfg_s
{
    uint32 cfg0_h_s_s_r_e_s_e_t                                             : 1;
    uint32 cfg1_h_s_s_r_e_s_e_t                                             : 1;
    uint32 cfg2_h_s_s_r_e_s_e_t                                             : 1;
    uint32 cfg3_h_s_s_r_e_s_e_t                                             : 1;
    uint32 cfg_core_pll_reset                                               : 1;
    uint32 rsv_0                                                            : 3;
    uint32 cfg_tpll_reset_bar                                               : 1;
    uint32 cfg_tpll_div_reset                                               : 1;
    uint32 rsv_1                                                            : 22;
};
typedef struct hss_pll_reset_cfg_s  hss_pll_reset_cfg_t;

struct hss_read_data_s
{
    uint32 hss_read_data                                                    : 16;
    uint32 rsv_0                                                            : 15;
    uint32 hss_read_data_valid                                              : 1;
};
typedef struct hss_read_data_s  hss_read_data_t;

struct hss_tx_gear_box_rst_ctl_s
{
    uint32 hss0_gear_box_reset                                              : 1;
    uint32 hss1_gear_box_reset                                              : 1;
    uint32 hss2_gear_box_reset                                              : 1;
    uint32 hss3_gear_box_reset                                              : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct hss_tx_gear_box_rst_ctl_s  hss_tx_gear_box_rst_ctl_t;

struct hss_write_data_s
{
    uint32 hss_write_data                                                   : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct hss_write_data_s  hss_write_data_t;

struct int_lk_intf_cfg_s
{
    uint32 int_lk_intf_en                                                   : 1;
    uint32 int_lk_pkt_mode                                                  : 1;
    uint32 int_lk_slave_mode                                                : 1;
    uint32 rsv_0                                                            : 5;
    uint32 cfg_int_lk_align_rx_mux                                          : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct int_lk_intf_cfg_s  int_lk_intf_cfg_t;

struct interrupt_enable_s
{
    uint32 interrupt_en                                                     : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct interrupt_enable_s  interrupt_enable_t;

struct interrupt_map_ctl_s
{
    uint32 sup_intr_map0                                                    : 29;
    uint32 rsv_0                                                            : 3;

    uint32 sup_intr_map1                                                    : 29;
    uint32 rsv_1                                                            : 3;

    uint32 sup_intr_map2                                                    : 29;
    uint32 rsv_2                                                            : 3;

    uint32 sup_intr_map3                                                    : 29;
    uint32 rsv_3                                                            : 3;

    uint32 sup_intr_map4                                                    : 29;
    uint32 rsv_4                                                            : 3;

    uint32 sup_intr_map5                                                    : 29;
    uint32 rsv_5                                                            : 3;
};
typedef struct interrupt_map_ctl_s  interrupt_map_ctl_t;

struct led_clock_div_s
{
    uint32 led_clk_div                                                      : 31;
    uint32 reset_led_clk_div                                                : 1;
};
typedef struct led_clock_div_s  led_clock_div_t;

struct link_timer_ctl_s
{
    uint32 link_timer_cnt                                                   : 24;
    uint32 rsv_0                                                            : 7;
    uint32 link_timer_en                                                    : 1;
};
typedef struct link_timer_ctl_s  link_timer_ctl_t;

struct mdio_clock_cfg_s
{
    uint32 mdio1_g_clk_div                                                  : 10;
    uint32 rsv_0                                                            : 2;
    uint32 reset_mdio1_g_clk_div                                            : 1;
    uint32 rsv_1                                                            : 3;
    uint32 mdio_x_g_clk_div                                                 : 10;
    uint32 rsv_2                                                            : 2;
    uint32 reset_mdio_x_g_clk_div                                           : 1;
    uint32 rsv_3                                                            : 2;
    uint32 cfg_mdio_select_mdc                                              : 1;
};
typedef struct mdio_clock_cfg_s  mdio_clock_cfg_t;

struct module_gated_clk_ctl_s
{
    uint32 en_clk_sup_gmac0                                                 : 1;
    uint32 en_clk_sup_gmac1                                                 : 1;
    uint32 en_clk_sup_gmac2                                                 : 1;
    uint32 en_clk_sup_gmac3                                                 : 1;
    uint32 en_clk_sup_gmac4                                                 : 1;
    uint32 en_clk_sup_gmac5                                                 : 1;
    uint32 en_clk_sup_gmac6                                                 : 1;
    uint32 en_clk_sup_gmac7                                                 : 1;
    uint32 en_clk_sup_gmac8                                                 : 1;
    uint32 en_clk_sup_gmac9                                                 : 1;
    uint32 en_clk_sup_gmac10                                                : 1;
    uint32 en_clk_sup_gmac11                                                : 1;
    uint32 en_clk_sup_gmac12                                                : 1;
    uint32 en_clk_sup_gmac13                                                : 1;
    uint32 en_clk_sup_gmac14                                                : 1;
    uint32 en_clk_sup_gmac15                                                : 1;
    uint32 en_clk_sup_gmac16                                                : 1;
    uint32 en_clk_sup_gmac17                                                : 1;
    uint32 en_clk_sup_gmac18                                                : 1;
    uint32 en_clk_sup_gmac19                                                : 1;
    uint32 en_clk_sup_gmac20                                                : 1;
    uint32 en_clk_sup_gmac21                                                : 1;
    uint32 en_clk_sup_gmac22                                                : 1;
    uint32 en_clk_sup_gmac23                                                : 1;
    uint32 en_clk_sup_gmac24                                                : 1;
    uint32 en_clk_sup_gmac25                                                : 1;
    uint32 en_clk_sup_gmac26                                                : 1;
    uint32 en_clk_sup_gmac27                                                : 1;
    uint32 en_clk_sup_gmac28                                                : 1;
    uint32 en_clk_sup_gmac29                                                : 1;
    uint32 en_clk_sup_gmac30                                                : 1;
    uint32 en_clk_sup_gmac31                                                : 1;

    uint32 en_clk_sup_gmac32                                                : 1;
    uint32 en_clk_sup_gmac33                                                : 1;
    uint32 en_clk_sup_gmac34                                                : 1;
    uint32 en_clk_sup_gmac35                                                : 1;
    uint32 en_clk_sup_gmac36                                                : 1;
    uint32 en_clk_sup_gmac37                                                : 1;
    uint32 en_clk_sup_gmac38                                                : 1;
    uint32 en_clk_sup_gmac39                                                : 1;
    uint32 en_clk_sup_gmac40                                                : 1;
    uint32 en_clk_sup_gmac41                                                : 1;
    uint32 en_clk_sup_gmac42                                                : 1;
    uint32 en_clk_sup_gmac43                                                : 1;
    uint32 en_clk_sup_gmac44                                                : 1;
    uint32 en_clk_sup_gmac45                                                : 1;
    uint32 en_clk_sup_gmac46                                                : 1;
    uint32 en_clk_sup_gmac47                                                : 1;
    uint32 en_clk_sup_qsgmii0                                               : 1;
    uint32 en_clk_sup_qsgmii1                                               : 1;
    uint32 en_clk_sup_qsgmii2                                               : 1;
    uint32 en_clk_sup_qsgmii3                                               : 1;
    uint32 en_clk_sup_qsgmii4                                               : 1;
    uint32 en_clk_sup_qsgmii5                                               : 1;
    uint32 en_clk_sup_qsgmii6                                               : 1;
    uint32 en_clk_sup_qsgmii7                                               : 1;
    uint32 en_clk_sup_qsgmii8                                               : 1;
    uint32 en_clk_sup_qsgmii9                                               : 1;
    uint32 en_clk_sup_qsgmii10                                              : 1;
    uint32 en_clk_sup_qsgmii11                                              : 1;
    uint32 rsv_0                                                            : 4;

    uint32 en_clk_sup_sgmac0_xfi                                            : 1;
    uint32 en_clk_sup_sgmac1_xfi                                            : 1;
    uint32 en_clk_sup_sgmac2_xfi                                            : 1;
    uint32 en_clk_sup_sgmac3_xfi                                            : 1;
    uint32 en_clk_sup_sgmac4_xfi                                            : 1;
    uint32 en_clk_sup_sgmac5_xfi                                            : 1;
    uint32 en_clk_sup_sgmac6_xfi                                            : 1;
    uint32 en_clk_sup_sgmac7_xfi                                            : 1;
    uint32 en_clk_sup_sgmac8_xfi                                            : 1;
    uint32 en_clk_sup_sgmac9_xfi                                            : 1;
    uint32 en_clk_sup_sgmac10_xfi                                           : 1;
    uint32 en_clk_sup_sgmac11_xfi                                           : 1;
    uint32 en_clk_sup_sgmac0_pcs                                            : 1;
    uint32 en_clk_sup_sgmac1_pcs                                            : 1;
    uint32 en_clk_sup_sgmac2_pcs                                            : 1;
    uint32 en_clk_sup_sgmac3_pcs                                            : 1;
    uint32 en_clk_sup_sgmac4_pcs                                            : 1;
    uint32 en_clk_sup_sgmac5_pcs                                            : 1;
    uint32 en_clk_sup_sgmac6_pcs                                            : 1;
    uint32 en_clk_sup_sgmac7_pcs                                            : 1;
    uint32 en_clk_sup_sgmac8_pcs                                            : 1;
    uint32 en_clk_sup_sgmac9_pcs                                            : 1;
    uint32 en_clk_sup_sgmac10_pcs                                           : 1;
    uint32 en_clk_sup_sgmac11_pcs                                           : 1;
    uint32 en_clk_sup_sgmac4_xgmac_pcs                                      : 1;
    uint32 en_clk_sup_sgmac5_xgmac_pcs                                      : 1;
    uint32 en_clk_sup_sgmac6_xgmac_pcs                                      : 1;
    uint32 en_clk_sup_sgmac7_xgmac_pcs                                      : 1;
    uint32 en_clk_sup_sgmac8_xgmac_pcs                                      : 1;
    uint32 en_clk_sup_sgmac9_xgmac_pcs                                      : 1;
    uint32 en_clk_sup_sgmac10_xgmac_pcs                                     : 1;
    uint32 en_clk_sup_sgmac11_xgmac_pcs                                     : 1;

    uint32 en_clk_sup_pcs0                                                  : 1;
    uint32 en_clk_sup_pcs1                                                  : 1;
    uint32 en_clk_sup_pcs2                                                  : 1;
    uint32 en_clk_sup_pcs3                                                  : 1;
    uint32 en_clk_sup_pcs4                                                  : 1;
    uint32 en_clk_sup_pcs5                                                  : 1;
    uint32 en_clk_sup_pcs6                                                  : 1;
    uint32 en_clk_sup_pcs7                                                  : 1;
    uint32 en_clk_sup_pcs8                                                  : 1;
    uint32 en_clk_sup_pcs9                                                  : 1;
    uint32 en_clk_sup_pcs10                                                 : 1;
    uint32 en_clk_sup_pcs11                                                 : 1;
    uint32 en_clk_sup_pcs12                                                 : 1;
    uint32 en_clk_sup_pcs13                                                 : 1;
    uint32 en_clk_sup_pcs14                                                 : 1;
    uint32 en_clk_sup_pcs15                                                 : 1;
    uint32 en_clk_sup_pcs16                                                 : 1;
    uint32 en_clk_sup_pcs17                                                 : 1;
    uint32 en_clk_sup_pcs18                                                 : 1;
    uint32 en_clk_sup_pcs19                                                 : 1;
    uint32 en_clk_sup_pcs20                                                 : 1;
    uint32 en_clk_sup_pcs21                                                 : 1;
    uint32 en_clk_sup_pcs22                                                 : 1;
    uint32 en_clk_sup_pcs23                                                 : 1;
    uint32 en_clk_sup_cpu_mac                                               : 1;
    uint32 en_clk_sup_tcam_macro_int                                        : 1;
    uint32 en_clk_sup_oob_fc                                                : 1;
    uint32 en_clk_sup_mac_led_driver                                        : 1;
    uint32 en_clk_sup_mdio                                                  : 1;
    uint32 en_clk_sup_i2_c_master                                           : 1;
    uint32 en_clk_sup_oam_engine                                            : 1;
    uint32 en_clk_sup_int_lk_intf                                           : 1;
};
typedef struct module_gated_clk_ctl_s  module_gated_clk_ctl_t;

struct o_o_b_f_c_clock_div_s
{
    uint32 oob_fc_clk_div                                                   : 10;
    uint32 rsv_0                                                            : 6;
    uint32 reset_oob_fc_clk_div                                             : 1;
    uint32 rsv_1                                                            : 15;
};
typedef struct o_o_b_f_c_clock_div_s  o_o_b_f_c_clock_div_t;

struct pcie_bar0_cfg_s
{
    uint32 sys_pci_bar0_type                                                : 4;
    uint32 sys_pci_bar0_mask                                                : 28;
};
typedef struct pcie_bar0_cfg_s  pcie_bar0_cfg_t;

struct pcie_bar1_cfg_s
{
    uint32 sys_pci_bar1_type                                                : 4;
    uint32 sys_pci_bar1_mask                                                : 28;
};
typedef struct pcie_bar1_cfg_s  pcie_bar1_cfg_t;

struct pcie_cfg_ip_cfg_s
{
    uint32 sys_cap_aer_en                                                   : 1;
    uint32 sys_aer_ecrc_error_advisor                                       : 1;
    uint32 sys_aer_rec_poisoned_advisor                                     : 1;
    uint32 sys_aer_ecrc_gen_avail                                           : 1;
    uint32 sys_aer_ecrc_check_avail                                         : 1;
    uint32 sys_cmpl_timeout_advisory                                        : 1;
    uint32 sys_cap_ec_en                                                    : 1;
    uint32 sys_ec0c_clk_pwr_mgmt                                            : 1;
    uint32 sys_msi_capabilities                                             : 3;
    uint32 sys_msi_vector_mask_cap                                          : 1;
    uint32 sys_pci_bist_en                                                  : 1;
    uint32 sys_pci_bist_done                                                : 1;
    uint32 sys_comp_to_dis_sup                                              : 1;
    uint32 sys_ec08_max_read128                                             : 1;
    uint32 sys_pci_bist_code                                                : 4;
    uint32 sys_comp_to_ranges_sup                                           : 4;
    uint32 sys_pci_interrupt_pin                                            : 8;

    uint32 sys_ec10_link_pm_init                                            : 2;
    uint32 sys_ec10_slot_clock                                              : 1;
    uint32 sys_msi64_en                                                     : 1;
    uint32 sys_ec04_ep_l0_latency                                           : 3;
    uint32 rsv_0                                                            : 1;
    uint32 sys_ec04_ep_l1_latency                                           : 3;
    uint32 rsv_1                                                            : 1;
    uint32 sys_l0s_exit_latency                                             : 3;
    uint32 rsv_2                                                            : 1;
    uint32 sys_l1_exit_latency                                              : 3;
    uint32 rsv_3                                                            : 1;
    uint32 sys_cap_msi_en                                                   : 1;
    uint32 sys_cap_msix_en                                                  : 1;
    uint32 rsv_4                                                            : 2;
    uint32 sys_ec0c_port_number                                             : 8;
};
typedef struct pcie_cfg_ip_cfg_s  pcie_cfg_ip_cfg_t;

struct pcie_dl_int_error_s
{
    uint32 dl_int_error0                                                    : 32;

    uint32 dl_int_error1                                                    : 32;

    uint32 dl_int_error2                                                    : 32;
};
typedef struct pcie_dl_int_error_s  pcie_dl_int_error_t;

struct pcie_error_inject_ctl_s
{
    uint32 sys_err_inject_block_rx                                          : 1;
    uint32 sys_err_inject_block_tx                                          : 1;
    uint32 out_rd_ecrc_error                                                : 1;
    uint32 out_wr_ecrc_error                                                : 1;
    uint32 error_inject_done                                                : 1;
    uint32 rsv_0                                                            : 3;
    uint32 error_inject_type                                                : 6;
    uint32 rsv_1                                                            : 18;
};
typedef struct pcie_error_inject_ctl_s  pcie_error_inject_ctl_t;

struct pcie_error_status_s
{
    uint32 in_wr_req_error                                                  : 1;
    uint32 in_rd_req_error                                                  : 1;
    uint32 utl_rec_over_flow                                                : 1;
    uint32 dl_loopback_error                                                : 1;
    uint32 dl_ec08_dllpe                                                    : 1;
    uint32 tl_ec08_fcpe                                                     : 1;
    uint32 dl_ec08_replay_roll_over                                         : 1;
    uint32 dl_ec08_bad_tlp                                                  : 1;
    uint32 dl_ec08_bad_dllp                                                 : 1;
    uint32 dl_ec08_replay_timeout                                           : 1;
    uint32 dl_ec08_receiver_error                                           : 1;
    uint32 dl_ec08_surprise_down                                            : 1;
    uint32 rsv_0                                                            : 20;
};
typedef struct pcie_error_status_s  pcie_error_status_t;

struct pcie_inbd_status_s
{
    uint32 wr_req_state_log0                                                : 30;
    uint32 rsv_0                                                            : 1;
    uint32 pcie_log_en                                                      : 1;

    uint32 wr_req_state_log1                                                : 15;
    uint32 rsv_1                                                            : 1;
    uint32 rd_req_state_log                                                 : 15;
    uint32 rsv_2                                                            : 1;
};
typedef struct pcie_inbd_status_s  pcie_inbd_status_t;

struct pcie_intf_cfg_s
{
    uint32 pcie_soft_init                                                   : 1;
    uint32 cfg_pcie2_lane_en                                                : 1;
    uint32 cfg_pcie_gen2_en                                                 : 1;
    uint32 rsv_0                                                            : 1;
    uint32 link_width_chg                                                   : 1;
    uint32 cfg_dma_intf_en                                                  : 1;
    uint32 rsv_1                                                            : 2;
    uint32 cfg_target_link_width                                            : 2;
    uint32 rsv_2                                                            : 2;
    uint32 cfg_ec0c_max_link_width                                          : 2;
    uint32 rsv_3                                                            : 17;
    uint32 pcie_init_done                                                   : 1;

    uint32 cfg_ignore_in_req_err                                            : 1;
    uint32 cfg_ignore_in_data_err                                           : 1;
    uint32 cfg_gen_reg_ack_intr                                             : 1;
    uint32 rsv_4                                                            : 17;
    uint32 cfg_reg_wait_cnt                                                 : 4;
    uint32 cfg_status_type                                                  : 3;
    uint32 rsv_5                                                            : 5;
};
typedef struct pcie_intf_cfg_s  pcie_intf_cfg_t;

struct pcie_perf_mon_ctl_s
{
    uint32 perf_mon_timer                                                   : 31;
    uint32 perf_mon_en                                                      : 1;
};
typedef struct pcie_perf_mon_ctl_s  pcie_perf_mon_ctl_t;

struct pcie_perf_mon_status_s
{
    uint32 rx_dllp_cnt                                                      : 32;

    uint32 rx_tlp_cnt                                                       : 32;

    uint32 rx_tlp_size_cnt_high                                             : 9;
    uint32 rsv_0                                                            : 23;

    uint32 rx_tlp_size_cnt_low                                              : 32;

    uint32 tx_dllp_cnt                                                      : 31;
    uint32 rsv_1                                                            : 1;

    uint32 tx_tlp_cnt                                                       : 31;
    uint32 rsv_2                                                            : 1;

    uint32 tx_tlp_size_cnt_high                                             : 9;
    uint32 rsv_3                                                            : 23;

    uint32 tx_tlp_size_cnt_low                                              : 32;
};
typedef struct pcie_perf_mon_status_s  pcie_perf_mon_status_t;

struct pcie_pm_cfg_s
{
    uint32 sys_pme_support                                                  : 5;
    uint32 rsv_0                                                            : 3;
    uint32 sys_pm_d1_support                                                : 1;
    uint32 sys_pm_d2_support                                                : 1;
    uint32 rsv_1                                                            : 2;
    uint32 sys_pm_support                                                   : 2;
    uint32 rsv_2                                                            : 18;
};
typedef struct pcie_pm_cfg_s  pcie_pm_cfg_t;

struct pcie_protocol_cfg_s
{
    uint32 sys_ec04_max_payload                                             : 3;
    uint32 al_ep_f0_pci04_intx_status                                       : 1;
    uint32 sys_ec0c_supported_link_speeds                                   : 4;
    uint32 cfg_sys_in_rd_cpl_size                                           : 3;
    uint32 rsv_0                                                            : 1;
    uint32 sys_force_det_result                                             : 2;
    uint32 rsv_1                                                            : 2;
    uint32 cfg_sys_gbif_max_rd_size                                         : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_sys_gbif_max_wr_size                                         : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cfg_sys_pcie_max_rd_size                                         : 3;
    uint32 rsv_4                                                            : 5;
};
typedef struct pcie_protocol_cfg_s  pcie_protocol_cfg_t;

struct pcie_status_reg_s
{
    uint32 al_tx_c_p_l0_no_credits                                          : 1;
    uint32 al_tx_n_p0_no_credits                                            : 1;
    uint32 al_tx_p0_no_credits                                              : 1;
    uint32 al_rx_n_p0_buffer_full                                           : 1;
    uint32 al_rx_p0_buffer_full                                             : 1;
    uint32 mon_cfg_pci_bist_start                                           : 1;
    uint32 dl_linkup                                                        : 1;
    uint32 dl_tc_rx_loopback                                                : 1;
    uint32 dl_loopback_active                                               : 1;
    uint32 current_link_is_active                                           : 1;
    uint32 current_link_speed_is5_g                                         : 1;
    uint32 dl_width_chg_pending                                             : 1;
    uint32 dl_width_up_config                                               : 1;
    uint32 dl_in_band_presence                                              : 1;
    uint32 dl_tc_rx_scramble_off                                            : 1;
    uint32 rsv_0                                                            : 17;
};
typedef struct pcie_status_reg_s  pcie_status_reg_t;

struct pcie_tl_dlp_ip_cfg_s
{
    uint32 sys_disable_detect                                               : 1;
    uint32 sys_e_idle_on_tx_error                                           : 1;
    uint32 sys_tc_tx_loopback                                               : 1;
    uint32 sys_tc_tx_scramble_off                                           : 1;
    uint32 sys_dllp_tlp_ratio                                               : 4;
    uint32 sys_ec00_port_type                                               : 4;
    uint32 sys_force_detect                                                 : 1;
    uint32 gbif_out_rd_no_snoop                                             : 1;
    uint32 gbif_out_wr_no_snoop                                             : 1;
    uint32 rsv_0                                                            : 1;
    uint32 sys_enter_l0_state                                               : 13;
    uint32 rsv_1                                                            : 2;
    uint32 tie0_sim_speed                                                   : 1;

    uint32 sys_local_n_fts_gen1                                             : 8;
    uint32 sys_local_n_fts_gen2                                             : 8;
    uint32 sys_rx_credit_timeout                                            : 3;
    uint32 rsv_2                                                            : 1;
    uint32 sys_cfg_ready                                                    : 1;
    uint32 sys_in_wr_discontig                                              : 1;
    uint32 rsv_3                                                            : 2;
    uint32 sys_vc04_lp_vc_count                                             : 3;
    uint32 rsv_4                                                            : 5;
};
typedef struct pcie_tl_dlp_ip_cfg_s  pcie_tl_dlp_ip_cfg_t;

struct pcie_trace_ctl_s
{
    uint32 trace_hdr_en                                                     : 1;
    uint32 rsv_0                                                            : 3;
    uint32 trace_state                                                      : 28;
};
typedef struct pcie_trace_ctl_s  pcie_trace_ctl_t;

struct pcie_utl_int_error_s
{
    uint32 utl_int_error0                                                   : 4;
    uint32 rsv_0                                                            : 28;

    uint32 utl_int_error1                                                   : 32;

    uint32 utl_int_error2                                                   : 32;

    uint32 utl_int_error3                                                   : 32;
};
typedef struct pcie_utl_int_error_s  pcie_utl_int_error_t;

struct pll_lock_error_cnt_s
{
    uint32 core_pll_lock_error_cnt                                          : 8;
    uint32 tank_pll_lock_error_cnt                                          : 8;
    uint32 hss06_g_a_pll_lock_error_cnt                                     : 8;
    uint32 pcie_lane_pll_lock_error_cnt                                     : 8;

    uint32 hss0_pll_lock_error_cnt                                          : 8;
    uint32 hss1_pll_lock_error_cnt                                          : 8;
    uint32 hss2_pll_lock_error_cnt                                          : 8;
    uint32 hss3_pll_lock_error_cnt                                          : 8;
};
typedef struct pll_lock_error_cnt_s  pll_lock_error_cnt_t;

struct pll_lock_out_s
{
    uint32 core_pll_lock                                                    : 1;
    uint32 tank_pll_lock                                                    : 1;
    uint32 pcie_lane_pll_lock                                               : 1;
    uint32 hss06_g_a_pll_lock                                               : 1;
    uint32 hss0_pll_lock                                                    : 1;
    uint32 hss1_pll_lock                                                    : 1;
    uint32 hss2_pll_lock                                                    : 1;
    uint32 hss3_pll_lock                                                    : 1;
    uint32 rsv_0                                                            : 24;
};
typedef struct pll_lock_out_s  pll_lock_out_t;

struct ptp_tod_clk_div_cfg_s
{
    uint32 tod_clk_div                                                      : 31;
    uint32 reset_tod_clk_div                                                : 1;
};
typedef struct ptp_tod_clk_div_cfg_s  ptp_tod_clk_div_cfg_t;

struct qsgmii_hss_sel_cfg_s
{
    uint32 cfg_qsgmii0_sel_hss2                                             : 1;
    uint32 cfg_qsgmii1_sel_hss2                                             : 1;
    uint32 cfg_qsgmii2_sel_hss3                                             : 1;
    uint32 cfg_qsgmii3_sel_hss3                                             : 1;
    uint32 cfg_qsgmii6_sel_hss2                                             : 1;
    uint32 cfg_qsgmii7_sel_hss2                                             : 1;
    uint32 cfg_qsgmii8_sel_hss3                                             : 1;
    uint32 cfg_qsgmii9_sel_hss3                                             : 1;
    uint32 cfg_qsgmii_dis                                                   : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cfg_quad0_sgmii_tx_sel                                           : 1;
    uint32 cfg_quad1_sgmii_tx_sel                                           : 1;
    uint32 cfg_quad2_sgmii_tx_sel                                           : 1;
    uint32 cfg_quad3_sgmii_tx_sel                                           : 1;
    uint32 cfg_quad4_sgmii_tx_sel                                           : 1;
    uint32 cfg_quad5_sgmii_tx_sel                                           : 1;
    uint32 rsv_1                                                            : 10;
};
typedef struct qsgmii_hss_sel_cfg_s  qsgmii_hss_sel_cfg_t;

struct reset_int_related_s
{
    uint32 reset_mac_mux                                                    : 1;
    uint32 reset_net_rx                                                     : 1;
    uint32 reset_buf_store                                                  : 1;
    uint32 reset_met_fifo                                                   : 1;
    uint32 reset_q_mgr_enq                                                  : 1;
    uint32 reset_q_mgr_deq                                                  : 1;
    uint32 reset_q_mgr_que_entry                                            : 1;
    uint32 reset_pb_ctl                                                     : 1;
    uint32 reset_e_loop                                                     : 1;
    uint32 reset_net_tx                                                     : 1;
    uint32 reset_buf_retrv                                                  : 1;
    uint32 reset_cpu_mac                                                    : 1;
    uint32 reset_int_lk_intf                                                : 1;
    uint32 reset_ptp_engine                                                 : 1;
    uint32 reset_led                                                        : 1;
    uint32 reset_mdio                                                       : 1;
    uint32 reset_ipe_hdr_adj                                                : 1;
    uint32 reset_ipe_intf_map                                               : 1;
    uint32 reset_ipe_lkup_mgr                                               : 1;
    uint32 reset_ipe_pkt_proc                                               : 1;
    uint32 reset_ipe_forward                                                : 1;
    uint32 reset_ipe_fib                                                    : 1;
    uint32 reset_i2_c_master                                                : 1;
    uint32 reset_ds_aging                                                   : 1;
    uint32 reset_epe_hdr_adj                                                : 1;
    uint32 reset_epe_next_hop                                               : 1;
    uint32 reset_epe_hdr_proc                                               : 1;
    uint32 reset_epe_acl_qos                                                : 1;
    uint32 reset_epe_cla                                                    : 1;
    uint32 reset_epe_oam                                                    : 1;
    uint32 reset_epe_hdr_edit                                               : 1;
    uint32 reset_pcie_dma                                                   : 1;

    uint32 reset_oam_parser                                                 : 1;
    uint32 reset_oam_proc                                                   : 1;
    uint32 reset_oam_fwd                                                    : 1;
    uint32 reset_oam_auto_gen_pkt                                           : 1;
    uint32 reset_policing                                                   : 1;
    uint32 reset_parser                                                     : 1;
    uint32 reset_hash_ds                                                    : 1;
    uint32 reset_global_stats                                               : 1;
    uint32 reset_shared_ds                                                  : 1;
    uint32 reset_dynamic_ds                                                 : 1;
    uint32 reset_tcam_ds                                                    : 1;
    uint32 reset_oob_fc                                                     : 1;
    uint32 reset_mux_agg0                                                   : 1;
    uint32 reset_mux_agg1                                                   : 1;
    uint32 reset_mux_agg2                                                   : 1;
    uint32 reset_mux_agg3                                                   : 1;
    uint32 reset_demux0                                                     : 1;
    uint32 reset_demux1                                                     : 1;
    uint32 reset_demux2                                                     : 1;
    uint32 reset_demux3                                                     : 1;
    uint32 rsv_0                                                            : 12;

    uint32 reset_sgmac0                                                     : 1;
    uint32 reset_sgmac1                                                     : 1;
    uint32 reset_sgmac2                                                     : 1;
    uint32 reset_sgmac3                                                     : 1;
    uint32 reset_sgmac4                                                     : 1;
    uint32 reset_sgmac5                                                     : 1;
    uint32 reset_sgmac6                                                     : 1;
    uint32 reset_sgmac7                                                     : 1;
    uint32 reset_sgmac8                                                     : 1;
    uint32 reset_sgmac9                                                     : 1;
    uint32 reset_sgmac10                                                    : 1;
    uint32 reset_sgmac11                                                    : 1;
    uint32 reset_sgmac0_reg                                                 : 1;
    uint32 reset_sgmac1_reg                                                 : 1;
    uint32 reset_sgmac2_reg                                                 : 1;
    uint32 reset_sgmac3_reg                                                 : 1;
    uint32 reset_sgmac4_reg                                                 : 1;
    uint32 reset_sgmac5_reg                                                 : 1;
    uint32 reset_sgmac6_reg                                                 : 1;
    uint32 reset_sgmac7_reg                                                 : 1;
    uint32 reset_sgmac8_reg                                                 : 1;
    uint32 reset_sgmac9_reg                                                 : 1;
    uint32 reset_sgmac10_reg                                                : 1;
    uint32 reset_sgmac11_reg                                                : 1;
    uint32 rsv_1                                                            : 8;

    uint32 reset_quad_mac0_app                                              : 1;
    uint32 reset_quad_mac1_app                                              : 1;
    uint32 reset_quad_mac2_app                                              : 1;
    uint32 reset_quad_mac3_app                                              : 1;
    uint32 reset_quad_mac4_app                                              : 1;
    uint32 reset_quad_mac5_app                                              : 1;
    uint32 reset_quad_mac6_app                                              : 1;
    uint32 reset_quad_mac7_app                                              : 1;
    uint32 reset_quad_mac8_app                                              : 1;
    uint32 reset_quad_mac9_app                                              : 1;
    uint32 reset_quad_mac10_app                                             : 1;
    uint32 reset_quad_mac11_app                                             : 1;
    uint32 reset_quad_mac0_reg                                              : 1;
    uint32 reset_quad_mac1_reg                                              : 1;
    uint32 reset_quad_mac2_reg                                              : 1;
    uint32 reset_quad_mac3_reg                                              : 1;
    uint32 reset_quad_mac4_reg                                              : 1;
    uint32 reset_quad_mac5_reg                                              : 1;
    uint32 reset_quad_mac6_reg                                              : 1;
    uint32 reset_quad_mac7_reg                                              : 1;
    uint32 reset_quad_mac8_reg                                              : 1;
    uint32 reset_quad_mac9_reg                                              : 1;
    uint32 reset_quad_mac10_reg                                             : 1;
    uint32 reset_quad_mac11_reg                                             : 1;
    uint32 rsv_2                                                            : 8;

    uint32 reset_qsgmii0                                                    : 1;
    uint32 reset_qsgmii1                                                    : 1;
    uint32 reset_qsgmii2                                                    : 1;
    uint32 reset_qsgmii3                                                    : 1;
    uint32 reset_qsgmii4                                                    : 1;
    uint32 reset_qsgmii5                                                    : 1;
    uint32 reset_qsgmii6                                                    : 1;
    uint32 reset_qsgmii7                                                    : 1;
    uint32 reset_qsgmii8                                                    : 1;
    uint32 reset_qsgmii9                                                    : 1;
    uint32 reset_qsgmii10                                                   : 1;
    uint32 reset_qsgmii11                                                   : 1;
    uint32 reset_qsgmii0_reg                                                : 1;
    uint32 reset_qsgmii1_reg                                                : 1;
    uint32 reset_qsgmii2_reg                                                : 1;
    uint32 reset_qsgmii3_reg                                                : 1;
    uint32 reset_qsgmii4_reg                                                : 1;
    uint32 reset_qsgmii5_reg                                                : 1;
    uint32 reset_qsgmii6_reg                                                : 1;
    uint32 reset_qsgmii7_reg                                                : 1;
    uint32 reset_qsgmii8_reg                                                : 1;
    uint32 reset_qsgmii9_reg                                                : 1;
    uint32 reset_qsgmii10_reg                                               : 1;
    uint32 reset_qsgmii11_reg                                               : 1;
    uint32 rsv_3                                                            : 8;

    uint32 reset_pcs0                                                       : 1;
    uint32 reset_pcs1                                                       : 1;
    uint32 reset_pcs2                                                       : 1;
    uint32 reset_pcs3                                                       : 1;
    uint32 reset_pcs4                                                       : 1;
    uint32 reset_pcs5                                                       : 1;
    uint32 reset_pcs6                                                       : 1;
    uint32 reset_pcs7                                                       : 1;
    uint32 reset_pcs8                                                       : 1;
    uint32 reset_pcs9                                                       : 1;
    uint32 reset_pcs10                                                      : 1;
    uint32 reset_pcs11                                                      : 1;
    uint32 reset_pcs12                                                      : 1;
    uint32 reset_pcs13                                                      : 1;
    uint32 reset_pcs14                                                      : 1;
    uint32 reset_pcs15                                                      : 1;
    uint32 reset_pcs16                                                      : 1;
    uint32 reset_pcs17                                                      : 1;
    uint32 reset_pcs18                                                      : 1;
    uint32 reset_pcs19                                                      : 1;
    uint32 reset_pcs20                                                      : 1;
    uint32 reset_pcs21                                                      : 1;
    uint32 reset_pcs22                                                      : 1;
    uint32 reset_pcs23                                                      : 1;
    uint32 reset_quad_pcs0_reg                                              : 1;
    uint32 reset_quad_pcs1_reg                                              : 1;
    uint32 reset_quad_pcs2_reg                                              : 1;
    uint32 reset_quad_pcs3_reg                                              : 1;
    uint32 reset_quad_pcs4_reg                                              : 1;
    uint32 reset_quad_pcs5_reg                                              : 1;
    uint32 rsv_4                                                            : 2;

    uint32 reset_gmac0                                                      : 1;
    uint32 reset_gmac1                                                      : 1;
    uint32 reset_gmac2                                                      : 1;
    uint32 reset_gmac3                                                      : 1;
    uint32 reset_gmac4                                                      : 1;
    uint32 reset_gmac5                                                      : 1;
    uint32 reset_gmac6                                                      : 1;
    uint32 reset_gmac7                                                      : 1;
    uint32 reset_gmac8                                                      : 1;
    uint32 reset_gmac9                                                      : 1;
    uint32 reset_gmac10                                                     : 1;
    uint32 reset_gmac11                                                     : 1;
    uint32 reset_gmac12                                                     : 1;
    uint32 reset_gmac13                                                     : 1;
    uint32 reset_gmac14                                                     : 1;
    uint32 reset_gmac15                                                     : 1;
    uint32 reset_gmac16                                                     : 1;
    uint32 reset_gmac17                                                     : 1;
    uint32 reset_gmac18                                                     : 1;
    uint32 reset_gmac19                                                     : 1;
    uint32 reset_gmac20                                                     : 1;
    uint32 reset_gmac21                                                     : 1;
    uint32 reset_gmac22                                                     : 1;
    uint32 reset_gmac23                                                     : 1;
    uint32 reset_gmac24                                                     : 1;
    uint32 reset_gmac25                                                     : 1;
    uint32 reset_gmac26                                                     : 1;
    uint32 reset_gmac27                                                     : 1;
    uint32 reset_gmac28                                                     : 1;
    uint32 reset_gmac29                                                     : 1;
    uint32 reset_gmac30                                                     : 1;
    uint32 reset_gmac31                                                     : 1;

    uint32 reset_gmac32                                                     : 1;
    uint32 reset_gmac33                                                     : 1;
    uint32 reset_gmac34                                                     : 1;
    uint32 reset_gmac35                                                     : 1;
    uint32 reset_gmac36                                                     : 1;
    uint32 reset_gmac37                                                     : 1;
    uint32 reset_gmac38                                                     : 1;
    uint32 reset_gmac39                                                     : 1;
    uint32 reset_gmac40                                                     : 1;
    uint32 reset_gmac41                                                     : 1;
    uint32 reset_gmac42                                                     : 1;
    uint32 reset_gmac43                                                     : 1;
    uint32 reset_gmac44                                                     : 1;
    uint32 reset_gmac45                                                     : 1;
    uint32 reset_gmac46                                                     : 1;
    uint32 reset_gmac47                                                     : 1;
    uint32 rsv_5                                                            : 16;
};
typedef struct reset_int_related_s  reset_int_related_t;

struct serdes_ref_clk_div_cfg_s
{
    uint32 serdes_ref_clk_div                                               : 31;
    uint32 reset_serdes_ref_clk_div                                         : 1;
};
typedef struct serdes_ref_clk_div_cfg_s  serdes_ref_clk_div_cfg_t;

struct sgmac_mode_cfg_s
{
    uint32 cfg_sgmac4_xaui_en                                               : 1;
    uint32 cfg_sgmac5_xaui_en                                               : 1;
    uint32 rsv_0                                                            : 4;
    uint32 cfg_sgmac6_sel_hss2                                              : 1;
    uint32 cfg_sgmac7_sel_hss2                                              : 1;
    uint32 cfg_sgmac8_sel_hss2                                              : 1;
    uint32 cfg_sgmac9_sel_hss2                                              : 1;
    uint32 cfg_sgmac10_sel_hss2                                             : 1;
    uint32 cfg_sgmac11_sel_hss2                                             : 1;
    uint32 cfg_sgmac10_sel_hss0                                             : 1;
    uint32 cfg_sgmac11_sel_hss0                                             : 1;
    uint32 rsv_1                                                            : 2;
    uint32 cfg_sgmac_xfi_dis                                                : 12;
    uint32 rsv_2                                                            : 4;
};
typedef struct sgmac_mode_cfg_s  sgmac_mode_cfg_t;

struct sup_debug_clk_rst_ctl_s
{
    uint32 reset_debug_clk_core                                             : 1;
    uint32 reset_debug_clk_tcam                                             : 1;
    uint32 reset_debug_clk_xfi                                              : 1;
    uint32 reset_debug_clk_cpu                                              : 1;
    uint32 reset_debug_clk_sup                                              : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct sup_debug_clk_rst_ctl_s  sup_debug_clk_rst_ctl_t;

struct sup_gpio_ctl_s
{
    uint32 gpio_out_en                                                      : 16;
    uint32 gpio_rd_data                                                     : 16;

    uint32 gpio_wr_set                                                      : 16;
    uint32 rsv_0                                                            : 16;

    uint32 gpio_wr_reset                                                    : 16;
    uint32 rsv_1                                                            : 16;

    uint32 rsv_2                                                            : 4;
    uint32 gpio_scl_en                                                      : 8;
    uint32 gpio_tod_en                                                      : 2;
    uint32 gpio_capture_en                                                  : 2;
    uint32 rsv_3                                                            : 16;
};
typedef struct sup_gpio_ctl_s  sup_gpio_ctl_t;

struct sup_intr_mask_cfg_s
{
    uint32 sup_intr_mask_set                                                : 6;
    uint32 rsv_0                                                            : 10;
    uint32 sup_intr_value                                                   : 6;
    uint32 rsv_1                                                            : 10;

    uint32 sup_intr_mask_reset                                              : 6;
    uint32 rsv_2                                                            : 26;
};
typedef struct sup_intr_mask_cfg_s  sup_intr_mask_cfg_t;

struct sync_e_clk_div_cfg_s
{
    uint32 sync_e0_clk_div                                                  : 31;
    uint32 reset_sync_e0_clk_div                                            : 1;

    uint32 sync_e1_clk_div                                                  : 31;
    uint32 reset_sync_e1_clk_div                                            : 1;

    uint32 sync_e2_clk_div                                                  : 31;
    uint32 reset_sync_e2_clk_div                                            : 1;

    uint32 sync_e3_clk_div                                                  : 31;
    uint32 reset_sync_e3_clk_div                                            : 1;
};
typedef struct sync_e_clk_div_cfg_s  sync_e_clk_div_cfg_t;

struct sync_ethernet_clk_cfg_s
{
    uint32 cfg0_ether_bist_start_clk_off                                    : 1;
    uint32 cfg0_ether_clk_user_lbit                                         : 1;
    uint32 cfg0_ether_edram_mode                                            : 1;
    uint32 cfg0_ether_invert_clock                                          : 1;
    uint32 cfg0_ether_user_go                                               : 1;
    uint32 cfg0_ether_user_off                                              : 1;
    uint32 cfg0_fast_link_failure_disable                                   : 1;
    uint32 cfg0_use_recover_clk_directly                                    : 1;
    uint32 cfg0_ether_divider                                               : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cfg0_link_status_select                                          : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg0_ether_test_func                                             : 3;
    uint32 rsv_2                                                            : 4;
    uint32 cfg0_ether_reset                                                 : 1;

    uint32 cfg1_ether_bist_start_clk_off                                    : 1;
    uint32 cfg1_ether_clk_user_lbit                                         : 1;
    uint32 cfg1_ether_edram_mode                                            : 1;
    uint32 cfg1_ether_invert_clock                                          : 1;
    uint32 cfg1_ether_user_go                                               : 1;
    uint32 cfg1_ether_user_off                                              : 1;
    uint32 cfg1_fast_link_failure_disable                                   : 1;
    uint32 cfg1_use_recover_clk_directly                                    : 1;
    uint32 cfg1_ether_divider                                               : 6;
    uint32 rsv_3                                                            : 2;
    uint32 cfg1_link_status_select                                          : 6;
    uint32 rsv_4                                                            : 2;
    uint32 cfg1_ether_test_func                                             : 3;
    uint32 rsv_5                                                            : 4;
    uint32 cfg1_ether_reset                                                 : 1;

    uint32 cfg2_ether_bist_start_clk_off                                    : 1;
    uint32 cfg2_ether_clk_user_lbit                                         : 1;
    uint32 cfg2_ether_edram_mode                                            : 1;
    uint32 cfg2_ether_invert_clock                                          : 1;
    uint32 cfg2_ether_user_go                                               : 1;
    uint32 cfg2_ether_user_off                                              : 1;
    uint32 cfg2_fast_link_failure_disable                                   : 1;
    uint32 cfg2_use_recover_clk_directly                                    : 1;
    uint32 cfg2_ether_divider                                               : 6;
    uint32 rsv_6                                                            : 2;
    uint32 cfg2_link_status_select                                          : 6;
    uint32 rsv_7                                                            : 2;
    uint32 cfg2_ether_test_func                                             : 3;
    uint32 rsv_8                                                            : 4;
    uint32 cfg2_ether_reset                                                 : 1;

    uint32 cfg3_ether_bist_start_clk_off                                    : 1;
    uint32 cfg3_ether_clk_user_lbit                                         : 1;
    uint32 cfg3_ether_edram_mode                                            : 1;
    uint32 cfg3_ether_invert_clock                                          : 1;
    uint32 cfg3_ether_user_go                                               : 1;
    uint32 cfg3_ether_user_off                                              : 1;
    uint32 cfg3_fast_link_failure_disable                                   : 1;
    uint32 cfg3_use_recover_clk_directly                                    : 1;
    uint32 cfg3_ether_divider                                               : 6;
    uint32 rsv_9                                                            : 2;
    uint32 cfg3_link_status_select                                          : 6;
    uint32 rsv_10                                                           : 2;
    uint32 cfg3_ether_test_func                                             : 3;
    uint32 rsv_11                                                           : 4;
    uint32 cfg3_ether_reset                                                 : 1;
};
typedef struct sync_ethernet_clk_cfg_s  sync_ethernet_clk_cfg_t;

struct sync_ethernet_mon_s
{
    uint32 sync_ether0_clk_off                                              : 1;
    uint32 sync_ether1_clk_off                                              : 1;
    uint32 sync_ether2_clk_off                                              : 1;
    uint32 sync_ether3_clk_off                                              : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct sync_ethernet_mon_s  sync_ethernet_mon_t;

struct sync_ethernet_select_s
{
    uint32 cfg0_ether_clk_select                                            : 32;

    uint32 cfg1_ether_clk_select                                            : 32;

    uint32 cfg2_ether_clk_select                                            : 32;

    uint32 cfg3_ether_clk_select                                            : 32;
};
typedef struct sync_ethernet_select_s  sync_ethernet_select_t;

struct tank_pll_cfg_s
{
    uint32 cfg_tpll_m_divider                                               : 9;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_tpll_out_en_diff_a                                           : 1;
    uint32 cfg_tpll_out_en_se_b                                             : 1;
    uint32 cfg_tpll_p_divider                                               : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_tpll_n1_divider                                              : 4;
    uint32 cfg_tpll_n2_divider                                              : 4;
    uint32 cfg_tpll_bypass                                                  : 1;
    uint32 cfg_tpll_rec_cal                                                 : 1;
    uint32 cfg_tpll_out_en_se_a                                             : 1;
    uint32 cfg_tpll_out_a_se_sel                                            : 1;
    uint32 cfg_tpll_v_boost_div                                             : 3;
    uint32 rsv_2                                                            : 1;

    uint32 cfg_tpll_analog_tune                                             : 11;
    uint32 cfg_tpll_cpi_sel                                                 : 4;
    uint32 rsv_3                                                            : 1;
    uint32 cfg_tpll_bg_offset                                               : 4;
    uint32 cfg_tpll_atst_sel                                                : 4;
    uint32 tank_pll_band_sel                                                : 4;
    uint32 tank_pll_burn_in                                                 : 1;
    uint32 tank_pll_ccal_err                                                : 1;
    uint32 rsv_4                                                            : 2;
};
typedef struct tank_pll_cfg_s  tank_pll_cfg_t;

struct time_out_info_s
{
    uint32 timeout_sup_addr                                                 : 32;

    uint32 timeout_sup_action                                               : 1;
    uint32 timeout_pcie_rec                                                 : 1;
    uint32 timeout_i2_c_rec                                                 : 1;
    uint32 timeout_dma_rec                                                  : 1;
    uint32 timeout_sup_happen                                               : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct time_out_info_s  time_out_info_t;

struct hash_ds_interrupt_fatal_s
{
    uint32 hash_ds_req0_fifo_overrun                                        : 1;
    uint32 hash_ds_req1_fifo_overrun                                        : 1;
    uint32 hash_ds_req2_fifo_overrun                                        : 1;
    uint32 hash_ds_req3_fifo_overrun                                        : 1;
    uint32 hash_ds_key0_lkup_track_fifo_overrun                             : 1;
    uint32 hash_ds_tcam_result_fifo_overrun                                 : 1;
    uint32 hash_ds_data_lkup_track_fifo_overrun                             : 1;
    uint32 hash_ds_tcam_result_fifo_underrun                                : 1;
    uint32 hash_ds_data_result_fifo_underrun                                : 1;
    uint32 hash_ds_data_result_fifo_overrun                                 : 1;
    uint32 hash_ds_key0_result_fifo_underrun                                : 1;
    uint32 hash_ds_key0_lkup_track_fifo_underrun                            : 1;
    uint32 hash_ds_ipe_lkup_mgr_key_result_fifo_overrun                     : 1;
    uint32 hash_ds_data_lkup_track_fifo_underrun                            : 1;
    uint32 hash_ds_key0_result_fifo_overrun                                 : 1;
    uint32 hash_ds_epe_next_hop_key_result_fifo_overrun                     : 1;
    uint32 hash_ds_tcam_key_index_fifo_underrun                             : 1;
    uint32 hash_ds_ipe_intf_map_key_result_fifo_overrun                     : 1;
    uint32 oam_engine_req_hash_ds_collision                                 : 1;
    uint32 hash_ds_epe_acl_key_result_fifo_overrun                          : 1;
    uint32 hash_ds_tcam_key_index_fifo_overrun                              : 1;
    uint32 hash_ds_key1_result_fifo_underrun                                : 1;
    uint32 hash_ds_key1_result_fifo_overrun                                 : 1;
    uint32 hash_ds_key1_lkup_track_fifo_overrun                             : 1;
    uint32 hash_ds_key1_lkup_track_fifo_underrun                            : 1;
    uint32 rsv_0                                                            : 7;
};
typedef struct hash_ds_interrupt_fatal_s  hash_ds_interrupt_fatal_t;

struct hash_ds_key0_lkup_track_fifo_s
{
    uint32 hash_ds_key0_lkup_track_fifo_field0                              : 3;
    uint32 rsv_0                                                            : 29;

    uint32 hash_ds_key0_lkup_track_fifo_field1                              : 32;

    uint32 hash_ds_key0_lkup_track_fifo_field2                              : 32;

    uint32 hash_ds_key0_lkup_track_fifo_field3                              : 32;

    uint32 hash_ds_key0_lkup_track_fifo_field4                              : 32;

    uint32 hash_ds_key0_lkup_track_fifo_field5                              : 32;

    uint32 hash_ds_key0_lkup_track_fifo_field6                              : 32;
};
typedef struct hash_ds_key0_lkup_track_fifo_s  hash_ds_key0_lkup_track_fifo_t;

struct hash_ds_ad_req_wt_cfg_s
{
    uint32 to_epe_acl_ad_req_wt_cfg                                         : 4;
    uint32 rsv_0                                                            : 4;
    uint32 to_ipe_intf_map_ad_req_wt_cfg                                    : 4;
    uint32 rsv_1                                                            : 4;
    uint32 to_ipe_lkup_mgr_ad_req_wt_cfg                                    : 4;
    uint32 rsv_2                                                            : 4;
    uint32 to_epe_next_hop_ad_req_wt_cfg                                    : 4;
    uint32 rsv_3                                                            : 4;
};
typedef struct hash_ds_ad_req_wt_cfg_s  hash_ds_ad_req_wt_cfg_t;

struct hash_ds_credit_config_s
{
    uint32 hash_ds_epe_next_hop_key_result_credit_config                    : 3;
    uint32 rsv_0                                                            : 5;
    uint32 hash_ds_ipe_lkup_mgr_key_result_credit_config                    : 5;
    uint32 rsv_1                                                            : 3;
    uint32 hash_ds_ipe_intf_map_key_result_credit_config                    : 4;
    uint32 rsv_2                                                            : 4;
    uint32 hash_ds_epe_acl_key_result_credit_config                         : 4;
    uint32 rsv_3                                                            : 4;

    uint32 hash_ds_user_id_key0_req_credit_config                           : 3;
    uint32 rsv_4                                                            : 5;
    uint32 hash_ds_user_id_key1_req_credit_config                           : 3;
    uint32 rsv_5                                                            : 5;
    uint32 hash_ds_user_id_data_req_credit_config                           : 3;
    uint32 rsv_6                                                            : 13;

    uint32 hash_ds_epe_next_hop_data_result_credit_config                   : 3;
    uint32 rsv_7                                                            : 5;
    uint32 hash_ds_ipe_lkup_mgr_data_result_credit_config                   : 3;
    uint32 rsv_8                                                            : 5;
    uint32 hash_ds_ipe_intf_map_data_result_credit_config                   : 4;
    uint32 rsv_9                                                            : 4;
    uint32 hash_ds_epe_acl_data_result_credit_config                        : 4;
    uint32 rsv_10                                                           : 4;

    uint32 hash_ds_user_id_data_track_credit_config                         : 4;
    uint32 rsv_11                                                           : 4;
    uint32 hash_ds_fib_key_req_credit_config                                : 3;
    uint32 rsv_12                                                           : 5;
    uint32 hash_ds_fib_index_req_credit_config                              : 3;
    uint32 rsv_13                                                           : 13;

    uint32 hash_ds_key0_result_credit_config                                : 4;
    uint32 rsv_14                                                           : 28;
};
typedef struct hash_ds_credit_config_s  hash_ds_credit_config_t;

struct hash_ds_credit_used_s
{
    uint32 hash_ds_epe_next_hop_key_result_credit_used                      : 3;
    uint32 rsv_0                                                            : 5;
    uint32 hash_ds_ipe_lkup_mgr_key_result_credit_used                      : 5;
    uint32 rsv_1                                                            : 3;
    uint32 hash_ds_ipe_intf_map_key_result_credit_used                      : 4;
    uint32 rsv_2                                                            : 4;
    uint32 hash_ds_epe_acl_key_result_credit_used                           : 4;
    uint32 rsv_3                                                            : 4;

    uint32 hash_ds_user_id_key0_req_credit_used                             : 3;
    uint32 rsv_4                                                            : 5;
    uint32 hash_ds_user_id_key1_req_credit_used                             : 3;
    uint32 rsv_5                                                            : 5;
    uint32 hash_ds_user_id_data_req_credit_used                             : 3;
    uint32 rsv_6                                                            : 13;

    uint32 hash_ds_epe_next_hop_data_result_credit_used                     : 3;
    uint32 rsv_7                                                            : 5;
    uint32 hash_ds_ipe_lkup_mgr_data_result_credit_used                     : 3;
    uint32 rsv_8                                                            : 5;
    uint32 hash_ds_ipe_intf_map_data_result_credit_used                     : 4;
    uint32 rsv_9                                                            : 4;
    uint32 hash_ds_epe_acl_data_result_credit_used                          : 4;
    uint32 rsv_10                                                           : 4;

    uint32 hash_ds_fib_index_req_credit_used                                : 3;
    uint32 rsv_11                                                           : 5;
    uint32 hash_ds_fib_key_req_credit_used                                  : 3;
    uint32 rsv_12                                                           : 5;
    uint32 hash_ds_user_id_data_track_credit_used                           : 4;
    uint32 rsv_13                                                           : 12;

    uint32 hash_ds_key0_result_credit_used                                  : 4;
    uint32 rsv_14                                                           : 28;
};
typedef struct hash_ds_credit_used_s  hash_ds_credit_used_t;

struct hash_ds_debug_stats_s
{
    uint32 to_user_id_key_table0_lkup_cnt                                   : 4;
    uint32 rsv_0                                                            : 12;
    uint32 fr_user_id_key_table0_result_cnt                                 : 4;
    uint32 rsv_1                                                            : 12;

    uint32 to_user_id_data_table_lkup_cnt                                   : 4;
    uint32 rsv_2                                                            : 12;
    uint32 fr_user_id_data_table_result_cnt                                 : 4;
    uint32 rsv_3                                                            : 12;

    uint32 to_fib_tcam_ad_lkup_cnt                                          : 4;
    uint32 rsv_4                                                            : 12;
    uint32 fr_fib_tcam_result_cnt                                           : 4;
    uint32 rsv_5                                                            : 12;

    uint32 to_fib_tcam_key_lkup_cnt                                         : 4;
    uint32 rsv_6                                                            : 12;
    uint32 fr_fib_tcam_index_cnt                                            : 4;
    uint32 rsv_7                                                            : 12;

    uint32 to_user_id_key_table1_lkup_cnt                                   : 4;
    uint32 rsv_8                                                            : 12;
    uint32 fr_user_id_key_table1_result_cnt                                 : 4;
    uint32 rsv_9                                                            : 12;

    uint32 hash_key_lev0_hit_cnt                                            : 4;
    uint32 rsv_10                                                           : 4;
    uint32 hash_key_lev1_hit_cnt                                            : 4;
    uint32 rsv_11                                                           : 4;
    uint32 hash_key_tcam_hit_cnt                                            : 4;
    uint32 rsv_12                                                           : 12;
};
typedef struct hash_ds_debug_stats_s  hash_ds_debug_stats_t;

struct hash_ds_key0_lkup_track_fifo__fifo_almost_full_thrd_s
{
    uint32 hash_ds_key0_lkup_track_fifo_a_full_thrd                         : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct hash_ds_key0_lkup_track_fifo__fifo_almost_full_thrd_s  hash_ds_key0_lkup_track_fifo__fifo_almost_full_thrd_t;

struct hash_ds_key1_lkup_track_fifo__fifo_almost_full_thrd_s
{
    uint32 hash_ds_key1_lkup_track_fifo_a_full_thrd                         : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct hash_ds_key1_lkup_track_fifo__fifo_almost_full_thrd_s  hash_ds_key1_lkup_track_fifo__fifo_almost_full_thrd_t;

struct hash_ds_key_lkup_result_debug_info_s
{
    uint32 key_lkup_oam_info                                                : 28;
    uint32 rsv_0                                                            : 4;

    uint32 key_lkup_ad_index                                                : 17;
    uint32 rsv_1                                                            : 7;
    uint32 key_lkup_local_phy_port                                          : 7;
    uint32 rsv_2                                                            : 1;

    uint32 key_lkup_tcam_index                                              : 8;
    uint32 key_lkup_key_type                                                : 5;
    uint32 rsv_3                                                            : 3;
    uint32 key_lkup_tcam_hit                                                : 1;
    uint32 rsv_4                                                            : 3;
    uint32 key_lkup_result_valid                                            : 1;
    uint32 rsv_5                                                            : 3;
    uint32 key_lkup_error                                                   : 1;
    uint32 rsv_6                                                            : 7;
};
typedef struct hash_ds_key_lkup_result_debug_info_s  hash_ds_key_lkup_result_debug_info_t;

struct hash_ds_key_req_wt_cfg_s
{
    uint32 fr_epe_acl_key_req_wt_cfg                                        : 4;
    uint32 rsv_0                                                            : 4;
    uint32 fr_ipe_intf_map_key_req_wt_cfg                                   : 4;
    uint32 rsv_1                                                            : 4;
    uint32 fr_ipe_lkup_mgr_key_req_wt_cfg                                   : 4;
    uint32 rsv_2                                                            : 4;
    uint32 fr_epe_next_hop_key_req_wt_cfg                                   : 4;
    uint32 rsv_3                                                            : 4;
};
typedef struct hash_ds_key_req_wt_cfg_s  hash_ds_key_req_wt_cfg_t;

struct user_id_hash_lookup_ctl_s
{
    uint32 ingress_user_id_tcam_en                                          : 1;
    uint32 other_tcam_en                                                    : 1;
    uint32 level1_hash_en                                                   : 1;
    uint32 level1_hash_type                                                 : 2;
    uint32 rsv_0                                                            : 3;
    uint32 l2_cos_en                                                        : 1;
    uint32 l2_vlan_id_en                                                    : 1;
    uint32 l2_mac_da_en                                                     : 1;
    uint32 l2_mac_sa_en                                                     : 1;
    uint32 l2_src_port_en                                                   : 1;
    uint32 rsv_1                                                            : 3;
    uint32 level1_bucket_num                                                : 2;
    uint32 level1_bucket_base                                               : 4;
    uint32 rsv_2                                                            : 2;
    uint32 level0_hash_type                                                 : 2;
    uint32 rsv_3                                                            : 6;
};
typedef struct user_id_hash_lookup_ctl_s  user_id_hash_lookup_ctl_t;

struct user_id_result_ctl_s
{
    uint32 oam_result_base                                                  : 11;
    uint32 rsv_0                                                            : 5;
    uint32 user_id_result_base                                              : 11;
    uint32 rsv_1                                                            : 4;
    uint32 aging_en                                                         : 1;

    uint32 rsv_2                                                            : 6;
    uint32 user_id_ingress_default_entry_base                               : 9;
    uint32 rsv_3                                                            : 17;

    uint32 rsv_4                                                            : 6;
    uint32 user_id_egress_default_entry_base                                : 9;
    uint32 rsv_5                                                            : 17;

    uint32 tunnel_id_default_entry_base                                     : 15;
    uint32 rsv_6                                                            : 17;
};
typedef struct user_id_result_ctl_s  user_id_result_ctl_t;

struct i2_c_master_data_ram_s
{
    uint32 i2c_cpu_rd_data                                                  : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct i2_c_master_data_ram_s  i2_c_master_data_ram_t;

struct i2_c_master_interrupt_normal_s
{
    uint32 i2c_ram_parity_error                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct i2_c_master_interrupt_normal_s  i2_c_master_interrupt_normal_t;

struct i2_c_master_bmp_cfg_s
{
    uint32 slave_bit_map                                                    : 32;
};
typedef struct i2_c_master_bmp_cfg_s  i2_c_master_bmp_cfg_t;

struct i2_c_master_cfg_s
{
    uint32 ten_bit_addr_en                                                  : 1;
    uint32 crc_chk_en                                                       : 1;
    uint32 crc_err_mask                                                     : 1;
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 12;
    uint32 clk_div                                                          : 16;
};
typedef struct i2_c_master_cfg_s  i2_c_master_cfg_t;

struct i2_c_master_polling_cfg_s
{
    uint32 polling_interval                                                 : 32;
};
typedef struct i2_c_master_polling_cfg_s  i2_c_master_polling_cfg_t;

struct i2_c_master_read_cfg_s
{
    uint32 dev_addr                                                         : 10;
    uint32 rsv_0                                                            : 6;
    uint32 offset                                                           : 8;
    uint32 length                                                           : 8;
};
typedef struct i2_c_master_read_cfg_s  i2_c_master_read_cfg_t;

struct i2_c_master_read_ctl_s
{
    uint32 i2c_master_read_en                                               : 1;
    uint32 i2c_master_polling_sel                                           : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct i2_c_master_read_ctl_s  i2_c_master_read_ctl_t;

struct i2_c_master_read_status_s
{
    uint32 i2c_read_status_bit_map                                          : 32;
};
typedef struct i2_c_master_read_status_s  i2_c_master_read_status_t;

struct i2_c_master_status_s
{
    uint32 polling_done                                                     : 1;
    uint32 trigger_read_valid                                               : 1;
    uint32 i2c_cpu_wr_err                                                   : 1;
    uint32 rsv_0                                                            : 5;
    uint32 polling_cnt                                                      : 8;
    uint32 i2c_ram_parity_error_addr                                        : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct i2_c_master_status_s  i2_c_master_status_t;

struct i2_c_master_wr_cfg_s
{
    uint32 i2c_wr_en                                                        : 1;
    uint32 rsv_0                                                            : 15;
    uint32 i2c_wr_slave_id                                                  : 5;
    uint32 rsv_1                                                            : 3;
    uint32 i2c_wr_data                                                      : 8;
};
typedef struct i2_c_master_wr_cfg_s  i2_c_master_wr_cfg_t;

struct int_lk_interrupt_fatal_s
{
    uint32 elastic_buf_underrun0                                            : 1;
    uint32 elastic_buf_underrun1                                            : 1;
    uint32 elastic_buf_underrun2                                            : 1;
    uint32 elastic_buf_underrun3                                            : 1;
    uint32 elastic_buf_underrun4                                            : 1;
    uint32 elastic_buf_underrun5                                            : 1;
    uint32 elastic_buf_underrun6                                            : 1;
    uint32 elastic_buf_underrun7                                            : 1;
    uint32 int_lk_pkt_proc_res_word_mem_parity_error                        : 1;
    uint32 int_lk_tx_stats_mem_parity_error                                 : 1;
    uint32 int_lk_in_fifo_overrun                                           : 1;
    uint32 unknown_ctl_word                                                 : 1;
    uint32 rx_align_async_fifo_overrun                                      : 1;
    uint32 int_lk_in_data_mem_over_flow                                     : 1;
    uint32 int_lk_pkt_proc_fifo0_overrun                                    : 1;
    uint32 int_lk_pkt_proc_fifo1_overrun                                    : 1;
    uint32 int_lk_pkt_proc_fifo2_overrun                                    : 1;
    uint32 int_lk_pkt_proc_fifo3_overrun                                    : 1;
    uint32 crc24_error                                                      : 1;
    uint32 rx_ctl_word_mismatch_lane0                                       : 1;
    uint32 rx_ctl_word_mismatch_lane1                                       : 1;
    uint32 rx_ctl_word_mismatch_lane2                                       : 1;
    uint32 rx_ctl_word_mismatch_lane3                                       : 1;
    uint32 rx_ctl_word_mismatch_lane4                                       : 1;
    uint32 rx_ctl_word_mismatch_lane5                                       : 1;
    uint32 rx_ctl_word_mismatch_lane6                                       : 1;
    uint32 rx_ctl_word_mismatch_lane7                                       : 1;
    uint32 int_lk_rx_stats_mem_parity_error                                 : 1;
    uint32 int_lk_in_data_mem_parity_error                                  : 1;
    uint32 int_lk_pkt_crc_res_mem_parity_error                              : 1;
    uint32 int_lk_pkt_proc_out_buf_mem_parity_error                         : 1;
    uint32 code_error                                                       : 1;

    uint32 lane_tx_fifo_underrun_lane0                                      : 1;
    uint32 lane_tx_fifo_underrun_lane1                                      : 1;
    uint32 lane_tx_fifo_underrun_lane2                                      : 1;
    uint32 lane_tx_fifo_underrun_lane3                                      : 1;
    uint32 lane_tx_fifo_underrun_lane4                                      : 1;
    uint32 lane_tx_fifo_underrun_lane5                                      : 1;
    uint32 lane_tx_fifo_underrun_lane6                                      : 1;
    uint32 lane_tx_fifo_underrun_lane7                                      : 1;
    uint32 lane_tx_fifo_overrun_lane0                                       : 1;
    uint32 lane_tx_fifo_overrun_lane1                                       : 1;
    uint32 lane_tx_fifo_overrun_lane2                                       : 1;
    uint32 lane_tx_fifo_overrun_lane3                                       : 1;
    uint32 lane_tx_fifo_overrun_lane4                                       : 1;
    uint32 lane_tx_fifo_overrun_lane5                                       : 1;
    uint32 lane_tx_fifo_overrun_lane6                                       : 1;
    uint32 lane_tx_fifo_overrun_lane7                                       : 1;
    uint32 elastic_buf_overrun0                                             : 1;
    uint32 elastic_buf_overrun1                                             : 1;
    uint32 elastic_buf_overrun2                                             : 1;
    uint32 elastic_buf_overrun3                                             : 1;
    uint32 elastic_buf_overrun4                                             : 1;
    uint32 elastic_buf_overrun5                                             : 1;
    uint32 elastic_buf_overrun6                                             : 1;
    uint32 elastic_buf_overrun7                                             : 1;
    uint32 loss_of_sync_core_lane0                                          : 1;
    uint32 loss_of_sync_core_lane1                                          : 1;
    uint32 loss_of_sync_core_lane2                                          : 1;
    uint32 loss_of_sync_core_lane3                                          : 1;
    uint32 loss_of_sync_core_lane4                                          : 1;
    uint32 loss_of_sync_core_lane5                                          : 1;
    uint32 loss_of_sync_core_lane6                                          : 1;
    uint32 loss_of_sync_core_lane7                                          : 1;

    uint32 lane_crc32_error_intr0                                           : 1;
    uint32 lane_crc32_error_intr1                                           : 1;
    uint32 lane_crc32_error_intr2                                           : 1;
    uint32 lane_crc32_error_intr3                                           : 1;
    uint32 lane_crc32_error_intr4                                           : 1;
    uint32 lane_crc32_error_intr5                                           : 1;
    uint32 lane_crc32_error_intr6                                           : 1;
    uint32 lane_crc32_error_intr7                                           : 1;
    uint32 int_lk_tx_in_fifo0_overrun                                       : 1;
    uint32 int_lk_tx_in_fifo1_overrun                                       : 1;
    uint32 int_lk_tx_in_fifo2_overrun                                       : 1;
    uint32 int_lk_tx_in_fifo3_overrun                                       : 1;
    uint32 signal_detect_loss0                                              : 1;
    uint32 signal_detect_loss1                                              : 1;
    uint32 signal_detect_loss2                                              : 1;
    uint32 signal_detect_loss3                                              : 1;
    uint32 signal_detect_loss4                                              : 1;
    uint32 signal_detect_loss5                                              : 1;
    uint32 signal_detect_loss6                                              : 1;
    uint32 signal_detect_loss7                                              : 1;
    uint32 rsv_0                                                            : 12;
};
typedef struct int_lk_interrupt_fatal_s  int_lk_interrupt_fatal_t;

struct int_lk_rx_stats_mem_s
{
    uint32 pkt_cnt_data_high                                                : 2;
    uint32 rsv_0                                                            : 30;

    uint32 pkt_cnt_data_low                                                 : 32;

    uint32 byte_cnt_data_high                                               : 8;
    uint32 rsv_1                                                            : 24;

    uint32 byte_cnt_data_low                                                : 32;

    uint32 error_pkt_cnt_data_high                                          : 2;
    uint32 rsv_2                                                            : 30;

    uint32 error_pkt_cnt_data_low                                           : 32;
};
typedef struct int_lk_rx_stats_mem_s  int_lk_rx_stats_mem_t;

struct int_lk_tx_stats_mem_s
{
    uint32 pkt_cnt_data_high                                                : 2;
    uint32 rsv_0                                                            : 30;

    uint32 pkt_cnt_data_low                                                 : 32;

    uint32 byte_cnt_data_high                                               : 8;
    uint32 rsv_1                                                            : 24;

    uint32 byte_cnt_data_low                                                : 32;
};
typedef struct int_lk_tx_stats_mem_s  int_lk_tx_stats_mem_t;

struct int_lk_burst_ctl_s
{
    uint32 burst_short                                                      : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct int_lk_burst_ctl_s  int_lk_burst_ctl_t;

struct int_lk_cal_ptr_ctl_s
{
    uint32 cal_end_ptr                                                      : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct int_lk_cal_ptr_ctl_s  int_lk_cal_ptr_ctl_t;

struct int_lk_credit_ctl_s
{
    uint32 int_lk_in_fifo_credit_thrd                                       : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct int_lk_credit_ctl_s  int_lk_credit_ctl_t;

struct int_lk_credit_debug_s
{
    uint32 int_lk_in_fifo_credit_used                                       : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct int_lk_credit_debug_s  int_lk_credit_debug_t;

struct int_lk_fc_chan_ctl_s
{
    uint32 fl_ctl_link_status_ch                                            : 6;
    uint32 rsv_0                                                            : 26;

    uint32 fl_ctl_idle_ch                                                   : 6;
    uint32 rsv_1                                                            : 26;
};
typedef struct int_lk_fc_chan_ctl_s  int_lk_fc_chan_ctl_t;

struct int_lk_fifo_thd_ctl_s
{
    uint32 int_lk_tx_in_fifo_a_full_thrd                                    : 4;
    uint32 rsv_0                                                            : 28;

    uint32 int_lk_lane_tx_fifo_a_full_thrd                                  : 4;
    uint32 rsv_1                                                            : 28;
};
typedef struct int_lk_fifo_thd_ctl_s  int_lk_fifo_thd_ctl_t;

struct int_lk_fl_ctl_cal_s
{
    uint32 cal_entry0                                                       : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cal_entry1                                                       : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cal_entry2                                                       : 6;
    uint32 rsv_2                                                            : 2;
    uint32 cal_entry3                                                       : 6;
    uint32 rsv_3                                                            : 2;

    uint32 cal_entry4                                                       : 6;
    uint32 rsv_4                                                            : 2;
    uint32 cal_entry5                                                       : 6;
    uint32 rsv_5                                                            : 2;
    uint32 cal_entry6                                                       : 6;
    uint32 rsv_6                                                            : 2;
    uint32 cal_entry7                                                       : 6;
    uint32 rsv_7                                                            : 2;

    uint32 cal_entry8                                                       : 6;
    uint32 rsv_8                                                            : 2;
    uint32 cal_entry9                                                       : 6;
    uint32 rsv_9                                                            : 2;
    uint32 cal_entry10                                                      : 6;
    uint32 rsv_10                                                           : 2;
    uint32 cal_entry11                                                      : 6;
    uint32 rsv_11                                                           : 2;

    uint32 cal_entry12                                                      : 6;
    uint32 rsv_12                                                           : 2;
    uint32 cal_entry13                                                      : 6;
    uint32 rsv_13                                                           : 2;
    uint32 cal_entry14                                                      : 6;
    uint32 rsv_14                                                           : 2;
    uint32 cal_entry15                                                      : 6;
    uint32 rsv_15                                                           : 2;

    uint32 cal_entry16                                                      : 6;
    uint32 rsv_16                                                           : 2;
    uint32 cal_entry17                                                      : 6;
    uint32 rsv_17                                                           : 2;
    uint32 cal_entry18                                                      : 6;
    uint32 rsv_18                                                           : 2;
    uint32 cal_entry19                                                      : 6;
    uint32 rsv_19                                                           : 2;

    uint32 cal_entry20                                                      : 6;
    uint32 rsv_20                                                           : 2;
    uint32 cal_entry21                                                      : 6;
    uint32 rsv_21                                                           : 2;
    uint32 cal_entry22                                                      : 6;
    uint32 rsv_22                                                           : 2;
    uint32 cal_entry23                                                      : 6;
    uint32 rsv_23                                                           : 2;

    uint32 cal_entry24                                                      : 6;
    uint32 rsv_24                                                           : 2;
    uint32 cal_entry25                                                      : 6;
    uint32 rsv_25                                                           : 2;
    uint32 cal_entry26                                                      : 6;
    uint32 rsv_26                                                           : 2;
    uint32 cal_entry27                                                      : 6;
    uint32 rsv_27                                                           : 2;

    uint32 cal_entry28                                                      : 6;
    uint32 rsv_28                                                           : 2;
    uint32 cal_entry29                                                      : 6;
    uint32 rsv_29                                                           : 2;
    uint32 cal_entry30                                                      : 6;
    uint32 rsv_30                                                           : 2;
    uint32 cal_entry31                                                      : 6;
    uint32 rsv_31                                                           : 2;

    uint32 cal_entry32                                                      : 6;
    uint32 rsv_32                                                           : 2;
    uint32 cal_entry33                                                      : 6;
    uint32 rsv_33                                                           : 2;
    uint32 cal_entry34                                                      : 6;
    uint32 rsv_34                                                           : 2;
    uint32 cal_entry35                                                      : 6;
    uint32 rsv_35                                                           : 2;

    uint32 cal_entry36                                                      : 6;
    uint32 rsv_36                                                           : 2;
    uint32 cal_entry37                                                      : 6;
    uint32 rsv_37                                                           : 2;
    uint32 cal_entry38                                                      : 6;
    uint32 rsv_38                                                           : 2;
    uint32 cal_entry39                                                      : 6;
    uint32 rsv_39                                                           : 2;

    uint32 cal_entry40                                                      : 6;
    uint32 rsv_40                                                           : 2;
    uint32 cal_entry41                                                      : 6;
    uint32 rsv_41                                                           : 2;
    uint32 cal_entry42                                                      : 6;
    uint32 rsv_42                                                           : 2;
    uint32 cal_entry43                                                      : 6;
    uint32 rsv_43                                                           : 2;

    uint32 cal_entry44                                                      : 6;
    uint32 rsv_44                                                           : 2;
    uint32 cal_entry45                                                      : 6;
    uint32 rsv_45                                                           : 2;
    uint32 cal_entry46                                                      : 6;
    uint32 rsv_46                                                           : 2;
    uint32 cal_entry47                                                      : 6;
    uint32 rsv_47                                                           : 2;

    uint32 cal_entry48                                                      : 6;
    uint32 rsv_48                                                           : 2;
    uint32 cal_entry49                                                      : 6;
    uint32 rsv_49                                                           : 2;
    uint32 cal_entry50                                                      : 6;
    uint32 rsv_50                                                           : 2;
    uint32 cal_entry51                                                      : 6;
    uint32 rsv_51                                                           : 2;

    uint32 cal_entry52                                                      : 6;
    uint32 rsv_52                                                           : 2;
    uint32 cal_entry53                                                      : 6;
    uint32 rsv_53                                                           : 2;
    uint32 cal_entry54                                                      : 6;
    uint32 rsv_54                                                           : 2;
    uint32 cal_entry55                                                      : 6;
    uint32 rsv_55                                                           : 2;

    uint32 cal_entry56                                                      : 6;
    uint32 rsv_56                                                           : 2;
    uint32 cal_entry57                                                      : 6;
    uint32 rsv_57                                                           : 2;
    uint32 cal_entry58                                                      : 6;
    uint32 rsv_58                                                           : 2;
    uint32 cal_entry59                                                      : 6;
    uint32 rsv_59                                                           : 2;

    uint32 cal_entry60                                                      : 6;
    uint32 rsv_60                                                           : 2;
    uint32 cal_entry61                                                      : 6;
    uint32 rsv_61                                                           : 2;
    uint32 cal_entry62                                                      : 6;
    uint32 rsv_62                                                           : 2;
    uint32 cal_entry63                                                      : 6;
    uint32 rsv_63                                                           : 2;
};
typedef struct int_lk_fl_ctl_cal_s  int_lk_fl_ctl_cal_t;

struct int_lk_in_data_mem_over_flow_info_s
{
    uint32 in_data_mem_over_flow_chan                                       : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct int_lk_in_data_mem_over_flow_info_s  int_lk_in_data_mem_over_flow_info_t;

struct int_lk_in_data_mem__ram_chk_rec_s
{
    uint32 int_lk_in_data_mem_parity_fail_addr                              : 5;
    uint32 rsv_0                                                            : 26;
    uint32 int_lk_in_data_mem_parity_fail                                   : 1;
};
typedef struct int_lk_in_data_mem__ram_chk_rec_s  int_lk_in_data_mem__ram_chk_rec_t;

struct int_lk_lane_rx_ctl_s
{
    uint32 cfg_lane_rx_en                                                   : 8;
    uint32 rsv_0                                                            : 24;

    uint32 lane_rx_bit_order_invert                                         : 1;
    uint32 rsv_1                                                            : 7;
    uint32 lane_rx_sig_det_active_value                                     : 1;
    uint32 rsv_2                                                            : 7;
    uint32 lane_rx_force_signal_detect                                      : 1;
    uint32 rsv_3                                                            : 7;
    uint32 lane_rx_diag_word_sel                                            : 1;
    uint32 rsv_4                                                            : 7;

    uint32 lane_rx_crc_check_disable                                        : 1;
    uint32 rsv_5                                                            : 31;

    uint32 rx_fl_ctl_info_sel                                               : 2;
    uint32 rsv_6                                                            : 30;
};
typedef struct int_lk_lane_rx_ctl_s  int_lk_lane_rx_ctl_t;

struct int_lk_lane_rx_debug_state_s
{
    uint32 rx_fsm_state_lane0                                               : 3;
    uint32 rsv_0                                                            : 5;
    uint32 rx_fsm_state_lane1                                               : 3;
    uint32 rsv_1                                                            : 5;
    uint32 rx_fsm_state_lane2                                               : 3;
    uint32 rsv_2                                                            : 5;
    uint32 rx_fsm_state_lane3                                               : 3;
    uint32 rsv_3                                                            : 5;

    uint32 rx_fsm_state_lane4                                               : 3;
    uint32 rsv_4                                                            : 5;
    uint32 rx_fsm_state_lane5                                               : 3;
    uint32 rsv_5                                                            : 5;
    uint32 rx_fsm_state_lane6                                               : 3;
    uint32 rsv_6                                                            : 5;
    uint32 rx_fsm_state_lane7                                               : 3;
    uint32 rsv_7                                                            : 5;

    uint32 rx_intf_align_status                                             : 1;
    uint32 rsv_8                                                            : 31;

    uint32 word_align_fsm_state_lane0                                       : 2;
    uint32 rsv_9                                                            : 6;
    uint32 word_align_fsm_state_lane1                                       : 2;
    uint32 rsv_10                                                           : 6;
    uint32 word_align_fsm_state_lane2                                       : 2;
    uint32 rsv_11                                                           : 6;
    uint32 word_align_fsm_state_lane3                                       : 2;
    uint32 rsv_12                                                           : 6;

    uint32 word_align_fsm_state_lane4                                       : 2;
    uint32 rsv_13                                                           : 6;
    uint32 word_align_fsm_state_lane5                                       : 2;
    uint32 rsv_14                                                           : 6;
    uint32 word_align_fsm_state_lane6                                       : 2;
    uint32 rsv_15                                                           : 6;
    uint32 word_align_fsm_state_lane7                                       : 2;
    uint32 rsv_16                                                           : 6;
};
typedef struct int_lk_lane_rx_debug_state_s  int_lk_lane_rx_debug_state_t;

struct int_lk_lane_rx_stats_s
{
    uint32 prbs_err_cnt_lane0                                               : 4;
    uint32 rsv_0                                                            : 4;
    uint32 prbs_err_cnt_lane1                                               : 4;
    uint32 rsv_1                                                            : 4;
    uint32 prbs_err_cnt_lane2                                               : 4;
    uint32 rsv_2                                                            : 4;
    uint32 prbs_err_cnt_lane3                                               : 4;
    uint32 rsv_3                                                            : 4;

    uint32 prbs_err_cnt_lane4                                               : 4;
    uint32 rsv_4                                                            : 4;
    uint32 prbs_err_cnt_lane5                                               : 4;
    uint32 rsv_5                                                            : 4;
    uint32 prbs_err_cnt_lane6                                               : 4;
    uint32 rsv_6                                                            : 4;
    uint32 prbs_err_cnt_lane7                                               : 4;
    uint32 rsv_7                                                            : 4;

    uint32 sync_word_rcv_cnt_lane0                                          : 4;
    uint32 rsv_8                                                            : 4;
    uint32 sync_word_rcv_cnt_lane1                                          : 4;
    uint32 rsv_9                                                            : 4;
    uint32 sync_word_rcv_cnt_lane2                                          : 4;
    uint32 rsv_10                                                           : 4;
    uint32 sync_word_rcv_cnt_lane3                                          : 4;
    uint32 rsv_11                                                           : 4;

    uint32 sync_word_rcv_cnt_lane4                                          : 4;
    uint32 rsv_12                                                           : 4;
    uint32 sync_word_rcv_cnt_lane5                                          : 4;
    uint32 rsv_13                                                           : 4;
    uint32 sync_word_rcv_cnt_lane6                                          : 4;
    uint32 rsv_14                                                           : 4;
    uint32 sync_word_rcv_cnt_lane7                                          : 4;
    uint32 rsv_15                                                           : 4;

    uint32 word_sync_error_cnt_lane0                                        : 4;
    uint32 rsv_16                                                           : 4;
    uint32 word_sync_error_cnt_lane1                                        : 4;
    uint32 rsv_17                                                           : 4;
    uint32 word_sync_error_cnt_lane2                                        : 4;
    uint32 rsv_18                                                           : 4;
    uint32 word_sync_error_cnt_lane3                                        : 4;
    uint32 rsv_19                                                           : 4;

    uint32 word_sync_error_cnt_lane4                                        : 4;
    uint32 rsv_20                                                           : 4;
    uint32 word_sync_error_cnt_lane5                                        : 4;
    uint32 rsv_21                                                           : 4;
    uint32 word_sync_error_cnt_lane6                                        : 4;
    uint32 rsv_22                                                           : 4;
    uint32 word_sync_error_cnt_lane7                                        : 4;
    uint32 rsv_23                                                           : 4;

    uint32 all_lane_idle_insert_cnt                                         : 4;
    uint32 rsv_24                                                           : 12;
    uint32 all_lane_idle_removal_cnt                                        : 4;
    uint32 rsv_25                                                           : 12;
};
typedef struct int_lk_lane_rx_stats_s  int_lk_lane_rx_stats_t;

struct int_lk_lane_swap_en_s
{
    uint32 lane_swap_en                                                     : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct int_lk_lane_swap_en_s  int_lk_lane_swap_en_t;

struct int_lk_lane_tx_ctl_s
{
    uint32 cfg_lane_tx_en                                                   : 8;
    uint32 rsv_0                                                            : 24;

    uint32 cfg_tx_end_lane_num                                              : 3;
    uint32 rsv_1                                                            : 29;

    uint32 cfg_mask_tx_intf_status                                          : 1;
    uint32 rsv_2                                                            : 31;
};
typedef struct int_lk_lane_tx_ctl_s  int_lk_lane_tx_ctl_t;

struct int_lk_lane_tx_state_s
{
    uint32 tx_fsm_state_lane0                                               : 2;
    uint32 rsv_0                                                            : 6;
    uint32 tx_fsm_state_lane1                                               : 2;
    uint32 rsv_1                                                            : 6;
    uint32 tx_fsm_state_lane2                                               : 2;
    uint32 rsv_2                                                            : 6;
    uint32 tx_fsm_state_lane3                                               : 2;
    uint32 rsv_3                                                            : 6;

    uint32 tx_fsm_state_lane4                                               : 2;
    uint32 rsv_4                                                            : 6;
    uint32 tx_fsm_state_lane5                                               : 2;
    uint32 rsv_5                                                            : 6;
    uint32 tx_fsm_state_lane6                                               : 2;
    uint32 rsv_6                                                            : 6;
    uint32 tx_fsm_state_lane7                                               : 2;
    uint32 rsv_7                                                            : 6;
};
typedef struct int_lk_lane_tx_state_s  int_lk_lane_tx_state_t;

struct int_lk_mem_init_ctl_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct int_lk_mem_init_ctl_s  int_lk_mem_init_ctl_t;

struct int_lk_meta_frame_ctl_s
{
    uint32 cfg_meta_frame_length                                            : 11;
    uint32 rsv_0                                                            : 21;
};
typedef struct int_lk_meta_frame_ctl_s  int_lk_meta_frame_ctl_t;

struct int_lk_misc_ctl_s
{
    uint32 cfg_packet_mode                                                  : 1;
    uint32 rsv_0                                                            : 15;
    uint32 cfg_stall_on_pkt                                                 : 1;
    uint32 rsv_1                                                            : 15;
};
typedef struct int_lk_misc_ctl_s  int_lk_misc_ctl_t;

struct int_lk_parity_ctl_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct int_lk_parity_ctl_s  int_lk_parity_ctl_t;

struct int_lk_pkt_crc_ctl_s
{
    uint32 pkt_crc_replace_en51_to32                                        : 20;
    uint32 rsv_0                                                            : 12;

    uint32 pkt_crc_replace_en31_to0                                         : 32;

    uint32 pkt_crc_chk_en51_to32                                            : 20;
    uint32 rsv_1                                                            : 12;

    uint32 pkt_crc_chk_en31_to0                                             : 32;
};
typedef struct int_lk_pkt_crc_ctl_s  int_lk_pkt_crc_ctl_t;

struct int_lk_pkt_proc_out_buf_mem__ram_chk_rec_s
{
    uint32 int_lk_pkt_proc_out_buf_mem_parity_fail_addr                     : 5;
    uint32 rsv_0                                                            : 26;
    uint32 int_lk_pkt_proc_out_buf_mem_parity_fail                          : 1;
};
typedef struct int_lk_pkt_proc_out_buf_mem__ram_chk_rec_s  int_lk_pkt_proc_out_buf_mem__ram_chk_rec_t;

struct int_lk_pkt_proc_res_word_mem__ram_chk_rec_s
{
    uint32 int_lk_pkt_proc_res_word_mem_parity_fail_addr                    : 5;
    uint32 rsv_0                                                            : 26;
    uint32 int_lk_pkt_proc_res_word_mem_parity_fail                         : 1;
};
typedef struct int_lk_pkt_proc_res_word_mem__ram_chk_rec_s  int_lk_pkt_proc_res_word_mem__ram_chk_rec_t;

struct int_lk_pkt_proc_stall_info_s
{
    uint32 pkt_proc_chan_status                                             : 24;
    uint32 rsv_0                                                            : 8;

    uint32 int_lk_chan_stall51_to32                                         : 20;
    uint32 rsv_1                                                            : 12;

    uint32 int_lk_chan_stall31_to0                                          : 32;
};
typedef struct int_lk_pkt_proc_stall_info_s  int_lk_pkt_proc_stall_info_t;

struct int_lk_pkt_stats_s
{
    uint32 word_proc_in_sop_cnt                                             : 4;
    uint32 rsv_0                                                            : 12;
    uint32 word_proc_in_eop_cnt                                             : 4;
    uint32 rsv_1                                                            : 12;

    uint32 word_proc_in_data_error_cnt                                      : 4;
    uint32 rsv_2                                                            : 28;

    uint32 pkt_proc_out_sop_cnt                                             : 4;
    uint32 rsv_3                                                            : 12;
    uint32 pkt_proc_out_eop_cnt                                             : 4;
    uint32 rsv_4                                                            : 12;

    uint32 pkt_proc_out_data_error_cnt                                      : 4;
    uint32 rsv_5                                                            : 28;

    uint32 pkt_proc_crc24_err_cnt                                           : 4;
    uint32 rsv_6                                                            : 28;

    uint32 pkt_proc_unknown_ctl_word_err_cnt                                : 4;
    uint32 rsv_7                                                            : 28;

    uint32 pkt_proc_code_err_cnt                                            : 4;
    uint32 rsv_8                                                            : 28;
};
typedef struct int_lk_pkt_stats_s  int_lk_pkt_stats_t;

struct int_lk_rate_match_ctl_s
{
    uint32 tok_cnt_thd                                                      : 24;
    uint32 rsv_0                                                            : 8;

    uint32 max_rate_cycle_cnt                                               : 10;
    uint32 rsv_1                                                            : 6;
    uint32 tok_step_byte                                                    : 11;
    uint32 rsv_2                                                            : 5;

    uint32 burst_limit                                                      : 15;
    uint32 rsv_3                                                            : 17;
};
typedef struct int_lk_rate_match_ctl_s  int_lk_rate_match_ctl_t;

struct int_lk_rx_align_ctl_s
{
    uint32 force_realign                                                    : 1;
    uint32 rsv_0                                                            : 31;

    uint32 align_fifo_depth_cfg                                             : 3;
    uint32 rsv_1                                                            : 29;

    uint32 align_mask                                                       : 5;
    uint32 rsv_2                                                            : 27;

    uint32 delete_threshold                                                 : 3;
    uint32 rsv_3                                                            : 13;
    uint32 insert_threshold                                                 : 3;
    uint32 rsv_4                                                            : 13;
};
typedef struct int_lk_rx_align_ctl_s  int_lk_rx_align_ctl_t;

struct int_lk_soft_reset_s
{
    uint32 soft_reset_ltx                                                   : 8;
    uint32 rsv_0                                                            : 24;

    uint32 soft_reset_lrx                                                   : 8;
    uint32 rsv_1                                                            : 24;

    uint32 soft_reset_rx_align                                              : 1;
    uint32 rsv_2                                                            : 31;
};
typedef struct int_lk_soft_reset_s  int_lk_soft_reset_t;

struct int_lk_test_ctl_s
{
    uint32 prbs_en_tx                                                       : 8;
    uint32 rsv_0                                                            : 24;

    uint32 prbs_reset_tx                                                    : 8;
    uint32 rsv_1                                                            : 24;

    uint32 prbs_en_rx                                                       : 8;
    uint32 rsv_2                                                            : 24;

    uint32 prbs_reset_rx                                                    : 8;
    uint32 rsv_3                                                            : 24;

    uint32 test_pattern_tx                                                  : 16;
    uint32 rsv_4                                                            : 16;

    uint32 test_pattern_rx                                                  : 16;
    uint32 rsv_5                                                            : 16;

    uint32 use_prbs23_tx                                                    : 1;
    uint32 rsv_6                                                            : 31;

    uint32 use_prbs23_rx                                                    : 1;
    uint32 rsv_7                                                            : 31;
};
typedef struct int_lk_test_ctl_s  int_lk_test_ctl_t;

struct fib_hash_ad_req_fifo_s
{
    uint32 fib_hash_ad_req_fifo_field0                                      : 5;
    uint32 rsv_0                                                            : 27;

    uint32 fib_hash_ad_req_fifo_field1                                      : 32;
};
typedef struct fib_hash_ad_req_fifo_s  fib_hash_ad_req_fifo_t;

struct fib_key_track_fifo_s
{
    uint32 fib_key_track_fifo_field                                         : 27;
    uint32 rsv_0                                                            : 5;
};
typedef struct fib_key_track_fifo_s  fib_key_track_fifo_t;

struct fib_learn_fifo_result_s
{
    uint32 ds_ad_index2_2                                                   : 1;
    uint32 is_mac_hash                                                      : 1;
    uint32 valid                                                            : 1;
    uint32 ds_ad_index14_3                                                  : 12;
    uint32 rsv_0                                                            : 17;

    uint32 mapped_mac47_32                                                  : 16;
    uint32 vsi_id                                                           : 14;
    uint32 ds_ad_index1_0                                                   : 2;

    uint32 mapped_mac31_0                                                   : 32;

    uint32 key_index                                                        : 18;
    uint32 rsv_1                                                            : 6;
    uint32 key_type                                                         : 1;
    uint32 rsv_2                                                            : 7;
};
typedef struct fib_learn_fifo_result_s  fib_learn_fifo_result_t;

struct fib_lkup_mgr_req_fifo_s
{
    uint32 fib_lkup_mgr_req_fifo_field0                                     : 27;
    uint32 rsv_0                                                            : 5;

    uint32 fib_lkup_mgr_req_fifo_field1                                     : 32;

    uint32 fib_lkup_mgr_req_fifo_field2                                     : 32;

    uint32 fib_lkup_mgr_req_fifo_field3                                     : 32;

    uint32 fib_lkup_mgr_req_fifo_field4                                     : 32;

    uint32 fib_lkup_mgr_req_fifo_field5                                     : 32;

    uint32 fib_lkup_mgr_req_fifo_field6                                     : 32;

    uint32 fib_lkup_mgr_req_fifo_field7                                     : 32;

    uint32 fib_lkup_mgr_req_fifo_field8                                     : 32;
};
typedef struct fib_lkup_mgr_req_fifo_s  fib_lkup_mgr_req_fifo_t;

struct ipe_fib_interrupt_fatal_s
{
    uint32 fib_pkt_proc_req_fifo_overrun                                    : 1;
    uint32 lkup_mgr_lpm_key_req_fifo_overrun                                : 1;
    uint32 fib_learning_fifo_overrun                                        : 1;
    uint32 fib_key_track_fifo_overrun                                       : 1;
    uint32 fib_lkup_mgr_req_fifo_overrun                                    : 1;
    uint32 fib_hash_ad_req_fifo_overrun                                     : 1;
    uint32 lpm_ad_req_fifo_overrun                                          : 1;
    uint32 lpm_tcam_ad_req_fifo_overrun                                     : 1;
    uint32 lpm_pipe0_req_fifo_overrun                                       : 1;
    uint32 lpm_pipe1_req_fifo_overrun                                       : 1;
    uint32 lpm_pipe2_req_fifo_overrun                                       : 1;
    uint32 lpm_pipe3_req_fifo_overrun                                       : 1;
    uint32 lpm_hash_result_fifo_overrun                                     : 1;
    uint32 lpm_track_fifo_overrun                                           : 1;
    uint32 lpm_hash2nd_req_fifo_overrun                                     : 1;
    uint32 lpm_hash2nd_track_fifo_overrun                                   : 1;
    uint32 lpm_final_track_fifo_overrun                                     : 1;
    uint32 fib_mac_hash_track_fifo_overrun                                  : 1;
    uint32 lpm_tcam_result_fifo_overrun                                     : 1;
    uint32 fib_hash_ds_ad_req_fifo_overrun                                  : 1;
    uint32 lpm_tcam_key_req_fifo_overrun                                    : 1;
    uint32 fib_hash_ds_key_req_fifo_overrun                                 : 1;
    uint32 fib_cpu_hash_lu_track_fifo_overrun                               : 1;
    uint32 fib_lrn_key_wr_fifo_overrun                                      : 1;
    uint32 lpm_hash_key_track_fifo_overrun                                  : 1;
    uint32 rsv_0                                                            : 7;
};
typedef struct ipe_fib_interrupt_fatal_s  ipe_fib_interrupt_fatal_t;

struct ipe_fib_interrupt_normal_s
{
    uint32 lpm_ad_req_fifo_parity_error                                     : 1;
    uint32 fib_learning_fifo_parity_error                                   : 1;
    uint32 fib_hash_ad_req_fifo_parity_error                                : 1;
    uint32 lpm_track_fifo_parity_error                                      : 1;
    uint32 lpm_hash2nd_track_fifo_parity_error                              : 1;
    uint32 fib_key_track_fifo_parity_error                                  : 1;
    uint32 lpm_tcam_ad_mem_ecc_error                                        : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct ipe_fib_interrupt_normal_s  ipe_fib_interrupt_normal_t;

struct lkup_mgr_lpm_key_req_fifo_s
{
    uint32 lkup_mgr_lpm_key_req_fifo_field0                                 : 10;
    uint32 rsv_0                                                            : 22;

    uint32 lkup_mgr_lpm_key_req_fifo_field1                                 : 32;

    uint32 lkup_mgr_lpm_key_req_fifo_field2                                 : 32;

    uint32 lkup_mgr_lpm_key_req_fifo_field3                                 : 32;

    uint32 lkup_mgr_lpm_key_req_fifo_field4                                 : 32;

    uint32 lkup_mgr_lpm_key_req_fifo_field5                                 : 32;

    uint32 lkup_mgr_lpm_key_req_fifo_field6                                 : 32;

    uint32 lkup_mgr_lpm_key_req_fifo_field7                                 : 32;

    uint32 lkup_mgr_lpm_key_req_fifo_field8                                 : 32;

    uint32 lkup_mgr_lpm_key_req_fifo_field9                                 : 32;

    uint32 lkup_mgr_lpm_key_req_fifo_field10                                : 32;
};
typedef struct lkup_mgr_lpm_key_req_fifo_s  lkup_mgr_lpm_key_req_fifo_t;

struct lpm_ad_req_fifo_s
{
    uint32 lpm_ad_req_fifo_field0                                           : 5;
    uint32 rsv_0                                                            : 27;

    uint32 lpm_ad_req_fifo_field1                                           : 32;
};
typedef struct lpm_ad_req_fifo_s  lpm_ad_req_fifo_t;

struct lpm_final_track_fifo_s
{
    uint32 lpm_final_track_fifo_field0                                      : 3;
    uint32 rsv_0                                                            : 29;

    uint32 lpm_final_track_fifo_field1                                      : 32;
};
typedef struct lpm_final_track_fifo_s  lpm_final_track_fifo_t;

struct lpm_hash_key_track_fifo_s
{
    uint32 lpm_hash_key_track_fifo_field0                                   : 17;
    uint32 rsv_0                                                            : 15;

    uint32 lpm_hash_key_track_fifo_field1                                   : 32;

    uint32 lpm_hash_key_track_fifo_field2                                   : 32;

    uint32 lpm_hash_key_track_fifo_field3                                   : 32;

    uint32 lpm_hash_key_track_fifo_field4                                   : 32;

    uint32 lpm_hash_key_track_fifo_field5                                   : 32;
};
typedef struct lpm_hash_key_track_fifo_s  lpm_hash_key_track_fifo_t;

struct lpm_hash_result_fifo_s
{
    uint32 lpm_hash_result_fifo_field0                                      : 26;
    uint32 rsv_0                                                            : 6;

    uint32 lpm_hash_result_fifo_field1                                      : 32;
};
typedef struct lpm_hash_result_fifo_s  lpm_hash_result_fifo_t;

struct lpm_pipe0_req_fifo_s
{
    uint32 lpm_pipe0_req_fifo_field0                                        : 28;
    uint32 rsv_0                                                            : 4;

    uint32 lpm_pipe0_req_fifo_field1                                        : 32;
};
typedef struct lpm_pipe0_req_fifo_s  lpm_pipe0_req_fifo_t;

struct lpm_pipe1_req_fifo_s
{
    uint32 lpm_pipe1_req_fifo_field0                                        : 4;
    uint32 rsv_0                                                            : 28;

    uint32 lpm_pipe1_req_fifo_field1                                        : 32;

    uint32 lpm_pipe1_req_fifo_field2                                        : 32;
};
typedef struct lpm_pipe1_req_fifo_s  lpm_pipe1_req_fifo_t;

struct lpm_pipe2_req_fifo_s
{
    uint32 lpm_pipe2_req_fifo_field0                                        : 28;
    uint32 rsv_0                                                            : 4;

    uint32 lpm_pipe2_req_fifo_field1                                        : 32;
};
typedef struct lpm_pipe2_req_fifo_s  lpm_pipe2_req_fifo_t;

struct lpm_pipe3_req_fifo_s
{
    uint32 lpm_pipe3_req_fifo_field0                                        : 20;
    uint32 rsv_0                                                            : 12;

    uint32 lpm_pipe3_req_fifo_field1                                        : 32;
};
typedef struct lpm_pipe3_req_fifo_s  lpm_pipe3_req_fifo_t;

struct lpm_tcam_ad_mem_s
{
    uint32 rsv6                                                             : 15;
    uint32 rsv_0                                                            : 17;

    uint32 rsv5                                                             : 32;

    uint32 rsv4                                                             : 32;

    uint32 rsv3                                                             : 15;
    uint32 rsv_1                                                            : 17;

    uint32 index_mask                                                       : 8;
    uint32 rsv2                                                             : 8;
    uint32 nexthop                                                          : 16;

    uint32 pointer                                                          : 18;
    uint32 rsv0                                                             : 2;
    uint32 tcam_prefix_length                                               : 9;
    uint32 rsv1                                                             : 2;
    uint32 aging_en                                                         : 1;
};
typedef struct lpm_tcam_ad_mem_s  lpm_tcam_ad_mem_t;

struct lpm_tcam_ad_req_fifo_s
{
    uint32 lpm_tcam_ad_req_fifo_field                                       : 9;
    uint32 rsv_0                                                            : 23;
};
typedef struct lpm_tcam_ad_req_fifo_s  lpm_tcam_ad_req_fifo_t;

struct lpm_tcam_key_req_fifo_s
{
    uint32 lpm_tcam_key_req_fifo_field0                                     : 1;
    uint32 rsv_0                                                            : 31;

    uint32 lpm_tcam_key_req_fifo_field1                                     : 32;

    uint32 lpm_tcam_key_req_fifo_field2                                     : 32;

    uint32 lpm_tcam_key_req_fifo_field3                                     : 32;

    uint32 lpm_tcam_key_req_fifo_field4                                     : 32;

    uint32 lpm_tcam_key_req_fifo_field5                                     : 32;
};
typedef struct lpm_tcam_key_req_fifo_s  lpm_tcam_key_req_fifo_t;

struct lpm_tcam_result_fifo_s
{
    uint32 lpm_tcam_result_fifo_field0                                      : 29;
    uint32 rsv_0                                                            : 3;

    uint32 lpm_tcam_result_fifo_field1                                      : 32;
};
typedef struct lpm_tcam_result_fifo_s  lpm_tcam_result_fifo_t;

struct lpm_track_fifo_s
{
    uint32 lpm_track_fifo_field0                                            : 4;
    uint32 rsv_0                                                            : 28;

    uint32 lpm_track_fifo_field1                                            : 32;

    uint32 lpm_track_fifo_field2                                            : 32;
};
typedef struct lpm_track_fifo_s  lpm_track_fifo_t;

struct fib_ad_rd_track_fifo__fifo_almost_full_thrd_s
{
    uint32 fib_ad_rd_track_fifo_a_full_thrd                                 : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct fib_ad_rd_track_fifo__fifo_almost_full_thrd_s  fib_ad_rd_track_fifo__fifo_almost_full_thrd_t;

struct fib_credit_ctl_s
{
    uint32 fdb_hash_credit_thrd                                             : 3;
    uint32 rsv_0                                                            : 29;

    uint32 lpm_hash_credit_thrd                                             : 3;
    uint32 rsv_1                                                            : 29;

    uint32 ds_ad_credit_thrd                                                : 3;
    uint32 rsv_2                                                            : 29;

    uint32 fdb_cpu_credit_thrd                                              : 3;
    uint32 rsv_3                                                            : 13;
    uint32 learn_info_dma_credit_thrd                                       : 4;
    uint32 rsv_4                                                            : 12;

    uint32 lpm_hash_result_credit_thrd                                      : 4;
    uint32 rsv_5                                                            : 28;

    uint32 to_pkt_proc_credit_thrd                                          : 5;
    uint32 rsv_6                                                            : 27;

    uint32 lpm_tcam_credit_thrd                                             : 3;
    uint32 rsv_7                                                            : 29;

    uint32 lpm_tcam_ad_credit_thrd                                          : 3;
    uint32 rsv_8                                                            : 29;

    uint32 lpm_pipe0_credit_thrd                                            : 3;
    uint32 rsv_9                                                            : 29;

    uint32 lpm_pipe1_credit_thrd                                            : 3;
    uint32 rsv_10                                                           : 29;

    uint32 lpm_pipe2_credit_thrd                                            : 3;
    uint32 rsv_11                                                           : 29;

    uint32 lpm_pipe3_credit_thrd                                            : 3;
    uint32 rsv_12                                                           : 29;

    uint32 rsv_13                                                           : 8;
    uint32 lpm_pipe_req3_f_track_credit_thrd                                : 4;
    uint32 rsv_14                                                           : 20;

    uint32 lpm_pipe_req0_credit_thrd                                        : 4;
    uint32 rsv_15                                                           : 28;

    uint32 lpm_pipe_req1_credit_thrd                                        : 4;
    uint32 rsv_16                                                           : 28;

    uint32 lpm_pipe_req2_credit_thrd                                        : 4;
    uint32 rsv_17                                                           : 28;

    uint32 lpm_tcam_result_credit_thrd                                      : 4;
    uint32 rsv_18                                                           : 28;
};
typedef struct fib_credit_ctl_s  fib_credit_ctl_t;

struct fib_credit_debug_s
{
    uint32 fdb_hash_credit_used                                             : 3;
    uint32 rsv_0                                                            : 1;
    uint32 lpm_tcam_credit_used                                             : 3;
    uint32 rsv_1                                                            : 1;
    uint32 lpm_hash_credit_used                                             : 3;
    uint32 rsv_2                                                            : 5;
    uint32 ds_ad_credit_used                                                : 3;
    uint32 rsv_3                                                            : 5;
    uint32 fdb_cpu_credit_used                                              : 3;
    uint32 rsv_4                                                            : 5;

    uint32 lpm_hash_result_credit_used                                      : 4;
    uint32 rsv_5                                                            : 4;
    uint32 lpm_tcam_result_credit_used                                      : 4;
    uint32 rsv_6                                                            : 4;
    uint32 learn_info_dma_credit_used                                       : 4;
    uint32 rsv_7                                                            : 12;

    uint32 to_pkt_proc_credit_used                                          : 5;
    uint32 rsv_8                                                            : 27;

    uint32 lpm_tcam_ad_credit_used                                          : 3;
    uint32 rsv_9                                                            : 29;

    uint32 lpm_pipe0_credit_used                                            : 3;
    uint32 rsv_10                                                           : 1;
    uint32 lpm_pipe1_credit_used                                            : 3;
    uint32 rsv_11                                                           : 1;
    uint32 lpm_pipe2_credit_used                                            : 3;
    uint32 rsv_12                                                           : 5;
    uint32 lpm_pipe3_credit_used                                            : 3;
    uint32 rsv_13                                                           : 13;

    uint32 lpm_pipe_req0_credit_used                                        : 4;
    uint32 rsv_14                                                           : 4;
    uint32 lpm_pipe_req1_credit_used                                        : 4;
    uint32 rsv_15                                                           : 4;
    uint32 lpm_pipe_req2_credit_used                                        : 4;
    uint32 rsv_16                                                           : 4;
    uint32 lpm_pipe_req3_f_track_credit_used                                : 4;
    uint32 rsv_17                                                           : 4;
};
typedef struct fib_credit_debug_s  fib_credit_debug_t;

struct fib_debug_stats_s
{
    uint32 lpm_tcam_ad_mem_single_bit_err_cnt                               : 4;
    uint32 rsv_0                                                            : 28;

    uint32 to_ds_aging_req_cnt                                              : 4;
    uint32 rsv_1                                                            : 28;

    uint32 to_dma_learn_info_cnt                                            : 4;
    uint32 rsv_2                                                            : 28;
};
typedef struct fib_debug_stats_s  fib_debug_stats_t;

struct fib_ecc_ctl_s
{
    uint32 lpm_tcam_ad_mem_ecc_detect_dis                                   : 1;
    uint32 rsv_0                                                            : 15;
    uint32 lpm_tcam_ad_mem_ecc_correct_dis                                  : 1;
    uint32 rsv_1                                                            : 15;
};
typedef struct fib_ecc_ctl_s  fib_ecc_ctl_t;

struct fib_engine_hash_ctl_s
{
    uint32 rsv_0                                                            : 8;
    uint32 lpm_hash_bucket_base                                             : 3;
    uint32 rsv_1                                                            : 1;
    uint32 lpm_hash_num_mode                                                : 2;
    uint32 rsv_2                                                            : 1;
    uint32 lpm_hash_bucket_type                                             : 1;
    uint32 rsv_3                                                            : 16;
};
typedef struct fib_engine_hash_ctl_s  fib_engine_hash_ctl_t;

struct fib_engine_lookup_ctl_s
{
    uint32 ipv4_nat_da_lookup_en                                            : 1;
    uint32 ipv6_nat_da_lookup_en                                            : 1;
    uint32 rsv_0                                                            : 1;
    uint32 mac_acl_cos_en                                                   : 1;
    uint32 rsv_1                                                            : 5;
    uint32 ipv4_acl_dscp_en                                                 : 1;
    uint32 lpm_ipv4_pipeline3_en                                            : 1;
    uint32 rsv_2                                                            : 1;
    uint32 lpm_hash_mode                                                    : 4;
    uint32 rsv_3                                                            : 16;

    uint32 ipv6_sa0_prefix0                                                 : 16;
    uint32 ipv6_sa0_prefix1                                                 : 16;

    uint32 ipv6_sa0_prefix2                                                 : 16;
    uint32 rsv_4                                                            : 16;

    uint32 ipv6_sa1_prefix0                                                 : 10;
    uint32 rsv_5                                                            : 6;
    uint32 ipv6_sa1_prefix1                                                 : 10;
    uint32 rsv_6                                                            : 6;

    uint32 ipv6_sa1_prefix2                                                 : 10;
    uint32 rsv_7                                                            : 6;
    uint32 ipv6_sa1_prefix3                                                 : 10;
    uint32 rsv_8                                                            : 6;

    uint32 ipv6_sa1_prefix4                                                 : 10;
    uint32 rsv_9                                                            : 6;
    uint32 ipv6_sa1_prefix5                                                 : 10;
    uint32 rsv_10                                                           : 6;

    uint32 ipv6_sa1_prefix6                                                 : 10;
    uint32 rsv_11                                                           : 6;
    uint32 mac_acl_src_phy_port_en                                          : 1;
    uint32 mac_acl_src_logic_port_en                                        : 1;
    uint32 mac_acl_mac_da_en                                                : 1;
    uint32 mac_acl_mac_sa_en                                                : 1;
    uint32 mac_acl_ether_type_en                                            : 1;
    uint32 mac_acl_vlan_id_en                                               : 1;
    uint32 rsv_12                                                           : 2;
    uint32 ipv4_acl_src_phy_port_en                                         : 1;
    uint32 ipv4_acl_src_logic_port_en                                       : 1;
    uint32 ipv4_acl_l4_source_port_en                                       : 1;
    uint32 ipv4_acl_ip_sa_en                                                : 1;
    uint32 ipv4_acl_protocol_en                                             : 1;
    uint32 ipv4_acl_l4_dest_port_en                                         : 1;
    uint32 ipv4_acl_ip_da_en                                                : 1;
    uint32 ipv4_aclis_arp_en                                                : 1;
};
typedef struct fib_engine_lookup_ctl_s  fib_engine_lookup_ctl_t;

struct fib_engine_lookup_result_ctl_s
{
    uint32 rsv_0                                                            : 5;
    uint32 ip_da_lookup_result_ctl0                                         : 12;
    uint32 rsv_1                                                            : 15;

    uint32 rsv_2                                                            : 5;
    uint32 ip_da_lookup_result_ctl1                                         : 12;
    uint32 rsv_3                                                            : 15;

    uint32 rsv_4                                                            : 5;
    uint32 ip_da_lookup_result_ctl2                                         : 12;
    uint32 rsv_5                                                            : 15;

    uint32 rsv_6                                                            : 5;
    uint32 acl_lookup_result_ctl                                            : 12;
    uint32 rsv_7                                                            : 15;

    uint32 rsv_8                                                            : 5;
    uint32 ip_sa_lookup_result_ctl0                                         : 12;
    uint32 rsv_9                                                            : 15;

    uint32 rsv_10                                                           : 5;
    uint32 ip_sa_lookup_result_ctl1                                         : 12;
    uint32 rsv_11                                                           : 15;

    uint32 rsv_12                                                           : 5;
    uint32 ip_sa_lookup_result_ctl2                                         : 12;
    uint32 rsv_13                                                           : 15;

    uint32 rsv_14                                                           : 5;
    uint32 ip_sa_lookup_result_ctl3                                         : 12;
    uint32 rsv_15                                                           : 15;

    uint32 rsv_16                                                           : 5;
    uint32 mac_da_lookup_result_ctl                                         : 12;
    uint32 rsv_17                                                           : 15;

    uint32 rsv_18                                                           : 5;
    uint32 mac_ipv4_lookup_result_ctl                                       : 12;
    uint32 rsv_19                                                           : 15;

    uint32 rsv_20                                                           : 5;
    uint32 mac_ipv6_lookup_result_ctl                                       : 12;
    uint32 rsv_21                                                           : 15;

    uint32 fcoe_da_lookup_result_ctl                                        : 18;
    uint32 rsv_22                                                           : 14;

    uint32 fcoe_sa_lookup_result_ctl                                        : 18;
    uint32 rsv_23                                                           : 14;

    uint32 trill_ucast_lookup_result_ctl                                    : 18;
    uint32 rsv_24                                                           : 14;

    uint32 trill_mcast_lookup_result_ctl                                    : 18;
    uint32 rsv_25                                                           : 14;

    uint32 rsv_26                                                           : 5;
    uint32 mac_sa_lookup_result_ctl                                         : 12;
    uint32 rsv_27                                                           : 13;
    uint32 force_hw_aging                                                   : 1;
    uint32 ad_bits_type                                                     : 1;

    uint32 rsv_28                                                           : 5;
    uint32 ip_da_lookup_result_ctl3                                         : 12;
    uint32 rsv_29                                                           : 15;

    uint32 fast_learning_ignore_fifo_full                                   : 1;
    uint32 rsv_30                                                           : 15;
    uint32 fdb_flooding_vsi                                                 : 14;
    uint32 fdb_flooding_vsi_en                                              : 1;
    uint32 fdb_use_default_entry                                            : 1;

    uint32 mac_num                                                          : 18;
    uint32 rsv_31                                                           : 14;

    uint32 fdb_aging_base                                                   : 18;
    uint32 rsv_32                                                           : 14;
};
typedef struct fib_engine_lookup_result_ctl_s  fib_engine_lookup_result_ctl_t;

struct fib_engine_lookup_result_ctl1_s
{
    uint32 ds_mac_base0                                                     : 16;
    uint32 ds_mac_base1                                                     : 16;

    uint32 ds_mac_base2                                                     : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct fib_engine_lookup_result_ctl1_s  fib_engine_lookup_result_ctl1_t;

struct fib_hash_key_cpu_req_s
{
    uint32 hash_key_cpu_req_type                                            : 3;
    uint32 rsv_0                                                            : 28;
    uint32 hash_key_cpu_req_valid                                           : 1;

    uint32 hash_key_cpu_req_port                                            : 14;
    uint32 rsv_1                                                            : 18;

    uint32 rsv_2                                                            : 16;
    uint32 cpu_key_del_type                                                 : 2;
    uint32 rsv_3                                                            : 13;
    uint32 cpu_key_port_del_mode                                            : 1;

    uint32 cpu_key_index                                                    : 18;
    uint32 rsv_4                                                            : 14;

    uint32 cpu_key_ds_ad_index                                              : 16;
    uint32 cpu_key_vrf_id                                                   : 14;
    uint32 rsv_5                                                            : 2;

    uint32 cpu_key_mac47_32                                                 : 16;
    uint32 rsv_6                                                            : 16;

    uint32 cpu_key_mac31_0                                                  : 32;
};
typedef struct fib_hash_key_cpu_req_s  fib_hash_key_cpu_req_t;

struct fib_hash_key_cpu_result_s
{
    uint32 hash_cpu_lu_index                                                : 18;
    uint32 rsv_0                                                            : 6;
    uint32 hash_cpu_key_hit                                                 : 1;
    uint32 rsv_1                                                            : 6;
    uint32 hash_cpu_key_done                                                : 1;

    uint32 hash_cpu_ds_index                                                : 16;
    uint32 rsv_2                                                            : 15;
    uint32 hash_cpu_free_valid                                              : 1;

    uint32 hash_cpu_key_del_error_index                                     : 18;
    uint32 rsv_3                                                            : 13;
    uint32 hash_cpu_key_del_error                                           : 1;
};
typedef struct fib_hash_key_cpu_result_s  fib_hash_key_cpu_result_t;

struct fib_init_ctl_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct fib_init_ctl_s  fib_init_ctl_t;

struct fib_key_track_fifo__fifo_almost_full_thrd_s
{
    uint32 fib_key_track_fifo_a_full_thrd                                   : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct fib_key_track_fifo__fifo_almost_full_thrd_s  fib_key_track_fifo__fifo_almost_full_thrd_t;

struct fib_learn_fifo_ctl_s
{
    uint32 learn_fifo_pop_mode                                              : 1;
    uint32 rsv_0                                                            : 31;

    uint32 learn_fifo_cpu_rd_thrd                                           : 6;
    uint32 rsv_1                                                            : 26;
};
typedef struct fib_learn_fifo_ctl_s  fib_learn_fifo_ctl_t;

struct fib_learn_fifo_info_s
{
    uint32 learn_fifo_depth                                                 : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct fib_learn_fifo_info_s  fib_learn_fifo_info_t;

struct fib_lrn_key_wr_fifo__fifo_almost_full_thrd_s
{
    uint32 fib_lrn_key_wr_fifo_a_full_thrd                                  : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct fib_lrn_key_wr_fifo__fifo_almost_full_thrd_s  fib_lrn_key_wr_fifo__fifo_almost_full_thrd_t;

struct fib_mac_hash_track_fifo__fifo_almost_full_thrd_s
{
    uint32 fib_mac_hash_track_fifo_a_full_thrd                              : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct fib_mac_hash_track_fifo__fifo_almost_full_thrd_s  fib_mac_hash_track_fifo__fifo_almost_full_thrd_t;

struct fib_parity_ctl_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct fib_parity_ctl_s  fib_parity_ctl_t;

struct fib_tcam_cpu_access_s
{
    uint32 tcam_cpu_req_index                                               : 8;
    uint32 rsv_0                                                            : 8;
    uint32 tcam_cpu_req_type                                                : 2;
    uint32 rsv_1                                                            : 6;
    uint32 tcam_cpu_rd_data_valid                                           : 1;
    uint32 rsv_2                                                            : 6;
    uint32 tcam_cpu_req                                                     : 1;
};
typedef struct fib_tcam_cpu_access_s  fib_tcam_cpu_access_t;

struct fib_tcam_init_ctl_s
{
    uint32 tcam_init_en                                                     : 1;
    uint32 rsv_0                                                            : 31;

    uint32 tcam_init_done                                                   : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct fib_tcam_init_ctl_s  fib_tcam_init_ctl_t;

struct fib_tcam_read_data_s
{
    uint32 tcam_read_data0                                                  : 16;
    uint32 rsv_0                                                            : 16;

    uint32 tcam_read_data1                                                  : 32;

    uint32 tcam_read_data2                                                  : 32;
};
typedef struct fib_tcam_read_data_s  fib_tcam_read_data_t;

struct fib_tcam_write_data_s
{
    uint32 tcam_write_data0                                                 : 16;
    uint32 rsv_0                                                            : 16;

    uint32 tcam_write_data1                                                 : 32;

    uint32 tcam_write_data2                                                 : 32;
};
typedef struct fib_tcam_write_data_s  fib_tcam_write_data_t;

struct fib_tcam_write_mask_s
{
    uint32 tcam_write_mask0                                                 : 16;
    uint32 rsv_0                                                            : 16;

    uint32 tcam_write_mask1                                                 : 32;

    uint32 tcam_write_mask2                                                 : 32;
};
typedef struct fib_tcam_write_mask_s  fib_tcam_write_mask_t;

struct lkup_mgr_lpm_key_req_fifo__fifo_almost_full_thrd_s
{
    uint32 lkup_mgr_lpm_key_req_fifo_a_full_thrd                            : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct lkup_mgr_lpm_key_req_fifo__fifo_almost_full_thrd_s  lkup_mgr_lpm_key_req_fifo__fifo_almost_full_thrd_t;

struct lpm_hash2nd_track_fifo__fifo_almost_full_thrd_s
{
    uint32 lpm_hash2nd_track_fifo_a_full_thrd                               : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct lpm_hash2nd_track_fifo__fifo_almost_full_thrd_s  lpm_hash2nd_track_fifo__fifo_almost_full_thrd_t;

struct lpm_hash_key_track_fifo__fifo_almost_full_thrd_s
{
    uint32 lpm_hash_key_track_fifo_a_full_thrd                              : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct lpm_hash_key_track_fifo__fifo_almost_full_thrd_s  lpm_hash_key_track_fifo__fifo_almost_full_thrd_t;

struct lpm_hash_lu_track_fifo__fifo_almost_full_thrd_s
{
    uint32 lpm_hash_lu_track_fifo_a_full_thrd                               : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct lpm_hash_lu_track_fifo__fifo_almost_full_thrd_s  lpm_hash_lu_track_fifo__fifo_almost_full_thrd_t;

struct lpm_ipv6_hash32_high_key_cam_s
{
    uint32 ip_value0                                                        : 32;

    uint32 ip_mask0                                                         : 32;

    uint32 vrf_id0                                                          : 14;
    uint32 rsv_0                                                            : 1;
    uint32 valid0                                                           : 1;
    uint32 nexthop0                                                         : 16;

    uint32 pointer0                                                         : 18;
    uint32 prefix_length0                                                   : 6;
    uint32 index_mask0                                                      : 8;

    uint32 ip_value1                                                        : 32;

    uint32 ip_mask1                                                         : 32;

    uint32 vrf_id1                                                          : 14;
    uint32 rsv_1                                                            : 1;
    uint32 valid1                                                           : 1;
    uint32 nexthop1                                                         : 16;

    uint32 pointer1                                                         : 18;
    uint32 prefix_length1                                                   : 6;
    uint32 index_mask1                                                      : 8;

    uint32 ip_value2                                                        : 32;

    uint32 ip_mask2                                                         : 32;

    uint32 vrf_id2                                                          : 14;
    uint32 rsv_2                                                            : 1;
    uint32 valid2                                                           : 1;
    uint32 nexthop2                                                         : 16;

    uint32 pointer2                                                         : 18;
    uint32 prefix_length2                                                   : 6;
    uint32 index_mask2                                                      : 8;

    uint32 ip_value3                                                        : 32;

    uint32 ip_mask3                                                         : 32;

    uint32 vrf_id3                                                          : 14;
    uint32 rsv_3                                                            : 1;
    uint32 valid3                                                           : 1;
    uint32 nexthop3                                                         : 16;

    uint32 pointer3                                                         : 18;
    uint32 prefix_length3                                                   : 6;
    uint32 index_mask3                                                      : 8;
};
typedef struct lpm_ipv6_hash32_high_key_cam_s  lpm_ipv6_hash32_high_key_cam_t;

struct lpm_pipe0_req_fifo__fifo_almost_full_thrd_s
{
    uint32 lpm_pipe0_req_fifo_a_full_thrd                                   : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct lpm_pipe0_req_fifo__fifo_almost_full_thrd_s  lpm_pipe0_req_fifo__fifo_almost_full_thrd_t;

struct lpm_pipe3_track_fifo__fifo_almost_full_thrd_s
{
    uint32 lpm_pipe3_track_fifo_a_full_thrd                                 : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct lpm_pipe3_track_fifo__fifo_almost_full_thrd_s  lpm_pipe3_track_fifo__fifo_almost_full_thrd_t;

struct lpm_tcam_ad_mem__reg_ram__ram_chk_rec_s
{
    uint32 lpm_tcam_ad_mem_parity_fail_addr                                 : 8;
    uint32 rsv_0                                                            : 23;
    uint32 lpm_tcam_ad_mem_parity_fail                                      : 1;
};
typedef struct lpm_tcam_ad_mem__reg_ram__ram_chk_rec_s  lpm_tcam_ad_mem__reg_ram__ram_chk_rec_t;

struct lpm_track_fifo__fifo_almost_full_thrd_s
{
    uint32 lpm_track_fifo_a_full_thrd                                       : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct lpm_track_fifo__fifo_almost_full_thrd_s  lpm_track_fifo__fifo_almost_full_thrd_t;

struct ds_aps_select_s
{
    uint32 protecting_en0                                                   : 1;
    uint32 protecting_en1                                                   : 1;
    uint32 protecting_en2                                                   : 1;
    uint32 protecting_en3                                                   : 1;
    uint32 protecting_en4                                                   : 1;
    uint32 protecting_en5                                                   : 1;
    uint32 protecting_en6                                                   : 1;
    uint32 protecting_en7                                                   : 1;
    uint32 protecting_en8                                                   : 1;
    uint32 protecting_en9                                                   : 1;
    uint32 protecting_en10                                                  : 1;
    uint32 protecting_en11                                                  : 1;
    uint32 protecting_en12                                                  : 1;
    uint32 protecting_en13                                                  : 1;
    uint32 protecting_en14                                                  : 1;
    uint32 protecting_en15                                                  : 1;
    uint32 protecting_en16                                                  : 1;
    uint32 protecting_en17                                                  : 1;
    uint32 protecting_en18                                                  : 1;
    uint32 protecting_en19                                                  : 1;
    uint32 protecting_en20                                                  : 1;
    uint32 protecting_en21                                                  : 1;
    uint32 protecting_en22                                                  : 1;
    uint32 protecting_en23                                                  : 1;
    uint32 protecting_en24                                                  : 1;
    uint32 protecting_en25                                                  : 1;
    uint32 protecting_en26                                                  : 1;
    uint32 protecting_en27                                                  : 1;
    uint32 protecting_en28                                                  : 1;
    uint32 protecting_en29                                                  : 1;
    uint32 protecting_en30                                                  : 1;
    uint32 protecting_en31                                                  : 1;
};
typedef struct ds_aps_select_s  ds_aps_select_t;

struct ds_qcn_s
{
    uint32 qcn_fb                                                           : 6;
    uint32 qcn_en                                                           : 1;
    uint32 qcn_count                                                        : 1;
    uint32 rsv_0                                                            : 24;

    uint32 qcn_qoffset                                                      : 14;
    uint32 rsv_1                                                            : 2;
    uint32 qcn_delta                                                        : 14;
    uint32 rsv_2                                                            : 2;
};
typedef struct ds_qcn_s  ds_qcn_t;

struct ipe_fwd_discard_type_stats_s
{
    uint32 discard_pkt_cnt                                                  : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct ipe_fwd_discard_type_stats_s  ipe_fwd_discard_type_stats_t;

struct ipe_fwd_hdr_adj_info_fifo_s
{
    uint32 ipe_fwd_hdr_adj_info_fifo_field0                                 : 16;
    uint32 rsv_0                                                            : 16;

    uint32 ipe_fwd_hdr_adj_info_fifo_field1                                 : 32;

    uint32 ipe_fwd_hdr_adj_info_fifo_field2                                 : 32;

    uint32 ipe_fwd_hdr_adj_info_fifo_field3                                 : 32;

    uint32 ipe_fwd_hdr_adj_info_fifo_field4                                 : 32;
};
typedef struct ipe_fwd_hdr_adj_info_fifo_s  ipe_fwd_hdr_adj_info_fifo_t;

struct ipe_fwd_interrupt_fatal_s
{
    uint32 ipe_fwd_ingress_hdr_fifo_overrun                                 : 1;
    uint32 ipe_fwd_qcn_up_req_fifo_overrun                                  : 1;
    uint32 ipe_fwd_learn_track_fifo_overrun                                 : 1;
    uint32 ipe_fwd_learn_through_fifo_overrun                               : 1;
    uint32 ipe_fwd_ds_fwd_ack_fifo_overrun                                  : 1;
    uint32 ipe_fwd_eop_msg_fifo_overrun                                     : 1;
    uint32 ipe_fwd_oam_fifo_overrun                                         : 1;
    uint32 ipe_fwd_hdr_adj_info_fifo_overrun                                : 1;
    uint32 ds_aps_track_fifo_overrun                                        : 1;
    uint32 ds_aps_bridge_rst0_fifo_overrun                                  : 1;
    uint32 ds_aps_bridge_rst1_fifo_overrun                                  : 1;
    uint32 ds_aps_bridge_rst2_fifo_overrun                                  : 1;
    uint32 ipe_fwd_route_pi_fifo_overrun                                    : 1;
    uint32 ds_aps_bridge_track_fifo_overrun                                 : 1;
    uint32 ds_aps_bridge_track_fifo_underrun                                : 1;
    uint32 ds_aps_select_rst_fifo_overrun                                   : 1;
    uint32 rsv_0                                                            : 16;
};
typedef struct ipe_fwd_interrupt_fatal_s  ipe_fwd_interrupt_fatal_t;

struct ipe_fwd_interrupt_normal_s
{
    uint32 ipe_fwd_route_pi_fifo_parity_error                               : 1;
    uint32 ipe_fwd_hdr_adj_info_fifo_parity_error                           : 1;
    uint32 ipe_fwd_sop_msg_ram_parity_error                                 : 1;
    uint32 ipe_fwd_ds_qcn_ram_ecc_error                                     : 1;
    uint32 ds_fwd_seq_missmatch                                             : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct ipe_fwd_interrupt_normal_s  ipe_fwd_interrupt_normal_t;

struct ipe_fwd_learn_through_fifo_s
{
    uint32 ipe_fwd_learn_through_fifo_field0                                : 8;
    uint32 rsv_0                                                            : 24;

    uint32 ipe_fwd_learn_through_fifo_field1                                : 32;

    uint32 ipe_fwd_learn_through_fifo_field2                                : 32;
};
typedef struct ipe_fwd_learn_through_fifo_s  ipe_fwd_learn_through_fifo_t;

struct ipe_fwd_learn_track_fifo_s
{
    uint32 ipe_fwd_learn_track_fifo_field0                                  : 25;
    uint32 rsv_0                                                            : 7;

    uint32 ipe_fwd_learn_track_fifo_field1                                  : 32;

    uint32 ipe_fwd_learn_track_fifo_field2                                  : 32;

    uint32 ipe_fwd_learn_track_fifo_field3                                  : 32;
};
typedef struct ipe_fwd_learn_track_fifo_s  ipe_fwd_learn_track_fifo_t;

struct ipe_fwd_oam_fifo_s
{
    uint32 ipe_fwd_oam_fifo_field0                                          : 21;
    uint32 rsv_0                                                            : 11;

    uint32 ipe_fwd_oam_fifo_field1                                          : 32;

    uint32 ipe_fwd_oam_fifo_field2                                          : 32;

    uint32 ipe_fwd_oam_fifo_field3                                          : 32;

    uint32 ipe_fwd_oam_fifo_field4                                          : 32;

    uint32 ipe_fwd_oam_fifo_field5                                          : 32;

    uint32 ipe_fwd_oam_fifo_field6                                          : 32;

    uint32 ipe_fwd_oam_fifo_field7                                          : 32;

    uint32 ipe_fwd_oam_fifo_field8                                          : 32;
};
typedef struct ipe_fwd_oam_fifo_s  ipe_fwd_oam_fifo_t;

struct ipe_fwd_qcn_map_table_s
{
    uint32 qcn_port_id                                                      : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct ipe_fwd_qcn_map_table_s  ipe_fwd_qcn_map_table_t;

struct ipe_fwd_route_pi_fifo_s
{
    uint32 ipe_fwd_route_pi_fifo_field0                                     : 7;
    uint32 rsv_0                                                            : 25;

    uint32 ipe_fwd_route_pi_fifo_field1                                     : 32;

    uint32 ipe_fwd_route_pi_fifo_field2                                     : 32;
};
typedef struct ipe_fwd_route_pi_fifo_s  ipe_fwd_route_pi_fifo_t;

struct ds_aps_bridge_track_fifo__fifo_almost_full_thrd_s
{
    uint32 ds_aps_bridge_track_fifo_a_full_thrd                             : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct ds_aps_bridge_track_fifo__fifo_almost_full_thrd_s  ds_aps_bridge_track_fifo__fifo_almost_full_thrd_t;

struct ipe_fwd_bridge_hdr_rec_s
{
    uint32 bridge_hdr_rec0                                                  : 32;

    uint32 bridge_hdr_rec1                                                  : 32;

    uint32 bridge_hdr_rec2                                                  : 32;

    uint32 bridge_hdr_rec3                                                  : 32;

    uint32 bridge_hdr_rec4                                                  : 32;

    uint32 bridge_hdr_rec5                                                  : 32;

    uint32 bridge_hdr_rec6                                                  : 32;

    uint32 bridge_hdr_rec7                                                  : 32;
};
typedef struct ipe_fwd_bridge_hdr_rec_s  ipe_fwd_bridge_hdr_rec_t;

struct ipe_fwd_cfg_s
{
    uint32 drain_enable                                                     : 1;
    uint32 parity_en                                                        : 1;
    uint32 init                                                             : 1;
    uint32 init_done                                                        : 1;
    uint32 fwd_buf_store_credit_thrd                                        : 4;
    uint32 fwd_buf_store_credit_used                                        : 4;
    uint32 rsv_0                                                            : 8;
    uint32 ipe_fwd_ds_qcn_ram_ecc_detect_dis                                : 1;
    uint32 ipe_fwd_ds_qcn_ram_ecc_correct_dis                               : 1;
    uint32 rsv_1                                                            : 10;
};
typedef struct ipe_fwd_cfg_s  ipe_fwd_cfg_t;

struct ipe_fwd_ctl_s
{
    uint32 discard_fatal                                                    : 16;
    uint32 chip_id                                                          : 5;
    uint32 ingress_edit_nexthop_ext                                         : 1;
    uint32 force_except_local_phy_port                                      : 1;
    uint32 stacking_en                                                      : 1;
    uint32 stats_mode                                                       : 2;
    uint32 flow_stats0_discard_stats_en                                     : 1;
    uint32 flow_stats1_discard_stats_en                                     : 1;
    uint32 flow_stats2_discard_stats_en                                     : 1;
    uint32 ptp_priority_en                                                  : 1;
    uint32 ingress_edit_mirror_nexthop_ext                                  : 1;
    uint32 rsv_0                                                            : 1;

    uint32 ingress_edit_mirror_nexthop_ptr                                  : 18;
    uint32 port_log_stats_base                                              : 10;
    uint32 rsv_1                                                            : 1;
    uint32 rx_ether_oam_critical                                            : 1;
    uint32 qcn_en                                                           : 1;
    uint32 vlan_edit_select                                                 : 1;

    uint32 link_oam_priority                                                : 6;
    uint32 link_oam_color                                                   : 2;
    uint32 rsv_2                                                            : 2;
    uint32 ecn_priority_critical                                            : 1;
    uint32 oam_bypass_storm_ctl_discard                                     : 1;
    uint32 rsv_3                                                            : 2;
    uint32 header_hash_mode                                                 : 1;
    uint32 exception2_priority_en                                           : 1;
    uint32 log_port_discard                                                 : 1;
    uint32 oam_bypass_policing_discard                                      : 1;
    uint32 cut_through_en                                                   : 1;
    uint32 port_extender_mcast_en                                           : 1;
    uint32 rsv_4                                                            : 1;
    uint32 log_on_discard                                                   : 7;
    uint32 rsv_5                                                            : 4;

    uint32 ingress_edit_nexthop_ptr                                         : 18;
    uint32 ptp_priority                                                     : 6;
    uint32 rsv_6                                                            : 8;

    uint32 exception2_priority0                                             : 6;
    uint32 rsv_7                                                            : 2;
    uint32 exception2_priority1                                             : 6;
    uint32 rsv_8                                                            : 2;
    uint32 exception2_priority2                                             : 6;
    uint32 rsv_9                                                            : 2;
    uint32 exception2_priority3                                             : 6;
    uint32 rsv_10                                                           : 2;

    uint32 exception2_priority4                                             : 6;
    uint32 rsv_11                                                           : 2;
    uint32 exception2_priority5                                             : 6;
    uint32 rsv_12                                                           : 2;
    uint32 exception2_priority6                                             : 6;
    uint32 rsv_13                                                           : 2;
    uint32 exception2_priority7                                             : 6;
    uint32 rsv_14                                                           : 2;

    uint32 exception2_priority8                                             : 6;
    uint32 rsv_15                                                           : 2;
    uint32 exception2_priority9                                             : 6;
    uint32 rsv_16                                                           : 2;
    uint32 exception2_priority10                                            : 6;
    uint32 rsv_17                                                           : 2;
    uint32 exception2_priority11                                            : 6;
    uint32 rsv_18                                                           : 2;

    uint32 exception2_priority12                                            : 6;
    uint32 rsv_19                                                           : 2;
    uint32 exception2_priority13                                            : 6;
    uint32 rsv_20                                                           : 2;
    uint32 exception2_priority14                                            : 6;
    uint32 rsv_21                                                           : 2;
    uint32 exception2_priority15                                            : 6;
    uint32 rsv_22                                                           : 2;

    uint32 from_cpu_en63_32                                                 : 32;

    uint32 oam_discard_bitmap63_32                                          : 32;

    uint32 oam_discard_bitmap31_0                                           : 32;

    uint32 exception2_priority16                                            : 6;
    uint32 rsv_23                                                           : 2;
    uint32 exception2_priority17                                            : 6;
    uint32 rsv_24                                                           : 2;
    uint32 exception2_priority18                                            : 6;
    uint32 rsv_25                                                           : 2;
    uint32 exception2_priority19                                            : 6;
    uint32 rsv_26                                                           : 2;

    uint32 exception2_priority20                                            : 6;
    uint32 rsv_27                                                           : 2;
    uint32 exception2_priority21                                            : 6;
    uint32 rsv_28                                                           : 2;
    uint32 exception2_priority22                                            : 6;
    uint32 rsv_29                                                           : 2;
    uint32 exception2_priority23                                            : 6;
    uint32 rsv_30                                                           : 2;

    uint32 exception2_priority24                                            : 6;
    uint32 rsv_31                                                           : 2;
    uint32 exception2_priority25                                            : 6;
    uint32 rsv_32                                                           : 2;
    uint32 exception2_priority26                                            : 6;
    uint32 rsv_33                                                           : 2;
    uint32 exception2_priority27                                            : 6;
    uint32 rsv_34                                                           : 2;

    uint32 exception2_priority28                                            : 6;
    uint32 rsv_35                                                           : 2;
    uint32 exception2_priority29                                            : 6;
    uint32 rsv_36                                                           : 2;
    uint32 exception2_priority30                                            : 6;
    uint32 rsv_37                                                           : 2;
    uint32 exception2_priority31                                            : 6;
    uint32 rsv_38                                                           : 2;

    uint32 from_cpu_en31_0                                                  : 32;
};
typedef struct ipe_fwd_ctl_s  ipe_fwd_ctl_t;

struct ipe_fwd_ctl1_s
{
    uint32 critical_packet_en196_192                                        : 5;
    uint32 rsv_0                                                            : 27;

    uint32 critical_packet_en191_160                                        : 32;

    uint32 critical_packet_en159_128                                        : 32;

    uint32 critical_packet_en127_96                                         : 32;

    uint32 critical_packet_en95_64                                          : 32;

    uint32 critical_packet_en63_32                                          : 32;

    uint32 critical_packet_en31_0                                           : 32;
};
typedef struct ipe_fwd_ctl1_s  ipe_fwd_ctl1_t;

struct ipe_fwd_debug_stats_s
{
    uint32 tx_ingress_hdr_cnt                                               : 4;
    uint32 tx_norm_hdr_cnt                                                  : 4;
    uint32 eop_msg_error_cnt                                                : 4;
    uint32 tx_hard_error_cnt                                                : 4;
    uint32 ds_qcn_ram_ecc_error_cnt                                         : 4;
    uint32 ds_qcn_ram_single_bit_error_cnt                                  : 4;
    uint32 ipe_fwd_hdr_ajd_info_fifo_depth_rec                              : 8;

    uint32 rx_qcn_info_cnt                                                  : 4;
    uint32 tx_qcn_info_cnt                                                  : 4;
    uint32 fr_ds_fwd_valid_cnt                                              : 4;
    uint32 fr_ds_fwd_error_cnt                                              : 4;
    uint32 to_ds_aps_bridge_req_cnt                                         : 4;
    uint32 fr_ds_aps_bridge_valid_cnt                                       : 4;
    uint32 fr_ds_aps_bridge_error_cnt                                       : 4;
    uint32 rsv_0                                                            : 4;
};
typedef struct ipe_fwd_debug_stats_s  ipe_fwd_debug_stats_t;

struct ipe_fwd_ds_qcn_ram__ram_chk_rec_s
{
    uint32 ipe_fwd_ds_qcn_ram_parity_fail_addr                              : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ipe_fwd_ds_qcn_ram_parity_fail                                   : 1;
};
typedef struct ipe_fwd_ds_qcn_ram__ram_chk_rec_s  ipe_fwd_ds_qcn_ram__ram_chk_rec_t;

struct ipe_fwd_eop_msg_fifo__fifo_almost_full_thrd_s
{
    uint32 ipe_fwd_eop_msg_fifo_a_full_thrd                                 : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct ipe_fwd_eop_msg_fifo__fifo_almost_full_thrd_s  ipe_fwd_eop_msg_fifo__fifo_almost_full_thrd_t;

struct ipe_fwd_excp_rec_s
{
    uint32 excp_rec_h                                                       : 17;
    uint32 rsv_0                                                            : 15;

    uint32 excp_rec_l                                                       : 18;
    uint32 rsv_1                                                            : 14;
};
typedef struct ipe_fwd_excp_rec_s  ipe_fwd_excp_rec_t;

struct ipe_fwd_hdr_adj_info_fifo__fifo_almost_full_thrd_s
{
    uint32 ipe_fwd_hdr_adj_info_fifo_a_full_thrd                            : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct ipe_fwd_hdr_adj_info_fifo__fifo_almost_full_thrd_s  ipe_fwd_hdr_adj_info_fifo__fifo_almost_full_thrd_t;

struct ipe_fwd_qcn_ctl_s
{
    uint32 max_update_qcn_num                                               : 14;
    uint32 rsv_0                                                            : 2;
    uint32 max_qcn_num                                                      : 14;
    uint32 rsv_1                                                            : 1;
    uint32 qcn_update_en                                                    : 1;

    uint32 update_threshold                                                 : 32;
};
typedef struct ipe_fwd_qcn_ctl_s  ipe_fwd_qcn_ctl_t;

struct ipe_fwd_sop_msg_ram__ram_chk_rec_s
{
    uint32 ipe_fwd_sop_msg_ram_parity_fail_addr                             : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ipe_fwd_sop_msg_ram_parity_fail                                  : 1;
};
typedef struct ipe_fwd_sop_msg_ram__ram_chk_rec_s  ipe_fwd_sop_msg_ram__ram_chk_rec_t;

struct ipe_priority_to_stats_cos_s
{
    uint32 cos0                                                             : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cos1                                                             : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cos2                                                             : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cos3                                                             : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cos4                                                             : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cos5                                                             : 3;
    uint32 rsv_5                                                            : 1;
    uint32 cos6                                                             : 3;
    uint32 rsv_6                                                            : 1;
    uint32 cos7                                                             : 3;
    uint32 rsv_7                                                            : 1;

    uint32 cos8                                                             : 3;
    uint32 rsv_8                                                            : 1;
    uint32 cos9                                                             : 3;
    uint32 rsv_9                                                            : 1;
    uint32 cos10                                                            : 3;
    uint32 rsv_10                                                           : 1;
    uint32 cos11                                                            : 3;
    uint32 rsv_11                                                           : 1;
    uint32 cos12                                                            : 3;
    uint32 rsv_12                                                           : 1;
    uint32 cos13                                                            : 3;
    uint32 rsv_13                                                           : 1;
    uint32 cos14                                                            : 3;
    uint32 rsv_14                                                           : 1;
    uint32 cos15                                                            : 3;
    uint32 rsv_15                                                           : 1;

    uint32 cos16                                                            : 3;
    uint32 rsv_16                                                           : 1;
    uint32 cos17                                                            : 3;
    uint32 rsv_17                                                           : 1;
    uint32 cos18                                                            : 3;
    uint32 rsv_18                                                           : 1;
    uint32 cos19                                                            : 3;
    uint32 rsv_19                                                           : 1;
    uint32 cos20                                                            : 3;
    uint32 rsv_20                                                           : 1;
    uint32 cos21                                                            : 3;
    uint32 rsv_21                                                           : 1;
    uint32 cos22                                                            : 3;
    uint32 rsv_22                                                           : 1;
    uint32 cos23                                                            : 3;
    uint32 rsv_23                                                           : 1;

    uint32 cos24                                                            : 3;
    uint32 rsv_24                                                           : 1;
    uint32 cos25                                                            : 3;
    uint32 rsv_25                                                           : 1;
    uint32 cos26                                                            : 3;
    uint32 rsv_26                                                           : 1;
    uint32 cos27                                                            : 3;
    uint32 rsv_27                                                           : 1;
    uint32 cos28                                                            : 3;
    uint32 rsv_28                                                           : 1;
    uint32 cos29                                                            : 3;
    uint32 rsv_29                                                           : 1;
    uint32 cos30                                                            : 3;
    uint32 rsv_30                                                           : 1;
    uint32 cos31                                                            : 3;
    uint32 rsv_31                                                           : 1;

    uint32 cos32                                                            : 3;
    uint32 rsv_32                                                           : 1;
    uint32 cos33                                                            : 3;
    uint32 rsv_33                                                           : 1;
    uint32 cos34                                                            : 3;
    uint32 rsv_34                                                           : 1;
    uint32 cos35                                                            : 3;
    uint32 rsv_35                                                           : 1;
    uint32 cos36                                                            : 3;
    uint32 rsv_36                                                           : 1;
    uint32 cos37                                                            : 3;
    uint32 rsv_37                                                           : 1;
    uint32 cos38                                                            : 3;
    uint32 rsv_38                                                           : 1;
    uint32 cos39                                                            : 3;
    uint32 rsv_39                                                           : 1;

    uint32 cos40                                                            : 3;
    uint32 rsv_40                                                           : 1;
    uint32 cos41                                                            : 3;
    uint32 rsv_41                                                           : 1;
    uint32 cos42                                                            : 3;
    uint32 rsv_42                                                           : 1;
    uint32 cos43                                                            : 3;
    uint32 rsv_43                                                           : 1;
    uint32 cos44                                                            : 3;
    uint32 rsv_44                                                           : 1;
    uint32 cos45                                                            : 3;
    uint32 rsv_45                                                           : 1;
    uint32 cos46                                                            : 3;
    uint32 rsv_46                                                           : 1;
    uint32 cos47                                                            : 3;
    uint32 rsv_47                                                           : 1;

    uint32 cos48                                                            : 3;
    uint32 rsv_48                                                           : 1;
    uint32 cos49                                                            : 3;
    uint32 rsv_49                                                           : 1;
    uint32 cos50                                                            : 3;
    uint32 rsv_50                                                           : 1;
    uint32 cos51                                                            : 3;
    uint32 rsv_51                                                           : 1;
    uint32 cos52                                                            : 3;
    uint32 rsv_52                                                           : 1;
    uint32 cos53                                                            : 3;
    uint32 rsv_53                                                           : 1;
    uint32 cos54                                                            : 3;
    uint32 rsv_54                                                           : 1;
    uint32 cos55                                                            : 3;
    uint32 rsv_55                                                           : 1;

    uint32 cos56                                                            : 3;
    uint32 rsv_56                                                           : 1;
    uint32 cos57                                                            : 3;
    uint32 rsv_57                                                           : 1;
    uint32 cos58                                                            : 3;
    uint32 rsv_58                                                           : 1;
    uint32 cos59                                                            : 3;
    uint32 rsv_59                                                           : 1;
    uint32 cos60                                                            : 3;
    uint32 rsv_60                                                           : 1;
    uint32 cos61                                                            : 3;
    uint32 rsv_61                                                           : 1;
    uint32 cos62                                                            : 3;
    uint32 rsv_62                                                           : 1;
    uint32 cos63                                                            : 3;
    uint32 rsv_63                                                           : 1;
};
typedef struct ipe_priority_to_stats_cos_s  ipe_priority_to_stats_cos_t;

struct ds_phy_port_s
{
    uint32 packet_type                                                      : 3;
    uint32 packet_type_valid                                                : 1;
    uint32 pbb_port_type                                                    : 3;
    uint32 vlan_range_profile_en                                            : 1;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 vlan_range_type                                                  : 1;
    uint32 port_mac_type                                                    : 1;
    uint32 rsv_0                                                            : 2;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 src_discard                                                      : 1;
    uint32 vlan_range_profile                                               : 6;
    uint32 rsv_1                                                            : 2;
    uint32 port_mac_label                                                   : 8;
};
typedef struct ds_phy_port_s  ds_phy_port_t;

struct ipe_hdr_adj_interrupt_fatal_s
{
    uint32 ipe_hdr_adj_net_pd_fifo_overrun                                  : 1;
    uint32 ipe_hdr_adj_lpbk_pi_fifo_overrun                                 : 1;
    uint32 ipe_hdr_adj_lpbk_pd_fifo_overrun                                 : 1;
    uint32 rsv_0                                                            : 29;
};
typedef struct ipe_hdr_adj_interrupt_fatal_s  ipe_hdr_adj_interrupt_fatal_t;

struct ipe_hdr_adj_interrupt_normal_s
{
    uint32 packet_offset_error                                              : 1;
    uint32 ds_phy_port_ecc_error                                            : 1;
    uint32 ipe_hdr_adj_lpbk_pd_fifo_parity_error                            : 1;
    uint32 ipe_hdr_adj_net_pd_fifo_parity_error                             : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct ipe_hdr_adj_interrupt_normal_s  ipe_hdr_adj_interrupt_normal_t;

struct ipe_hdr_adj_lpbk_pd_fifo_s
{
    uint32 ipe_hdr_adj_lpbk_pd_fifo_field0                                  : 11;
    uint32 rsv_0                                                            : 21;

    uint32 ipe_hdr_adj_lpbk_pd_fifo_field1                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pd_fifo_field2                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pd_fifo_field3                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pd_fifo_field4                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pd_fifo_field5                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pd_fifo_field6                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pd_fifo_field7                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pd_fifo_field8                                  : 32;
};
typedef struct ipe_hdr_adj_lpbk_pd_fifo_s  ipe_hdr_adj_lpbk_pd_fifo_t;

struct ipe_hdr_adj_lpbk_pi_fifo_s
{
    uint32 ipe_hdr_adj_lpbk_pi_fifo_field0                                  : 18;
    uint32 rsv_0                                                            : 14;

    uint32 ipe_hdr_adj_lpbk_pi_fifo_field1                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pi_fifo_field2                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pi_fifo_field3                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pi_fifo_field4                                  : 32;

    uint32 ipe_hdr_adj_lpbk_pi_fifo_field5                                  : 32;
};
typedef struct ipe_hdr_adj_lpbk_pi_fifo_s  ipe_hdr_adj_lpbk_pi_fifo_t;

struct ipe_hdr_adj_net_pd_fifo_s
{
    uint32 ipe_hdr_adj_net_pd_fifo_field0                                   : 21;
    uint32 rsv_0                                                            : 11;

    uint32 ipe_hdr_adj_net_pd_fifo_field1                                   : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field2                                   : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field3                                   : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field4                                   : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field5                                   : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field6                                   : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field7                                   : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field8                                   : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field9                                   : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field10                                  : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field11                                  : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field12                                  : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field13                                  : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field14                                  : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field15                                  : 32;

    uint32 ipe_hdr_adj_net_pd_fifo_field16                                  : 32;
};
typedef struct ipe_hdr_adj_net_pd_fifo_s  ipe_hdr_adj_net_pd_fifo_t;

struct ipe_header_adjust_phy_port_map_s
{
    uint32 port_vlan_base                                                   : 14;
    uint32 symbol                                                           : 1;
    uint32 rsv_0                                                            : 9;
    uint32 local_phy_port                                                   : 7;
    uint32 rsv_1                                                            : 1;
};
typedef struct ipe_header_adjust_phy_port_map_s  ipe_header_adjust_phy_port_map_t;

struct ipe_mux_header_cos_map_s
{
    uint32 color0                                                           : 2;
    uint32 priority0                                                        : 6;
    uint32 color1                                                           : 2;
    uint32 priority1                                                        : 6;
    uint32 color2                                                           : 2;
    uint32 priority2                                                        : 6;
    uint32 color3                                                           : 2;
    uint32 priority3                                                        : 6;
};
typedef struct ipe_mux_header_cos_map_s  ipe_mux_header_cos_map_t;

struct ds_phy_port__reg_ram__ram_chk_rec_s
{
    uint32 ds_phy_port_parity_fail_addr                                     : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_phy_port_parity_fail                                          : 1;
};
typedef struct ds_phy_port__reg_ram__ram_chk_rec_s  ds_phy_port__reg_ram__ram_chk_rec_t;

struct ipe_hdr_adj_cfg_s
{
    uint32 hdr_adj_drain_enable                                             : 1;
    uint32 parity_en                                                        : 1;
    uint32 runt_pkt_drop_en                                                 : 1;
    uint32 disable_crc_chk                                                  : 1;
    uint32 rsv_0                                                            : 4;
    uint32 min_pkt_len                                                      : 8;
    uint32 rsv_1                                                            : 16;

    uint32 sgmac_chan_en63_32                                               : 32;

    uint32 sgmac_chan_en31_0                                                : 32;
};
typedef struct ipe_hdr_adj_cfg_s  ipe_hdr_adj_cfg_t;

struct ipe_hdr_adj_chan_id_cfg_s
{
    uint32 cfg_i_loop_chan_id_int                                           : 6;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_i_loop_chan_en_int                                           : 1;
    uint32 cfg_int_lk_chan_id_int                                           : 6;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_int_lk_chan_en_int                                           : 1;
    uint32 rsv_2                                                            : 16;
};
typedef struct ipe_hdr_adj_chan_id_cfg_s  ipe_hdr_adj_chan_id_cfg_t;

struct ipe_hdr_adj_credit_ctl_s
{
    uint32 parser_credit_value                                              : 2;
    uint32 rsv_0                                                            : 2;
    uint32 intf_map_credit_value                                            : 3;
    uint32 rsv_1                                                            : 25;
};
typedef struct ipe_hdr_adj_credit_ctl_s  ipe_hdr_adj_credit_ctl_t;

struct ipe_hdr_adj_credit_used_s
{
    uint32 parser_credit_used                                               : 2;
    uint32 rsv_0                                                            : 2;
    uint32 intf_map_credit_used                                             : 3;
    uint32 rsv_1                                                            : 25;
};
typedef struct ipe_hdr_adj_credit_used_s  ipe_hdr_adj_credit_used_t;

struct ipe_hdr_adj_debug_stats_s
{
    uint32 fr_net_rx_sop_cnt                                                : 4;
    uint32 fr_net_rx_eop_cnt                                                : 4;
    uint32 fr_net_rx_data_error_cnt                                         : 4;
    uint32 rsv_0                                                            : 4;
    uint32 fr_buf_retrv_sop_cnt                                             : 4;
    uint32 fr_buf_retrv_eop_cnt                                             : 4;
    uint32 fr_buf_retrv_data_error_cnt                                      : 4;
    uint32 rsv_1                                                            : 4;

    uint32 rsv_2                                                            : 16;
    uint32 to_parser_sop_cnt                                                : 4;
    uint32 to_parser_eop_cnt                                                : 4;
    uint32 rsv_3                                                            : 8;

    uint32 tx_discard_cnt                                                   : 4;
    uint32 tx_hard_error_cnt                                                : 4;
    uint32 tx_info_cnt                                                      : 4;
    uint32 lpbk_pkt_crc_err_cnt                                             : 4;
    uint32 i_loop_runt_pkt_drop_cnt                                         : 4;
    uint32 rsv_4                                                            : 12;
};
typedef struct ipe_hdr_adj_debug_stats_s  ipe_hdr_adj_debug_stats_t;

struct ipe_hdr_adj_ecc_ctl_s
{
    uint32 ds_phy_port_ecc_detect_dis                                       : 1;
    uint32 ds_phy_port_ecc_correct_dis                                      : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct ipe_hdr_adj_ecc_ctl_s  ipe_hdr_adj_ecc_ctl_t;

struct ipe_hdr_adj_ecc_stats_s
{
    uint32 ds_phy_port_ecc_error_cnt                                        : 4;
    uint32 ds_phy_port_sbe_cnt                                              : 4;
    uint32 rsv_0                                                            : 24;
};
typedef struct ipe_hdr_adj_ecc_stats_s  ipe_hdr_adj_ecc_stats_t;

struct ipe_hdr_adj_lpbk_pd_fifo__fifo_almost_full_thrd_s
{
    uint32 ipe_hdr_adj_lpbk_pd_fifo_a_full_thrd                             : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct ipe_hdr_adj_lpbk_pd_fifo__fifo_almost_full_thrd_s  ipe_hdr_adj_lpbk_pd_fifo__fifo_almost_full_thrd_t;

struct ipe_hdr_adj_lpbk_pi_fifo__fifo_almost_full_thrd_s
{
    uint32 ipe_hdr_adj_lpbk_pi_fifo_a_full_thrd                             : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct ipe_hdr_adj_lpbk_pi_fifo__fifo_almost_full_thrd_s  ipe_hdr_adj_lpbk_pi_fifo__fifo_almost_full_thrd_t;

struct ipe_hdr_adj_net_pd_fifo__fifo_almost_full_thrd_s
{
    uint32 ipe_hdr_adj_net_pd_fifo_a_full_thrd                              : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct ipe_hdr_adj_net_pd_fifo__fifo_almost_full_thrd_s  ipe_hdr_adj_net_pd_fifo__fifo_almost_full_thrd_t;

struct ipe_hdr_adj_wrr_weight_s
{
    uint32 lpbk_wrr_weight                                                  : 10;
    uint32 rsv_0                                                            : 6;
    uint32 net_wrr_weight                                                   : 10;
    uint32 rsv_1                                                            : 6;
};
typedef struct ipe_hdr_adj_wrr_weight_s  ipe_hdr_adj_wrr_weight_t;

struct ipe_header_adjust_ctl_s
{
    uint32 header_mac_da_check_en                                           : 1;
    uint32 header_ether_type_check_disable                                  : 1;
    uint32 discard_non_packet_header                                        : 1;
    uint32 rsv_0                                                            : 1;
    uint32 header_udp_en                                                    : 1;
    uint32 rsv_1                                                            : 2;
    uint32 packet_header_bypass_all                                         : 1;
    uint32 rsv_2                                                            : 24;

    uint32 header_tpid                                                      : 16;
    uint32 rsv_3                                                            : 16;

    uint32 header_ether_type                                                : 16;
    uint32 header_ip_protocol                                               : 8;
    uint32 rsv_4                                                            : 8;

    uint32 udp_src_port                                                     : 16;
    uint32 udp_dest_port                                                    : 16;
};
typedef struct ipe_header_adjust_ctl_s  ipe_header_adjust_ctl_t;

struct ipe_header_adjust_exp_map_s
{
    uint32 color4                                                           : 2;
    uint32 priority4                                                        : 6;
    uint32 color5                                                           : 2;
    uint32 priority5                                                        : 6;
    uint32 color6                                                           : 2;
    uint32 priority6                                                        : 6;
    uint32 color7                                                           : 2;
    uint32 priority7                                                        : 6;

    uint32 color0                                                           : 2;
    uint32 priority0                                                        : 6;
    uint32 color1                                                           : 2;
    uint32 priority1                                                        : 6;
    uint32 color2                                                           : 2;
    uint32 priority2                                                        : 6;
    uint32 color3                                                           : 2;
    uint32 priority3                                                        : 6;
};
typedef struct ipe_header_adjust_exp_map_s  ipe_header_adjust_exp_map_t;

struct ipe_header_adjust_mode_ctl_s
{
    uint32 mode                                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct ipe_header_adjust_mode_ctl_s  ipe_header_adjust_mode_ctl_t;

struct ipe_loopback_header_adjust_ctl_s
{
    uint32 capwap_default_vlan_valid                                        : 1;
    uint32 always_use_header_logic_port                                     : 1;
    uint32 loopback_from_fabric_en                                          : 1;
    uint32 rsv_0                                                            : 29;
};
typedef struct ipe_loopback_header_adjust_ctl_s  ipe_loopback_header_adjust_ctl_t;

struct ipe_mux_header_adjust_ctl_s
{
    uint32 rsv_0                                                            : 24;
    uint32 cpu_local_phy_port                                               : 7;
    uint32 rsv_1                                                            : 1;

    uint32 evb_tpid                                                         : 16;
    uint32 etag_tpid                                                        : 16;

    uint32 cn_tag_tpid                                                      : 16;
    uint32 rsv_2                                                            : 8;
    uint32 inter_laken_local_phy_port_base                                  : 7;
    uint32 inter_laken_packet_header_en                                     : 1;

    uint32 port_extender_met_base                                           : 10;
    uint32 rsv_3                                                            : 6;
    uint32 tpid                                                             : 16;

    uint32 channel_crc_valid63_32                                           : 32;

    uint32 channel_crc_valid31_0                                            : 32;

    uint32 interlaken_crc_valid63_32                                        : 32;

    uint32 interlaken_crc_valid31_0                                         : 32;

    uint32 use_logic_port63_32                                              : 32;

    uint32 use_logic_port31_0                                               : 32;
};
typedef struct ipe_mux_header_adjust_ctl_s  ipe_mux_header_adjust_ctl_t;

struct ipe_phy_port_mux_ctl_s
{
    uint32 mux_type0                                                        : 4;
    uint32 mux_type1                                                        : 4;
    uint32 mux_type2                                                        : 4;
    uint32 mux_type3                                                        : 4;
    uint32 mux_type4                                                        : 4;
    uint32 mux_type5                                                        : 4;
    uint32 mux_type6                                                        : 4;
    uint32 mux_type7                                                        : 4;

    uint32 mux_type8                                                        : 4;
    uint32 mux_type9                                                        : 4;
    uint32 mux_type10                                                       : 4;
    uint32 mux_type11                                                       : 4;
    uint32 mux_type12                                                       : 4;
    uint32 mux_type13                                                       : 4;
    uint32 mux_type14                                                       : 4;
    uint32 mux_type15                                                       : 4;

    uint32 mux_type16                                                       : 4;
    uint32 mux_type17                                                       : 4;
    uint32 mux_type18                                                       : 4;
    uint32 mux_type19                                                       : 4;
    uint32 mux_type20                                                       : 4;
    uint32 mux_type21                                                       : 4;
    uint32 mux_type22                                                       : 4;
    uint32 mux_type23                                                       : 4;

    uint32 mux_type24                                                       : 4;
    uint32 mux_type25                                                       : 4;
    uint32 mux_type26                                                       : 4;
    uint32 mux_type27                                                       : 4;
    uint32 mux_type28                                                       : 4;
    uint32 mux_type29                                                       : 4;
    uint32 mux_type30                                                       : 4;
    uint32 mux_type31                                                       : 4;

    uint32 mux_type32                                                       : 4;
    uint32 mux_type33                                                       : 4;
    uint32 mux_type34                                                       : 4;
    uint32 mux_type35                                                       : 4;
    uint32 mux_type36                                                       : 4;
    uint32 mux_type37                                                       : 4;
    uint32 mux_type38                                                       : 4;
    uint32 mux_type39                                                       : 4;

    uint32 mux_type40                                                       : 4;
    uint32 mux_type41                                                       : 4;
    uint32 mux_type42                                                       : 4;
    uint32 mux_type43                                                       : 4;
    uint32 mux_type44                                                       : 4;
    uint32 mux_type45                                                       : 4;
    uint32 mux_type46                                                       : 4;
    uint32 mux_type47                                                       : 4;

    uint32 mux_type48                                                       : 4;
    uint32 mux_type49                                                       : 4;
    uint32 mux_type50                                                       : 4;
    uint32 mux_type51                                                       : 4;
    uint32 mux_type52                                                       : 4;
    uint32 mux_type53                                                       : 4;
    uint32 mux_type54                                                       : 4;
    uint32 mux_type55                                                       : 4;

    uint32 mux_type56                                                       : 4;
    uint32 mux_type57                                                       : 4;
    uint32 mux_type58                                                       : 4;
    uint32 mux_type59                                                       : 4;
    uint32 mux_type60                                                       : 4;
    uint32 mux_type61                                                       : 4;
    uint32 mux_type62                                                       : 4;
    uint32 mux_type63                                                       : 4;
};
typedef struct ipe_phy_port_mux_ctl_s  ipe_phy_port_mux_ctl_t;

struct ipe_port_mac_ctl1_s
{
    uint32 port_mac_type0_47_40                                             : 8;
    uint32 rsv_0                                                            : 1;
    uint32 system_mac_en                                                    : 1;
    uint32 rsv_1                                                            : 22;

    uint32 port_mac_type0_39_8                                              : 32;

    uint32 port_mac_type1_47_40                                             : 8;
    uint32 rsv_2                                                            : 24;

    uint32 port_mac_type1_39_8                                              : 32;

    uint32 system_mac47_32                                                  : 16;
    uint32 rsv_3                                                            : 16;

    uint32 system_mac31_0                                                   : 32;
};
typedef struct ipe_port_mac_ctl1_s  ipe_port_mac_ctl1_t;

struct ipe_sgmac_header_adjust_ctl_s
{
    uint32 version                                                          : 1;
    uint32 sgmac_packet_header_bypass_all                                   : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct ipe_sgmac_header_adjust_ctl_s  ipe_sgmac_header_adjust_ctl_t;

struct ds_mpls_ctl_s
{
    uint32 label_base_mcast                                                 : 7;
    uint32 rsv_0                                                            : 4;
    uint32 interface_label_valid_mcast                                      : 1;
    uint32 label_space_size_type_mcast                                      : 4;
    uint32 label_base                                                       : 7;
    uint32 rsv_1                                                            : 4;
    uint32 interface_label_valid                                            : 1;
    uint32 label_space_size_type                                            : 4;
};
typedef struct ds_mpls_ctl_s  ds_mpls_ctl_t;

struct ds_mpls_res_fifo_s
{
    uint32 ds_mpls_res_fifo_field0                                          : 7;
    uint32 rsv_0                                                            : 25;

    uint32 ds_mpls_res_fifo_field1                                          : 32;

    uint32 ds_mpls_res_fifo_field2                                          : 32;

    uint32 ds_mpls_res_fifo_field3                                          : 32;

    uint32 ds_mpls_res_fifo_field4                                          : 32;

    uint32 ds_mpls_res_fifo_field5                                          : 32;

    uint32 ds_mpls_res_fifo_field6                                          : 32;

    uint32 ds_mpls_res_fifo_field7                                          : 32;
};
typedef struct ds_mpls_res_fifo_s  ds_mpls_res_fifo_t;

struct ds_phy_port_ext_s
{
    uint32 global_src_port                                                  : 14;
    uint32 hash_lookup2_use_label                                           : 1;
    uint32 rsv_0                                                            : 1;
    uint32 user_id_label1                                                   : 6;
    uint32 rsv_1                                                            : 1;
    uint32 user_id_hash_depend                                              : 1;
    uint32 hash_lookup1_use_label                                           : 1;
    uint32 use_default_vlan_lookup                                          : 1;
    uint32 src_outer_vlan_is_svlan                                          : 1;
    uint32 pbb_mcast_loopback                                               : 1;
    uint32 hash1_use_da                                                     : 1;
    uint32 hash2_use_da                                                     : 1;
    uint32 rsv_2                                                            : 2;

    uint32 rsv_3                                                            : 16;
    uint32 default_vlan_id                                                  : 12;
    uint32 force_user_id_ipv4_to_mac_key                                    : 1;
    uint32 force_user_id_ipv6_to_mac_key                                    : 1;
    uint32 disable_user_id_ipv4                                             : 1;
    uint32 disable_user_id_ipv6                                             : 1;

    uint32 default_pcp                                                      : 3;
    uint32 default_dei                                                      : 1;
    uint32 user_id_hash2_type                                               : 4;
    uint32 user_id_hash1_type                                               : 4;
    uint32 rsv_4                                                            : 1;
    uint32 user_id_tcam1_type                                               : 3;
    uint32 rsv_5                                                            : 16;

    uint32 rsv_6                                                            : 4;
    uint32 user_id1_use_logic_port                                          : 1;
    uint32 user_id2_use_logic_port                                          : 1;
    uint32 rsv_7                                                            : 2;
    uint32 user_id_tcam2_en                                                 : 1;
    uint32 user_id_tcam1_en                                                 : 1;
    uint32 user_id_tcam2_type                                               : 3;
    uint32 rsv_8                                                            : 12;
    uint32 mcast_vpn_loopback                                               : 1;
    uint32 capwap_hash_en1                                                  : 1;
    uint32 trill_mcast_loopback                                             : 1;
    uint32 pbb_hash_en1                                                     : 1;
    uint32 ipv4_tunnel_hash_en1                                             : 1;
    uint32 ipv4_udp_tunnel_hash_en1                                         : 1;
    uint32 ipv4_gre_tunnel_hash_en1                                         : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 l2_span_id                                                       : 2;
    uint32 l2_span_en                                                       : 1;
    uint32 tunnel_rpf_check                                                 : 1;
    uint32 user_id_label2                                                   : 6;
    uint32 capwap_hash_en2                                                  : 1;
    uint32 rsv_9                                                            : 1;
    uint32 pbb_hash_en2                                                     : 1;
    uint32 ipv4_tunnel_hash_en2                                             : 1;
    uint32 ipv4_udp_tunnel_hash_en2                                         : 1;
    uint32 ipv4_gre_tunnel_hash_en2                                         : 1;

    uint32 default_logic_src_port                                           : 14;
    uint32 use_default_logic_src_port                                       : 1;
    uint32 efm_loopback_en                                                  : 1;
    uint32 random_threshold                                                 : 15;
    uint32 random_log_en                                                    : 1;

    uint32 exception2_discard                                               : 32;

    uint32 exception2_en                                                    : 32;
};
typedef struct ds_phy_port_ext_s  ds_phy_port_ext_t;

struct ds_router_mac_s
{
    uint32 router_mac0_type                                                 : 2;
    uint32 router_mac1_type                                                 : 2;
    uint32 router_mac2_type                                                 : 2;
    uint32 router_mac3_type                                                 : 2;
    uint32 rsv_0                                                            : 24;

    uint32 router_mac0_byte                                                 : 8;
    uint32 router_mac1_byte                                                 : 8;
    uint32 router_mac2_byte                                                 : 8;
    uint32 router_mac3_byte                                                 : 8;
};
typedef struct ds_router_mac_s  ds_router_mac_t;

struct ds_src_interface_s
{
    uint32 router_mac_label                                                 : 8;
    uint32 rsv_0                                                            : 7;
    uint32 v6_mcast_en                                                      : 1;
    uint32 v6_ucast_en                                                      : 1;
    uint32 v4_mcast_en                                                      : 1;
    uint32 v4_ucast_en                                                      : 1;
    uint32 route_disable                                                    : 1;
    uint32 mpls_en                                                          : 1;
    uint32 mpls_section_lm_en                                               : 1;
    uint32 rpf_permit_default                                               : 1;
    uint32 route_lookup_mode                                                : 1;
    uint32 pbr_label                                                        : 6;
    uint32 l3_if_type                                                       : 1;
    uint32 rpf_type                                                         : 1;

    uint32 mpls_label_space                                                 : 8;
    uint32 router_mac_type                                                  : 2;
    uint32 route_all_packets                                                : 1;
    uint32 rsv_1                                                            : 1;
    uint32 v6_ucast_sa_type                                                 : 2;
    uint32 v4_ucast_sa_type                                                 : 2;
    uint32 rsv_2                                                            : 2;
    uint32 vrf_id                                                           : 14;
};
typedef struct ds_src_interface_s  ds_src_interface_t;

struct ds_src_port_s
{
    uint32 pip_mac_sa                                                       : 8;
    uint32 port_check_en                                                    : 1;
    uint32 receive_disable                                                  : 1;
    uint32 routed_port                                                      : 1;
    uint32 route_disable                                                    : 1;
    uint32 protocol_vlan_en                                                 : 1;
    uint32 use_btag_cos                                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 add_default_vlan_disable                                         : 1;
    uint32 trill_en                                                         : 1;
    uint32 fcoe_rpf_en                                                      : 1;
    uint32 fcoe_en                                                          : 1;
    uint32 mac_key_use_label                                                : 1;
    uint32 qos_policy                                                       : 3;
    uint32 use_outer_ttl                                                    : 1;
    uint32 link_lm_cos                                                      : 3;
    uint32 bridge_en                                                        : 1;
    uint32 l2_acl_en0                                                       : 1;
    uint32 l2_acl_en1                                                       : 1;
    uint32 mac_security_discard                                             : 1;
    uint32 ingress_filtering_en                                             : 1;

    uint32 vlan_tag_ctl                                                     : 4;
    uint32 port_cross_connect                                               : 1;
    uint32 port_policer_valid                                               : 1;
    uint32 fast_learning_en                                                 : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 port_security_exception_en                                       : 1;
    uint32 qos_domain                                                       : 3;
    uint32 link_oam_en                                                      : 1;
    uint32 force_acl_qos_ipv4to_mac_key                                     : 1;
    uint32 learning_disable                                                 : 1;
    uint32 default_replace_tag_en                                           : 1;
    uint32 l2_acl_label                                                     : 10;
    uint32 aps_select_protecting_path                                       : 1;
    uint32 aps_select_valid                                                 : 1;
    uint32 l2_acl_en2                                                       : 1;
    uint32 l2_acl_en3                                                       : 1;
    uint32 l2_ipv6_acl_en0                                                  : 1;
    uint32 l2_ipv6_acl_en1                                                  : 1;

    uint32 rsv_1                                                            : 9;
    uint32 ether_oam_edge_port                                              : 1;
    uint32 port_vsi_high_priority                                           : 1;
    uint32 rpf_type                                                         : 1;
    uint32 ptp_en                                                           : 1;
    uint32 ingress_filtering_disable                                        : 1;
    uint32 force_acl_qos_ipv6to_mac_key                                     : 1;
    uint32 ether_oam_valid                                                  : 1;
    uint32 rsv_2                                                            : 8;
    uint32 src_port_isolate_id                                              : 6;
    uint32 port_security_en                                                 : 1;
    uint32 oam_tunnel_en                                                    : 1;

    uint32 discard_trill                                                    : 1;
    uint32 discard_non_trill                                                : 1;
    uint32 speed                                                            : 2;
    uint32 interface_id                                                     : 10;
    uint32 ipg_index                                                        : 2;
    uint32 bcast_arp_exception_disable                                      : 1;
    uint32 is_leaf                                                          : 1;
    uint32 link_lm_index_base                                               : 14;

    uint32 ipv4_key_use_label                                               : 1;
    uint32 mpls_key_use_label                                               : 1;
    uint32 ipv6_key_use_label                                               : 1;
    uint32 force_ipv6_key                                                   : 1;
    uint32 acl_port_num                                                     : 6;
    uint32 link_lm_cos_type                                                 : 2;
    uint32 rsv_3                                                            : 1;
    uint32 stp_disable                                                      : 1;
    uint32 ingress_tag_high_priority                                        : 1;
    uint32 ether_lm_valid                                                   : 1;
    uint32 link_lm_type                                                     : 2;
    uint32 link_oam_mep_index                                               : 13;
    uint32 rsv_4                                                            : 1;

    uint32 aps_group_id                                                     : 11;
    uint32 rsv_5                                                            : 9;
    uint32 dhcp_exception_type                                              : 2;
    uint32 mpls_section_lm_en                                               : 1;
    uint32 port_storm_ctl_en                                                : 1;
    uint32 port_storm_ctl_ptr                                               : 6;
    uint32 arp_exception_type                                               : 2;

    uint32 rsv_6                                                            : 31;
    uint32 service_acl_qos_en                                               : 1;
};
typedef struct ds_src_port_s  ds_src_port_t;

struct ds_vlan_action_profile_s
{
    uint32 s_tag_action                                                     : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 svlan_tpid_index_en                                              : 1;
    uint32 outer_vlan_status                                                : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;
    uint32 ctag_modify_mode                                                 : 1;
    uint32 stag_modify_mode                                                 : 1;
    uint32 rsv_0                                                            : 8;
};
typedef struct ds_vlan_action_profile_s  ds_vlan_action_profile_t;

struct ds_vlan_range_profile_s
{
    uint32 vlan_min0                                                        : 12;
    uint32 rsv_0                                                            : 4;
    uint32 vlan_max0                                                        : 12;
    uint32 rsv_1                                                            : 4;

    uint32 vlan_min1                                                        : 12;
    uint32 rsv_2                                                            : 4;
    uint32 vlan_max1                                                        : 12;
    uint32 rsv_3                                                            : 4;

    uint32 vlan_min2                                                        : 12;
    uint32 rsv_4                                                            : 4;
    uint32 vlan_max2                                                        : 12;
    uint32 rsv_5                                                            : 4;

    uint32 vlan_min3                                                        : 12;
    uint32 rsv_6                                                            : 4;
    uint32 vlan_max3                                                        : 12;
    uint32 rsv_7                                                            : 4;

    uint32 vlan_min4                                                        : 12;
    uint32 rsv_8                                                            : 4;
    uint32 vlan_max4                                                        : 12;
    uint32 rsv_9                                                            : 4;

    uint32 vlan_min5                                                        : 12;
    uint32 rsv_10                                                           : 4;
    uint32 vlan_max5                                                        : 12;
    uint32 rsv_11                                                           : 4;

    uint32 vlan_min6                                                        : 12;
    uint32 rsv_12                                                           : 4;
    uint32 vlan_max6                                                        : 12;
    uint32 rsv_13                                                           : 4;

    uint32 vlan_min7                                                        : 12;
    uint32 rsv_14                                                           : 4;
    uint32 vlan_max7                                                        : 12;
    uint32 rsv_15                                                           : 4;
};
typedef struct ds_vlan_range_profile_s  ds_vlan_range_profile_t;

struct hash_ds_res_fifo_s
{
    uint32 hash_ds_res_fifo_field0                                          : 9;
    uint32 rsv_0                                                            : 23;

    uint32 hash_ds_res_fifo_field1                                          : 32;

    uint32 hash_ds_res_fifo_field2                                          : 32;

    uint32 hash_ds_res_fifo_field3                                          : 32;

    uint32 hash_ds_res_fifo_field4                                          : 32;

    uint32 hash_ds_res_fifo_field5                                          : 32;
};
typedef struct hash_ds_res_fifo_s  hash_ds_res_fifo_t;

struct input_p_i_fifo_s
{
    uint32 input_p_i_fifo_field0                                            : 22;
    uint32 rsv_0                                                            : 10;

    uint32 input_p_i_fifo_field1                                            : 32;

    uint32 input_p_i_fifo_field2                                            : 32;

    uint32 input_p_i_fifo_field3                                            : 32;

    uint32 input_p_i_fifo_field4                                            : 32;

    uint32 input_p_i_fifo_field5                                            : 32;

    uint32 input_p_i_fifo_field6                                            : 32;

    uint32 input_p_i_fifo_field7                                            : 32;

    uint32 input_p_i_fifo_field8                                            : 32;

    uint32 input_p_i_fifo_field9                                            : 32;
};
typedef struct input_p_i_fifo_s  input_p_i_fifo_t;

struct input_p_r_fifo_s
{
    uint32 input_p_r_fifo_field0                                            : 30;
    uint32 rsv_0                                                            : 2;

    uint32 input_p_r_fifo_field1                                            : 32;

    uint32 input_p_r_fifo_field2                                            : 32;

    uint32 input_p_r_fifo_field3                                            : 32;

    uint32 input_p_r_fifo_field4                                            : 32;

    uint32 input_p_r_fifo_field5                                            : 32;

    uint32 input_p_r_fifo_field6                                            : 32;

    uint32 input_p_r_fifo_field7                                            : 32;

    uint32 input_p_r_fifo_field8                                            : 32;

    uint32 input_p_r_fifo_field9                                            : 32;

    uint32 input_p_r_fifo_field10                                           : 32;

    uint32 input_p_r_fifo_field11                                           : 32;

    uint32 input_p_r_fifo_field12                                           : 32;

    uint32 input_p_r_fifo_field13                                           : 32;

    uint32 input_p_r_fifo_field14                                           : 32;

    uint32 input_p_r_fifo_field15                                           : 32;

    uint32 input_p_r_fifo_field16                                           : 32;

    uint32 input_p_r_fifo_field17                                           : 32;

    uint32 input_p_r_fifo_field18                                           : 32;

    uint32 input_p_r_fifo_field19                                           : 32;

    uint32 input_p_r_fifo_field20                                           : 32;

    uint32 input_p_r_fifo_field21                                           : 32;
};
typedef struct input_p_r_fifo_s  input_p_r_fifo_t;

struct ipe_bpdu_protocol_escape_cam3_s
{
    uint32 cam3_ether_type                                                  : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct ipe_bpdu_protocol_escape_cam3_s  ipe_bpdu_protocol_escape_cam3_t;

struct ipe_bpdu_protocol_escape_cam_result3_s
{
    uint32 cam3_exception_sub_index                                         : 6;
    uint32 cam3_entry_valid                                                 : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct ipe_bpdu_protocol_escape_cam_result3_s  ipe_bpdu_protocol_escape_cam_result3_t;

struct ipe_bpdu_protocol_escape_cam_result4_s
{
    uint32 cam4_exception_sub_index                                         : 6;
    uint32 cam4_entry_valid                                                 : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct ipe_bpdu_protocol_escape_cam_result4_s  ipe_bpdu_protocol_escape_cam_result4_t;

struct ipe_intf_map_interrupt_fatal_s
{
    uint32 input_p_r_fifo_overrun                                           : 1;
    uint32 input_p_i_fifo_overrun                                           : 1;
    uint32 im_pkt_data_fifo_underrun                                        : 1;
    uint32 im_pkt_data_fifo_overrun                                         : 1;
    uint32 exp_info_fifo_overrun                                            : 1;
    uint32 user_id_prep_fifo_overrun                                        : 1;
    uint32 user_id_prep_fifo_underrun                                       : 1;
    uint32 user_id_track_fifo_overrun                                       : 1;
    uint32 user_id_tunnel_fifo_underrun                                     : 1;
    uint32 user_id_tunnel_fifo_overrun                                      : 1;
    uint32 intf_map_mpls_fifo_overrun                                       : 1;
    uint32 user_id_key_info_fifo_underrun                                   : 1;
    uint32 vlan_action_info_fifo_overrun                                    : 1;
    uint32 user_id_im_fifo_overrun                                          : 1;
    uint32 seq_track_fifo_overrun                                           : 1;
    uint32 hash_ds_res_fifo_underrun                                        : 1;
    uint32 hash_ds_res_fifo_overrun                                         : 1;
    uint32 tcam_ds_res_fifo_underrun                                        : 1;
    uint32 tcam_ds_res_fifo_overrun                                         : 1;
    uint32 tunnel_ds_fifo_underrun                                          : 1;
    uint32 tunnel_ds_fifo_overrun                                           : 1;
    uint32 ds_mpls_req_fifo_overrun                                         : 1;
    uint32 ds_mpls_res_fifo_overrun                                         : 1;
    uint32 mpls_track_fifo_overrun                                          : 1;
    uint32 im_pkt_len_fifo_overrun                                          : 1;
    uint32 im_pkt_len_fifo_underrun                                         : 1;
    uint32 user_id_key_info_fifo_overrun                                    : 1;
    uint32 vlan_action_info_fifo_underrun                                   : 1;
    uint32 ds_vlan_res_fifo_overrun                                         : 1;
    uint32 ds_vlan_prof_res_fifo_overrun                                    : 1;
    uint32 rsv_0                                                            : 2;
};
typedef struct ipe_intf_map_interrupt_fatal_s  ipe_intf_map_interrupt_fatal_t;

struct ipe_intf_map_interrupt_normal_s
{
    uint32 ds_mpls_ctl_ecc_error                                            : 1;
    uint32 ds_vlan_range_profile_ecc_error                                  : 1;
    uint32 exp_info_fifo_parity_error                                       : 1;
    uint32 out_tunnel_info_mem_parity_error                                 : 1;
    uint32 user_id_track_fifo_parity_error                                  : 1;
    uint32 ds_vlan_action_profile_ecc_error                                 : 1;
    uint32 im_pkt_data_fifo_parity_error                                    : 1;
    uint32 data_in_seq_check_error                                          : 1;
    uint32 ds_src_port_ecc_error                                            : 1;
    uint32 ds_src_interface_ecc_error                                       : 1;
    uint32 ds_router_mac_ecc_error                                          : 1;
    uint32 ds_phy_port_ext_ecc_error                                        : 1;
    uint32 ds_mpls_res_fifo_parity_error                                    : 1;
    uint32 mpls_track_fifo_parity_error                                     : 1;
    uint32 hash_ds_seq_mis_error                                            : 1;
    uint32 out_mpls_info_mem_parity_error                                   : 1;
    uint32 ds_mpls_seq_mis_error                                            : 1;
    uint32 tcam_ds_seq_mis_error                                            : 1;
    uint32 rsv_0                                                            : 14;
};
typedef struct ipe_intf_map_interrupt_normal_s  ipe_intf_map_interrupt_normal_t;

struct ipe_intf_mapper_cla_path_map_s
{
    uint32 priority_path_select0                                            : 3;
    uint32 rsv_0                                                            : 1;
    uint32 priority_path_select1                                            : 3;
    uint32 rsv_1                                                            : 1;
    uint32 priority_path_select2                                            : 3;
    uint32 rsv_2                                                            : 1;
    uint32 priority_path_select3                                            : 3;
    uint32 rsv_3                                                            : 1;
    uint32 priority_path_select4                                            : 3;
    uint32 rsv_4                                                            : 1;
    uint32 priority_path_select5                                            : 3;
    uint32 rsv_5                                                            : 1;
    uint32 priority_path_select6                                            : 3;
    uint32 rsv_6                                                            : 1;
    uint32 priority_path_select7                                            : 3;
    uint32 rsv_7                                                            : 1;
};
typedef struct ipe_intf_mapper_cla_path_map_s  ipe_intf_mapper_cla_path_map_t;

struct tcam_ds_res_fifo_s
{
    uint32 tcam_ds_res_fifo_field0                                          : 8;
    uint32 rsv_0                                                            : 24;

    uint32 tcam_ds_res_fifo_field1                                          : 32;

    uint32 tcam_ds_res_fifo_field2                                          : 32;

    uint32 tcam_ds_res_fifo_field3                                          : 32;

    uint32 tcam_ds_res_fifo_field4                                          : 32;

    uint32 tcam_ds_res_fifo_field5                                          : 32;
};
typedef struct tcam_ds_res_fifo_s  tcam_ds_res_fifo_t;

struct ds_mpls_ctl__reg_ram__ram_chk_rec_s
{
    uint32 ds_mpls_ctl_parity_fail_addr                                     : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_mpls_ctl_parity_fail                                          : 1;
};
typedef struct ds_mpls_ctl__reg_ram__ram_chk_rec_s  ds_mpls_ctl__reg_ram__ram_chk_rec_t;

struct ds_phy_port_ext__reg_ram__ram_chk_rec_s
{
    uint32 ds_phy_port_ext_parity_fail_addr                                 : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_phy_port_ext_parity_fail                                      : 1;
};
typedef struct ds_phy_port_ext__reg_ram__ram_chk_rec_s  ds_phy_port_ext__reg_ram__ram_chk_rec_t;

struct ds_protocol_vlan_s
{
    uint32 protocol_vlan_id0                                                : 12;
    uint32 protocol_replace_tag_en0                                         : 1;
    uint32 discard0                                                         : 1;
    uint32 cpu_exception_en0                                                : 1;
    uint32 protocol_vlan_id_valid0                                          : 1;
    uint32 protocol_cos0                                                    : 3;
    uint32 protocol_cos_valid0                                              : 1;
    uint32 protocol_cfi0                                                    : 1;
    uint32 rsv_0                                                            : 11;

    uint32 protocol_ether_type0                                             : 16;
    uint32 rsv_1                                                            : 16;

    uint32 protocol_vlan_id1                                                : 12;
    uint32 protocol_replace_tag_en1                                         : 1;
    uint32 discard1                                                         : 1;
    uint32 cpu_exception_en1                                                : 1;
    uint32 protocol_vlan_id_valid1                                          : 1;
    uint32 protocol_cos1                                                    : 3;
    uint32 protocol_cos_valid1                                              : 1;
    uint32 protocol_cfi1                                                    : 1;
    uint32 rsv_2                                                            : 11;

    uint32 protocol_ether_type1                                             : 16;
    uint32 rsv_3                                                            : 16;

    uint32 protocol_vlan_id2                                                : 12;
    uint32 protocol_replace_tag_en2                                         : 1;
    uint32 discard2                                                         : 1;
    uint32 cpu_exception_en2                                                : 1;
    uint32 protocol_vlan_id_valid2                                          : 1;
    uint32 protocol_cos2                                                    : 3;
    uint32 protocol_cos_valid2                                              : 1;
    uint32 protocol_cfi2                                                    : 1;
    uint32 rsv_4                                                            : 11;

    uint32 protocol_ether_type2                                             : 16;
    uint32 rsv_5                                                            : 16;

    uint32 protocol_vlan_id3                                                : 12;
    uint32 protocol_replace_tag_en3                                         : 1;
    uint32 discard3                                                         : 1;
    uint32 cpu_exception_en3                                                : 1;
    uint32 protocol_vlan_id_valid3                                          : 1;
    uint32 protocol_cos3                                                    : 3;
    uint32 protocol_cos_valid3                                              : 1;
    uint32 protocol_cfi3                                                    : 1;
    uint32 rsv_6                                                            : 11;

    uint32 protocol_ether_type3                                             : 16;
    uint32 rsv_7                                                            : 16;

    uint32 protocol_vlan_id4                                                : 12;
    uint32 protocol_replace_tag_en4                                         : 1;
    uint32 discard4                                                         : 1;
    uint32 cpu_exception_en4                                                : 1;
    uint32 protocol_vlan_id_valid4                                          : 1;
    uint32 protocol_cos4                                                    : 3;
    uint32 protocol_cos_valid4                                              : 1;
    uint32 protocol_cfi4                                                    : 1;
    uint32 rsv_8                                                            : 11;

    uint32 protocol_ether_type4                                             : 16;
    uint32 rsv_9                                                            : 16;

    uint32 protocol_vlan_id5                                                : 12;
    uint32 protocol_replace_tag_en5                                         : 1;
    uint32 discard5                                                         : 1;
    uint32 cpu_exception_en5                                                : 1;
    uint32 protocol_vlan_id_valid5                                          : 1;
    uint32 protocol_cos5                                                    : 3;
    uint32 protocol_cos_valid5                                              : 1;
    uint32 protocol_cfi5                                                    : 1;
    uint32 rsv_10                                                           : 11;

    uint32 protocol_ether_type5                                             : 16;
    uint32 rsv_11                                                           : 16;

    uint32 protocol_vlan_id6                                                : 12;
    uint32 protocol_replace_tag_en6                                         : 1;
    uint32 discard6                                                         : 1;
    uint32 cpu_exception_en6                                                : 1;
    uint32 protocol_vlan_id_valid6                                          : 1;
    uint32 protocol_cos6                                                    : 3;
    uint32 protocol_cos_valid6                                              : 1;
    uint32 protocol_cfi6                                                    : 1;
    uint32 rsv_12                                                           : 11;

    uint32 protocol_ether_type6                                             : 16;
    uint32 rsv_13                                                           : 16;

    uint32 protocol_vlan_id7                                                : 12;
    uint32 protocol_replace_tag_en7                                         : 1;
    uint32 discard7                                                         : 1;
    uint32 cpu_exception_en7                                                : 1;
    uint32 protocol_vlan_id_valid7                                          : 1;
    uint32 protocol_cos7                                                    : 3;
    uint32 protocol_cos_valid7                                              : 1;
    uint32 protocol_cfi7                                                    : 1;
    uint32 rsv_14                                                           : 11;

    uint32 protocol_ether_type7                                             : 16;
    uint32 rsv_15                                                           : 16;
};
typedef struct ds_protocol_vlan_s  ds_protocol_vlan_t;

struct ds_router_mac__reg_ram__ram_chk_rec_s
{
    uint32 ds_router_mac_parity_fail_addr                                   : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_router_mac_parity_fail                                        : 1;
};
typedef struct ds_router_mac__reg_ram__ram_chk_rec_s  ds_router_mac__reg_ram__ram_chk_rec_t;

struct ds_src_interface__reg_ram__ram_chk_rec_s
{
    uint32 ds_src_interface_parity_fail_addr                                : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_src_interface_parity_fail                                     : 1;
};
typedef struct ds_src_interface__reg_ram__ram_chk_rec_s  ds_src_interface__reg_ram__ram_chk_rec_t;

struct ds_src_port__reg_ram__ram_chk_rec_s
{
    uint32 ds_src_port_parity_fail_addr                                     : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_src_port_parity_fail                                          : 1;
};
typedef struct ds_src_port__reg_ram__ram_chk_rec_s  ds_src_port__reg_ram__ram_chk_rec_t;

struct ds_vlan_action_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_vlan_action_profile_parity_fail_addr                          : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_vlan_action_profile_parity_fail                               : 1;
};
typedef struct ds_vlan_action_profile__reg_ram__ram_chk_rec_s  ds_vlan_action_profile__reg_ram__ram_chk_rec_t;

struct ds_vlan_range_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_vlan_range_profile_parity_fail_addr                           : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_vlan_range_profile_parity_fail                                : 1;
};
typedef struct ds_vlan_range_profile__reg_ram__ram_chk_rec_s  ds_vlan_range_profile__reg_ram__ram_chk_rec_t;

struct exp_info_fifo__fifo_almost_full_thrd_s
{
    uint32 exp_info_fifo_a_full_thrd                                        : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct exp_info_fifo__fifo_almost_full_thrd_s  exp_info_fifo__fifo_almost_full_thrd_t;

struct im_pkt_data_fifo__fifo_almost_full_thrd_s
{
    uint32 im_pkt_data_fifo_a_full_thrd                                     : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct im_pkt_data_fifo__fifo_almost_full_thrd_s  im_pkt_data_fifo__fifo_almost_full_thrd_t;

struct ipe_bpdu_escape_ctl_s
{
    uint32 bpdu_escape_en                                                   : 4;
    uint32 rsv_0                                                            : 28;

    uint32 rsv_1                                                            : 32;

    uint32 rsv_2                                                            : 16;
    uint32 slow_protocol_exception_sub_index                                : 6;
    uint32 slow_protocol_exception_en                                       : 1;
    uint32 rsv_3                                                            : 1;
    uint32 eapol_exception_sub_index                                        : 6;
    uint32 eapol_exception_en                                               : 1;
    uint32 rsv_4                                                            : 1;

    uint32 rsv_5                                                            : 8;
    uint32 l2isis_exception_sub_index                                       : 6;
    uint32 l2isis_exception_en                                              : 1;
    uint32 rsv_6                                                            : 1;
    uint32 lldp_exception_sub_index                                         : 6;
    uint32 lldp_exception_en                                                : 1;
    uint32 rsv_7                                                            : 1;
    uint32 bpdu_exception_sub_index                                         : 6;
    uint32 bpdu_exception_en                                                : 1;
    uint32 rsv_8                                                            : 1;
};
typedef struct ipe_bpdu_escape_ctl_s  ipe_bpdu_escape_ctl_t;

struct ipe_bpdu_protocol_escape_cam_s
{
    uint32 mac_da_value0_high                                               : 16;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da_value0_low                                                : 32;

    uint32 mac_da_value1_high                                               : 16;
    uint32 rsv_1                                                            : 16;

    uint32 mac_da_value1_low                                                : 32;

    uint32 mac_da_value2_high                                               : 16;
    uint32 rsv_2                                                            : 16;

    uint32 mac_da_value2_low                                                : 32;

    uint32 mac_da_value3_high                                               : 16;
    uint32 rsv_3                                                            : 16;

    uint32 mac_da_value3_low                                                : 32;
};
typedef struct ipe_bpdu_protocol_escape_cam_s  ipe_bpdu_protocol_escape_cam_t;

struct ipe_bpdu_protocol_escape_cam2_s
{
    uint32 mac_da_mask0                                                     : 24;
    uint32 rsv_0                                                            : 8;

    uint32 mac_da_value0                                                    : 24;
    uint32 rsv_1                                                            : 8;

    uint32 mac_da_mask1                                                     : 24;
    uint32 rsv_2                                                            : 8;

    uint32 mac_da_value1                                                    : 24;
    uint32 rsv_3                                                            : 8;
};
typedef struct ipe_bpdu_protocol_escape_cam2_s  ipe_bpdu_protocol_escape_cam2_t;

struct ipe_bpdu_protocol_escape_cam4_s
{
    uint32 mac_da0                                                          : 24;
    uint32 rsv_0                                                            : 8;

    uint32 mac_da1                                                          : 24;
    uint32 rsv_1                                                            : 8;

    uint32 mac_da2                                                          : 24;
    uint32 rsv_2                                                            : 8;

    uint32 mac_da3                                                          : 24;
    uint32 rsv_3                                                            : 8;

    uint32 mac_da4                                                          : 24;
    uint32 rsv_4                                                            : 8;

    uint32 mac_da5                                                          : 24;
    uint32 rsv_5                                                            : 8;

    uint32 mac_da6                                                          : 24;
    uint32 rsv_6                                                            : 8;

    uint32 mac_da7                                                          : 24;
    uint32 rsv_7                                                            : 8;
};
typedef struct ipe_bpdu_protocol_escape_cam4_s  ipe_bpdu_protocol_escape_cam4_t;

struct ipe_bpdu_protocol_escape_cam_result_s
{
    uint32 cam1_exception_sub_index0                                        : 6;
    uint32 cam1_entry_valid0                                                : 1;
    uint32 rsv_0                                                            : 25;

    uint32 cam1_exception_sub_index1                                        : 6;
    uint32 cam1_entry_valid1                                                : 1;
    uint32 rsv_1                                                            : 25;

    uint32 cam1_exception_sub_index2                                        : 6;
    uint32 cam1_entry_valid2                                                : 1;
    uint32 rsv_2                                                            : 25;

    uint32 cam1_exception_sub_index3                                        : 6;
    uint32 cam1_entry_valid3                                                : 1;
    uint32 rsv_3                                                            : 25;
};
typedef struct ipe_bpdu_protocol_escape_cam_result_s  ipe_bpdu_protocol_escape_cam_result_t;

struct ipe_bpdu_protocol_escape_cam_result2_s
{
    uint32 cam2_exception_sub_index0                                        : 6;
    uint32 cam2_entry_valid0                                                : 1;
    uint32 rsv_0                                                            : 25;

    uint32 cam2_exception_sub_index1                                        : 6;
    uint32 cam2_entry_valid1                                                : 1;
    uint32 rsv_1                                                            : 25;
};
typedef struct ipe_bpdu_protocol_escape_cam_result2_s  ipe_bpdu_protocol_escape_cam_result2_t;

struct ipe_ds_vlan_ctl_s
{
    uint32 ds_stp_state_shift                                               : 2;
    uint32 stats_en                                                         : 1;
    uint32 vlan_stats_ucast_ptr_bit                                         : 4;
    uint32 vlan_stats_mcast_ptr_bit                                         : 4;
    uint32 vlan_stats_bcast_ptr_bit                                         : 4;
    uint32 stats_mode                                                       : 2;
    uint32 rsv_0                                                            : 15;
};
typedef struct ipe_ds_vlan_ctl_s  ipe_ds_vlan_ctl_t;

struct ipe_intf_map_credit_ctl_s
{
    uint32 mpls_track_credit_thrd                                           : 5;
    uint32 rsv_0                                                            : 3;
    uint32 im_proc_info_credit_thrd                                         : 5;
    uint32 rsv_1                                                            : 3;
    uint32 seq_id_credit_thrd                                               : 5;
    uint32 rsv_2                                                            : 11;

    uint32 user_id_tcam_credit_thrd                                         : 3;
    uint32 rsv_3                                                            : 1;
    uint32 user_id_hash_credit_thrd                                         : 3;
    uint32 rsv_4                                                            : 1;
    uint32 ds_mpls_credit_thrd                                              : 3;
    uint32 rsv_5                                                            : 1;
    uint32 lkup_im_credit_thrd                                              : 3;
    uint32 rsv_6                                                            : 1;
    uint32 parser_credit_thrd                                               : 3;
    uint32 rsv_7                                                            : 13;

    uint32 mpls_track_credit_used                                           : 5;
    uint32 rsv_8                                                            : 3;
    uint32 im_proc_info_credit_used                                         : 5;
    uint32 rsv_9                                                            : 3;
    uint32 seq_id_credit_used                                               : 5;
    uint32 rsv_10                                                           : 11;

    uint32 user_id_tcam_credit_used                                         : 3;
    uint32 rsv_11                                                           : 1;
    uint32 user_id_hash_credit_used                                         : 3;
    uint32 rsv_12                                                           : 1;
    uint32 ds_mpls_credit_used                                              : 3;
    uint32 rsv_13                                                           : 1;
    uint32 lkup_im_credit_used                                              : 3;
    uint32 rsv_14                                                           : 1;
    uint32 parser_credit_used                                               : 3;
    uint32 rsv_15                                                           : 13;
};
typedef struct ipe_intf_map_credit_ctl_s  ipe_intf_map_credit_ctl_t;

struct ipe_intf_map_ds_stp_state_stats_s
{
    uint32 to_ds_stp_state_read_cnt                                         : 4;
    uint32 rsv_0                                                            : 4;
    uint32 fr_ds_stp_state_data_cnt                                         : 4;
    uint32 rsv_1                                                            : 4;
    uint32 fr_ds_stp_state_error_cnt                                        : 4;
    uint32 rsv_2                                                            : 12;
};
typedef struct ipe_intf_map_ds_stp_state_stats_s  ipe_intf_map_ds_stp_state_stats_t;

struct ipe_intf_map_ds_vlan_prof_stats_s
{
    uint32 to_ds_vlan_prof_read_cnt                                         : 4;
    uint32 rsv_0                                                            : 4;
    uint32 fr_ds_vlan_prof_data_cnt                                         : 4;
    uint32 rsv_1                                                            : 4;
    uint32 fr_ds_vlan_prof_error_cnt                                        : 4;
    uint32 rsv_2                                                            : 12;
};
typedef struct ipe_intf_map_ds_vlan_prof_stats_s  ipe_intf_map_ds_vlan_prof_stats_t;

struct ipe_intf_map_ds_vlan_stats_s
{
    uint32 to_ds_vlan_read_cnt                                              : 4;
    uint32 rsv_0                                                            : 4;
    uint32 fr_ds_vlan_data_cnt                                              : 4;
    uint32 rsv_1                                                            : 4;
    uint32 fr_ds_vlan_error_cnt                                             : 4;
    uint32 rsv_2                                                            : 12;
};
typedef struct ipe_intf_map_ds_vlan_stats_s  ipe_intf_map_ds_vlan_stats_t;

struct ipe_intf_map_info_out_stats_s
{
    uint32 tx_pkt_cnt                                                       : 4;
    uint32 tx_discard_cnt                                                   : 4;
    uint32 to_parser_sop_cnt                                                : 4;
    uint32 to_parser_eop_cnt                                                : 4;
    uint32 tx_hard_error_cnt                                                : 4;
    uint32 rsv_0                                                            : 12;
};
typedef struct ipe_intf_map_info_out_stats_s  ipe_intf_map_info_out_stats_t;

struct ipe_intf_map_init_ctl_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct ipe_intf_map_init_ctl_s  ipe_intf_map_init_ctl_t;

struct ipe_intf_map_misc_ctl_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 3;
    uint32 drain_enable                                                     : 1;
    uint32 rsv_1                                                            : 3;
    uint32 ds_ecc_correct_dis                                               : 1;
    uint32 ds_ecc_detect_dis                                                : 1;
    uint32 rsv_2                                                            : 22;
};
typedef struct ipe_intf_map_misc_ctl_s  ipe_intf_map_misc_ctl_t;

struct ipe_intf_map_random_seed_ctl_s
{
    uint32 random_seed_value                                                : 15;
    uint32 rsv_0                                                            : 16;
    uint32 random_seed_load                                                 : 1;
};
typedef struct ipe_intf_map_random_seed_ctl_s  ipe_intf_map_random_seed_ctl_t;

struct ipe_intf_map_stats1_s
{
    uint32 to_hash_ds_req_cnt                                               : 4;
    uint32 fr_hash_ds_data_cnt                                              : 4;
    uint32 fr_hash_ds_error_cnt                                             : 4;
    uint32 fr_hash_ds_hit_cnt                                               : 4;
    uint32 tunnel_ds_data_cnt                                               : 4;
    uint32 rsv_0                                                            : 4;
    uint32 ds_phy_port_ext_sbe_cnt                                          : 4;
    uint32 ds_phy_port_ext_err_cnt                                          : 4;
};
typedef struct ipe_intf_map_stats1_s  ipe_intf_map_stats1_t;

struct ipe_intf_map_stats2_s
{
    uint32 ds_src_intf_sbe_cnt                                              : 4;
    uint32 ds_src_intf_err_cnt                                              : 4;
    uint32 ds_src_port_sbe_cnt                                              : 4;
    uint32 ds_src_port_err_cnt                                              : 4;
    uint32 ds_router_mac_sbe_cnt                                            : 4;
    uint32 ds_router_mac_err_cnt                                            : 4;
    uint32 rsv_0                                                            : 8;
};
typedef struct ipe_intf_map_stats2_s  ipe_intf_map_stats2_t;

struct ipe_intf_map_stats3_s
{
    uint32 to_tcam_ds_eok_cnt                                               : 4;
    uint32 to_tcam_ds_sok_cnt                                               : 4;
    uint32 fr_tcam_ds_data_cnt                                              : 4;
    uint32 fr_tcam_ds_hit_cnt                                               : 4;
    uint32 fr_tcam_ds_error_cnt                                             : 4;
    uint32 rsv_0                                                            : 4;
    uint32 ds_vlan_action_prof_sbe_cnt                                      : 4;
    uint32 ds_vlan_action_prof_err_cnt                                      : 4;
};
typedef struct ipe_intf_map_stats3_s  ipe_intf_map_stats3_t;

struct ipe_intf_map_stats4_s
{
    uint32 to_ds_mpls_read_cnt                                              : 4;
    uint32 rsv_0                                                            : 4;
    uint32 fr_ds_mpls_data_cnt                                              : 4;
    uint32 fr_ds_mpls_error_cnt                                             : 4;
    uint32 ds_mpls_ctl_sbe_cnt                                              : 4;
    uint32 ds_mpls_ctl_err_cnt                                              : 4;
    uint32 ds_vlan_range_prof_err_cnt                                       : 4;
    uint32 ds_vlan_range_prof_sbe_cnt                                       : 4;
};
typedef struct ipe_intf_map_stats4_s  ipe_intf_map_stats4_t;

struct ipe_intf_mapper_ctl_s
{
    uint32 pbb_oui_value                                                    : 24;
    uint32 system_mac_en                                                    : 1;
    uint32 arp_unicast_discard                                              : 1;
    uint32 pbb_tci_res2_check_en                                            : 1;
    uint32 pbb_tci_nca_check_en                                             : 1;
    uint32 port_rpf_high_priority                                           : 1;
    uint32 arp_dest_mac_check_en                                            : 1;
    uint32 arp_ip_check_en                                                  : 1;
    uint32 allow_mcast_mac_sa                                               : 1;

    uint32 pip_mac_sa_high                                                  : 16;
    uint32 dhcp_exception_sub_index                                         : 4;
    uint32 arp_exception_sub_index                                          : 4;
    uint32 nca_value                                                        : 1;
    uint32 arp_src_mac_check_en                                             : 1;
    uint32 use_port_ptp                                                     : 1;
    uint32 untagged_service_oam_en                                          : 1;
    uint32 rsv_0                                                            : 1;
    uint32 arp_check_exception_en                                           : 1;
    uint32 arp_unicast_exception_disable                                    : 1;
    uint32 pbb_bsi_oam_on_igs_cbp_en                                        : 1;

    uint32 rsv_1                                                            : 3;
    uint32 pbb_tci_nca_exception_en                                         : 1;
    uint32 pbb_oam_en                                                       : 1;
    uint32 pip_invalid_mac_da_check                                         : 1;
    uint32 pip_loop_mac_check                                               : 1;
    uint32 i_tag_valid_check                                                : 1;
    uint32 pip_mac_sa_low                                                   : 24;

    uint32 dhcp_unicast_exception_disable                                   : 1;
    uint32 dhcp_unicast_discard                                             : 1;
    uint32 dhcp_broadcast_routed_port_discard                               : 1;
    uint32 arp_broadcast_routed_port_discard                                : 1;
    uint32 discard_same_mac_addr                                            : 1;
    uint32 discard_same_ip_addr                                             : 1;
    uint32 pbb_check_discard_type                                           : 1;
    uint32 pnp_check_en                                                     : 1;
    uint32 fip_exception_sub_index                                          : 4;
    uint32 oam_tunnel_check_type                                            : 1;
    uint32 link_oam_discard_en                                              : 1;
    uint32 bypass_all_disable_learning                                      : 1;
    uint32 rsv_2                                                            : 1;
    uint32 system_mac_high                                                  : 16;

    uint32 system_mac_low                                                   : 32;

    uint32 layer4_security_check_en                                         : 6;
    uint32 gre_version                                                      : 3;
    uint32 gre_version_check_en                                             : 1;
    uint32 rsv_3                                                            : 22;
};
typedef struct ipe_intf_mapper_ctl_s  ipe_intf_mapper_ctl_t;

struct ipe_mpls_ctl_s
{
    uint32 exp_policer_offset0                                              : 3;
    uint32 rsv_0                                                            : 1;
    uint32 exp_policer_offset1                                              : 3;
    uint32 rsv_1                                                            : 1;
    uint32 exp_policer_offset2                                              : 3;
    uint32 rsv_2                                                            : 1;
    uint32 exp_policer_offset3                                              : 3;
    uint32 rsv_3                                                            : 1;
    uint32 exp_policer_offset4                                              : 3;
    uint32 rsv_4                                                            : 1;
    uint32 exp_policer_offset5                                              : 3;
    uint32 rsv_5                                                            : 1;
    uint32 exp_policer_offset6                                              : 3;
    uint32 rsv_6                                                            : 1;
    uint32 exp_policer_offset7                                              : 3;
    uint32 rsv_7                                                            : 1;

    uint32 mpls_ttl_limit                                                   : 8;
    uint32 use_first_label_ttl                                              : 1;
    uint32 use_first_label_exp                                              : 1;
    uint32 section_oam_sbit_error_exception_en                              : 1;
    uint32 scc_channel_type_en                                              : 1;
    uint32 mcc_channel_type_en                                              : 1;
    uint32 dcn_pid_ipv4_en                                                  : 1;
    uint32 dcn_pid_ipv6_en                                                  : 1;
    uint32 rsv_8                                                            : 1;
    uint32 mpls_ttl_decrement                                               : 8;
    uint32 mpls_offset_bytes_shift                                          : 2;
    uint32 dcn_pid_packet_type0                                             : 3;
    uint32 dcn_pid_packet_type1                                             : 3;

    uint32 oam_alert_label0                                                 : 4;
    uint32 oam_alert_label1                                                 : 4;
    uint32 dcn_vrf_id_en                                                    : 1;
    uint32 dcn_vsi_id_en                                                    : 1;
    uint32 entropy_label_ttl_check_en                                       : 1;
    uint32 gal_ttl_check_en                                                 : 1;
    uint32 entropy_label_sbit_check_en                                      : 1;
    uint32 gal_sbit_check_en                                                : 1;
    uint32 rsv_9                                                            : 2;
    uint32 label_space_size_type_global                                     : 4;
    uint32 label_space_size_type_global_mcast                               : 4;
    uint32 rsv_10                                                           : 8;

    uint32 label_base_global                                                : 7;
    uint32 rsv_11                                                           : 9;
    uint32 label_base_global_mcast                                          : 7;
    uint32 rsv_12                                                           : 9;

    uint32 min_interface_label_mcast                                        : 20;
    uint32 rsv_13                                                           : 12;

    uint32 min_interface_label                                              : 20;
    uint32 rsv_14                                                           : 12;

    uint32 ach_dcn_channel_type0                                            : 16;
    uint32 ach_dcn_channel_type1                                            : 16;

    uint32 dcn_pid0                                                         : 16;
    uint32 dcn_pid1                                                         : 16;

    uint32 vrf_id                                                           : 14;
    uint32 rsv_15                                                           : 2;
    uint32 vsi_id                                                           : 14;
    uint32 rsv_16                                                           : 2;

    uint32 stats_ptr_base                                                   : 14;
    uint32 rsv_17                                                           : 18;

    uint32 policer_ptr_base                                                 : 13;
    uint32 rsv_18                                                           : 19;
};
typedef struct ipe_mpls_ctl_s  ipe_mpls_ctl_t;

struct ipe_mpls_exp_map_s
{
    uint32 color0                                                           : 2;
    uint32 priority0                                                        : 6;
    uint32 color1                                                           : 2;
    uint32 priority1                                                        : 6;
    uint32 color2                                                           : 2;
    uint32 priority2                                                        : 6;
    uint32 color3                                                           : 2;
    uint32 priority3                                                        : 6;

    uint32 color4                                                           : 2;
    uint32 priority4                                                        : 6;
    uint32 color5                                                           : 2;
    uint32 priority5                                                        : 6;
    uint32 color6                                                           : 2;
    uint32 priority6                                                        : 6;
    uint32 color7                                                           : 2;
    uint32 priority7                                                        : 6;

    uint32 color8                                                           : 2;
    uint32 priority8                                                        : 6;
    uint32 color9                                                           : 2;
    uint32 priority9                                                        : 6;
    uint32 color10                                                          : 2;
    uint32 priority10                                                       : 6;
    uint32 color11                                                          : 2;
    uint32 priority11                                                       : 6;

    uint32 color12                                                          : 2;
    uint32 priority12                                                       : 6;
    uint32 color13                                                          : 2;
    uint32 priority13                                                       : 6;
    uint32 color14                                                          : 2;
    uint32 priority14                                                       : 6;
    uint32 color15                                                          : 2;
    uint32 priority15                                                       : 6;

    uint32 color16                                                          : 2;
    uint32 priority16                                                       : 6;
    uint32 color17                                                          : 2;
    uint32 priority17                                                       : 6;
    uint32 color18                                                          : 2;
    uint32 priority18                                                       : 6;
    uint32 color19                                                          : 2;
    uint32 priority19                                                       : 6;

    uint32 color20                                                          : 2;
    uint32 priority20                                                       : 6;
    uint32 color21                                                          : 2;
    uint32 priority21                                                       : 6;
    uint32 color22                                                          : 2;
    uint32 priority22                                                       : 6;
    uint32 color23                                                          : 2;
    uint32 priority23                                                       : 6;

    uint32 color24                                                          : 2;
    uint32 priority24                                                       : 6;
    uint32 color25                                                          : 2;
    uint32 priority25                                                       : 6;
    uint32 color26                                                          : 2;
    uint32 priority26                                                       : 6;
    uint32 color27                                                          : 2;
    uint32 priority27                                                       : 6;

    uint32 color28                                                          : 2;
    uint32 priority28                                                       : 6;
    uint32 color29                                                          : 2;
    uint32 priority29                                                       : 6;
    uint32 color30                                                          : 2;
    uint32 priority30                                                       : 6;
    uint32 color31                                                          : 2;
    uint32 priority31                                                       : 6;

    uint32 color32                                                          : 2;
    uint32 priority32                                                       : 6;
    uint32 color33                                                          : 2;
    uint32 priority33                                                       : 6;
    uint32 color34                                                          : 2;
    uint32 priority34                                                       : 6;
    uint32 color35                                                          : 2;
    uint32 priority35                                                       : 6;

    uint32 color36                                                          : 2;
    uint32 priority36                                                       : 6;
    uint32 color37                                                          : 2;
    uint32 priority37                                                       : 6;
    uint32 color38                                                          : 2;
    uint32 priority38                                                       : 6;
    uint32 color39                                                          : 2;
    uint32 priority39                                                       : 6;

    uint32 color40                                                          : 2;
    uint32 priority40                                                       : 6;
    uint32 color41                                                          : 2;
    uint32 priority41                                                       : 6;
    uint32 color42                                                          : 2;
    uint32 priority42                                                       : 6;
    uint32 color43                                                          : 2;
    uint32 priority43                                                       : 6;

    uint32 color44                                                          : 2;
    uint32 priority44                                                       : 6;
    uint32 color45                                                          : 2;
    uint32 priority45                                                       : 6;
    uint32 color46                                                          : 2;
    uint32 priority46                                                       : 6;
    uint32 color47                                                          : 2;
    uint32 priority47                                                       : 6;

    uint32 color48                                                          : 2;
    uint32 priority48                                                       : 6;
    uint32 color49                                                          : 2;
    uint32 priority49                                                       : 6;
    uint32 color50                                                          : 2;
    uint32 priority50                                                       : 6;
    uint32 color51                                                          : 2;
    uint32 priority51                                                       : 6;

    uint32 color52                                                          : 2;
    uint32 priority52                                                       : 6;
    uint32 color53                                                          : 2;
    uint32 priority53                                                       : 6;
    uint32 color54                                                          : 2;
    uint32 priority54                                                       : 6;
    uint32 color55                                                          : 2;
    uint32 priority55                                                       : 6;

    uint32 color56                                                          : 2;
    uint32 priority56                                                       : 6;
    uint32 color57                                                          : 2;
    uint32 priority57                                                       : 6;
    uint32 color58                                                          : 2;
    uint32 priority58                                                       : 6;
    uint32 color59                                                          : 2;
    uint32 priority59                                                       : 6;

    uint32 color60                                                          : 2;
    uint32 priority60                                                       : 6;
    uint32 color61                                                          : 2;
    uint32 priority61                                                       : 6;
    uint32 color62                                                          : 2;
    uint32 priority62                                                       : 6;
    uint32 color63                                                          : 2;
    uint32 priority63                                                       : 6;
};
typedef struct ipe_mpls_exp_map_s  ipe_mpls_exp_map_t;

struct ipe_mpls_ttl_thrd_s
{
    uint32 ttl_threshold0                                                   : 8;
    uint32 ttl_threshold1                                                   : 8;
    uint32 ttl_threshold2                                                   : 8;
    uint32 ttl_threshold3                                                   : 8;

    uint32 ttl_threshold4                                                   : 8;
    uint32 ttl_threshold5                                                   : 8;
    uint32 ttl_threshold6                                                   : 8;
    uint32 ttl_threshold7                                                   : 8;

    uint32 ttl_threshold8                                                   : 8;
    uint32 ttl_threshold9                                                   : 8;
    uint32 ttl_threshold10                                                  : 8;
    uint32 ttl_threshold11                                                  : 8;

    uint32 ttl_threshold12                                                  : 8;
    uint32 ttl_threshold13                                                  : 8;
    uint32 ttl_threshold14                                                  : 8;
    uint32 ttl_threshold15                                                  : 8;
};
typedef struct ipe_mpls_ttl_thrd_s  ipe_mpls_ttl_thrd_t;

struct ipe_port_mac_ctl_s
{
    uint32 port_mac_type0_47_40                                             : 8;
    uint32 port_mac_check_disable                                           : 1;
    uint32 rsv_0                                                            : 23;

    uint32 port_mac_type0_39_8                                              : 32;

    uint32 port_mac_type1_47_40                                             : 8;
    uint32 rsv_1                                                            : 24;

    uint32 port_mac_type1_39_8                                              : 32;
};
typedef struct ipe_port_mac_ctl_s  ipe_port_mac_ctl_t;

struct ipe_router_mac_ctl_s
{
    uint32 router_mac_type0_47_40                                           : 8;
    uint32 rsv_0                                                            : 24;

    uint32 router_mac_type0_39_8                                            : 32;

    uint32 router_mac_type1_47_40                                           : 8;
    uint32 rsv_1                                                            : 24;

    uint32 router_mac_type1_39_8                                            : 32;

    uint32 router_mac_type2_47_40                                           : 8;
    uint32 rsv_2                                                            : 24;

    uint32 router_mac_type2_39_8                                            : 32;
};
typedef struct ipe_router_mac_ctl_s  ipe_router_mac_ctl_t;

struct ipe_tunnel_decap_ctl_s
{
    uint32 ip_ttl_limit                                                     : 8;
    uint32 offset_byte_shift                                                : 2;
    uint32 gre_flex_protocol                                                : 16;
    uint32 gre_option2_check_en                                             : 1;
    uint32 gre_flex_payload_packet_type                                     : 3;
    uint32 mcast_address_match_check_disable                                : 1;
    uint32 tunnel_martian_address_check_en                                  : 1;

    uint32 trill_mcast_mac                                                  : 1;
    uint32 transmit_non_port_mac_trill_packet                               : 1;
    uint32 trill_ttl                                                        : 6;
    uint32 trillversion_check_en                                            : 1;
    uint32 trill_version                                                    : 2;
    uint32 trill_bfd_check_en                                               : 1;
    uint32 trill_bfd_hop_count                                              : 6;
    uint32 rsv_0                                                            : 14;
};
typedef struct ipe_tunnel_decap_ctl_s  ipe_tunnel_decap_ctl_t;

struct ipe_tunnel_id_ctl_s
{
    uint32 rsv_0                                                            : 3;
    uint32 route_obey_stp                                                   : 1;
    uint32 capwap_dtls_exception_en                                         : 1;
    uint32 capwap_keep_alive_exception_en                                   : 1;
    uint32 capwap_dtls_discard                                              : 1;
    uint32 capwap_keep_alive_discard                                        : 1;
    uint32 capwap_dtls_exception_sub_index                                  : 6;
    uint32 rsv_1                                                            : 1;
    uint32 capwap_fragment_exception_en                                     : 1;
    uint32 capwap_keep_alive_exception_sub_index                            : 6;
    uint32 rsv_2                                                            : 1;
    uint32 capwap_fragment_discard                                          : 1;
    uint32 capwap_fragment_exception_sub_index                              : 6;
    uint32 rsv_3                                                            : 2;
};
typedef struct ipe_tunnel_id_ctl_s  ipe_tunnel_id_ctl_t;

struct ipe_user_id_ctl_s
{
    uint32 rsv_0                                                            : 7;
    uint32 lookup_ctl0                                                      : 7;
    uint32 rsv_1                                                            : 18;

    uint32 rsv_2                                                            : 7;
    uint32 lookup_ctl1                                                      : 7;
    uint32 rsv_3                                                            : 18;

    uint32 rsv_4                                                            : 7;
    uint32 lookup_ctl2                                                      : 7;
    uint32 rsv_5                                                            : 18;

    uint32 rsv_6                                                            : 7;
    uint32 lookup_ctl3                                                      : 5;
    uint32 rsv_7                                                            : 20;

    uint32 rsv_8                                                            : 6;
    uint32 lookup_ctl4                                                      : 8;
    uint32 rsv_9                                                            : 18;

    uint32 rsv_10                                                           : 6;
    uint32 lookup_ctl5                                                      : 8;
    uint32 rsv_11                                                           : 18;

    uint32 rsv_12                                                           : 6;
    uint32 lookup_ctl6                                                      : 6;
    uint32 rsv_13                                                           : 20;

    uint32 rsv_14                                                           : 6;
    uint32 lookup_ctl7                                                      : 6;
    uint32 rsv_15                                                           : 20;

    uint32 rsv_16                                                           : 6;
    uint32 lookup_ctl8                                                      : 6;
    uint32 rsv_17                                                           : 20;

    uint32 parser_length_error_mode                                         : 2;
    uint32 arp_force_ipv4                                                   : 1;
    uint32 force_mac_key                                                    : 1;
    uint32 user_id_mac_key_svlan_first                                      : 1;
    uint32 oam_tx_bypass_user_id                                            : 1;
    uint32 capwap_ac_ha_permit_bridge                                       : 1;
    uint32 capwap_ac_ha_permit_learning                                     : 1;
    uint32 capwap_ac_ha_permit_route                                        : 1;
    uint32 interlaken_exception_en                                          : 1;
    uint32 rsv_18                                                           : 22;

    uint32 fcoe_length                                                      : 14;
    uint32 rsv_19                                                           : 2;
    uint32 trill_length                                                     : 14;
    uint32 rsv_20                                                           : 2;

    uint32 default_length                                                   : 14;
    uint32 rsv_21                                                           : 2;
    uint32 layer2_protocol_tunnel_lm_disable                                : 1;
    uint32 rsv_22                                                           : 15;

    uint32 exception2_lm_down_en                                            : 32;

    uint32 exception2_lm_up_en                                              : 32;
};
typedef struct ipe_user_id_ctl_s  ipe_user_id_ctl_t;

struct ipe_user_id_sgmac_ctl_s
{
    uint32 rsv_0                                                            : 7;
    uint32 sgmac_control_message_en                                         : 1;
    uint32 rsv_1                                                            : 5;
    uint32 sgmac_control_message_discard                                    : 1;
    uint32 sgmac_control_message_exception_en                               : 1;
    uint32 rsv_2                                                            : 1;
    uint32 sgmac_control_ether_type                                         : 16;
};
typedef struct ipe_user_id_sgmac_ctl_s  ipe_user_id_sgmac_ctl_t;

struct user_id_im_fifo__fifo_almost_full_thrd_s
{
    uint32 user_id_im_fifo_a_full_thrd                                      : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct user_id_im_fifo__fifo_almost_full_thrd_s  user_id_im_fifo__fifo_almost_full_thrd_t;

struct user_id_key_info_fifo__fifo_almost_full_thrd_s
{
    uint32 user_id_key_info_fifo_a_full_thrd                                : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct user_id_key_info_fifo__fifo_almost_full_thrd_s  user_id_key_info_fifo__fifo_almost_full_thrd_t;

struct ipe_lkup_mgr_interrupt_fatal_s
{
    uint32 ipe_lkup_mgr_p_i_fifo_overrun                                    : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct ipe_lkup_mgr_interrupt_fatal_s  ipe_lkup_mgr_interrupt_fatal_t;

struct ipe_lkup_mgr_interrupt_normal_s
{
    uint32 pr_seq_error                                                     : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct ipe_lkup_mgr_interrupt_normal_s  ipe_lkup_mgr_interrupt_normal_t;

struct ipe_lkup_mgr_p_i_fifo_s
{
    uint32 ipe_lkup_mgr_p_i_fifo_field0                                     : 20;
    uint32 rsv_0                                                            : 12;

    uint32 ipe_lkup_mgr_p_i_fifo_field1                                     : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field2                                     : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field3                                     : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field4                                     : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field5                                     : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field6                                     : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field7                                     : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field8                                     : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field9                                     : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field10                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field11                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field12                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field13                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field14                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field15                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field16                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field17                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field18                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field19                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field20                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field21                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field22                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field23                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field24                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field25                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field26                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field27                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field28                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field29                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field30                                    : 32;

    uint32 ipe_lkup_mgr_p_i_fifo_field31                                    : 32;
};
typedef struct ipe_lkup_mgr_p_i_fifo_s  ipe_lkup_mgr_p_i_fifo_t;

struct ipe_lkup_mgr_p_r_fifo_s
{
    uint32 ipe_lkup_mgr_p_r_fifo_field0                                     : 9;
    uint32 rsv_0                                                            : 23;

    uint32 ipe_lkup_mgr_p_r_fifo_field1                                     : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field2                                     : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field3                                     : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field4                                     : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field5                                     : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field6                                     : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field7                                     : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field8                                     : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field9                                     : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field10                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field11                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field12                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field13                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field14                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field15                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field16                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field17                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field18                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field19                                    : 32;

    uint32 ipe_lkup_mgr_p_r_fifo_field20                                    : 32;
};
typedef struct ipe_lkup_mgr_p_r_fifo_s  ipe_lkup_mgr_p_r_fifo_t;

struct ipe_exception3_cam_s
{
    uint32 l3_header_protocol0                                              : 8;
    uint32 cam_exception_sub_index0                                         : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cam_entry_valid0                                                 : 1;
    uint32 rsv_1                                                            : 15;

    uint32 l3_header_protocol1                                              : 8;
    uint32 cam_exception_sub_index1                                         : 6;
    uint32 rsv_2                                                            : 2;
    uint32 cam_entry_valid1                                                 : 1;
    uint32 rsv_3                                                            : 15;

    uint32 l3_header_protocol2                                              : 8;
    uint32 cam_exception_sub_index2                                         : 6;
    uint32 rsv_4                                                            : 2;
    uint32 cam_entry_valid2                                                 : 1;
    uint32 rsv_5                                                            : 15;

    uint32 l3_header_protocol3                                              : 8;
    uint32 cam_exception_sub_index3                                         : 6;
    uint32 rsv_6                                                            : 2;
    uint32 cam_entry_valid3                                                 : 1;
    uint32 rsv_7                                                            : 15;

    uint32 l3_header_protocol4                                              : 8;
    uint32 cam_exception_sub_index4                                         : 6;
    uint32 rsv_8                                                            : 2;
    uint32 cam_entry_valid4                                                 : 1;
    uint32 rsv_9                                                            : 15;

    uint32 l3_header_protocol5                                              : 8;
    uint32 cam_exception_sub_index5                                         : 6;
    uint32 rsv_10                                                           : 2;
    uint32 cam_entry_valid5                                                 : 1;
    uint32 rsv_11                                                           : 15;

    uint32 l3_header_protocol6                                              : 8;
    uint32 cam_exception_sub_index6                                         : 6;
    uint32 rsv_12                                                           : 2;
    uint32 cam_entry_valid6                                                 : 1;
    uint32 rsv_13                                                           : 15;

    uint32 l3_header_protocol7                                              : 8;
    uint32 cam_exception_sub_index7                                         : 6;
    uint32 rsv_14                                                           : 2;
    uint32 cam_entry_valid7                                                 : 1;
    uint32 rsv_15                                                           : 15;
};
typedef struct ipe_exception3_cam_s  ipe_exception3_cam_t;

struct ipe_exception3_cam2_s
{
    uint32 dest_port0                                                       : 16;
    uint32 is_tcp_value0                                                    : 1;
    uint32 is_tcp_mask0                                                     : 1;
    uint32 is_udp_value0                                                    : 1;
    uint32 is_udp_mask0                                                     : 1;
    uint32 cam2_entry_valid0                                                : 1;
    uint32 rsv_0                                                            : 3;
    uint32 cam2_exception_sub_index0                                        : 6;
    uint32 rsv_1                                                            : 2;

    uint32 dest_port1                                                       : 16;
    uint32 is_tcp_value1                                                    : 1;
    uint32 is_tcp_mask1                                                     : 1;
    uint32 is_udp_value1                                                    : 1;
    uint32 is_udp_mask1                                                     : 1;
    uint32 cam2_entry_valid1                                                : 1;
    uint32 rsv_2                                                            : 3;
    uint32 cam2_exception_sub_index1                                        : 6;
    uint32 rsv_3                                                            : 2;

    uint32 dest_port2                                                       : 16;
    uint32 is_tcp_value2                                                    : 1;
    uint32 is_tcp_mask2                                                     : 1;
    uint32 is_udp_value2                                                    : 1;
    uint32 is_udp_mask2                                                     : 1;
    uint32 cam2_entry_valid2                                                : 1;
    uint32 rsv_4                                                            : 3;
    uint32 cam2_exception_sub_index2                                        : 6;
    uint32 rsv_5                                                            : 2;

    uint32 dest_port3                                                       : 16;
    uint32 is_tcp_value3                                                    : 1;
    uint32 is_tcp_mask3                                                     : 1;
    uint32 is_udp_value3                                                    : 1;
    uint32 is_udp_mask3                                                     : 1;
    uint32 cam2_entry_valid3                                                : 1;
    uint32 rsv_6                                                            : 3;
    uint32 cam2_exception_sub_index3                                        : 6;
    uint32 rsv_7                                                            : 2;

    uint32 dest_port4                                                       : 16;
    uint32 is_tcp_value4                                                    : 1;
    uint32 is_tcp_mask4                                                     : 1;
    uint32 is_udp_value4                                                    : 1;
    uint32 is_udp_mask4                                                     : 1;
    uint32 cam2_entry_valid4                                                : 1;
    uint32 rsv_8                                                            : 3;
    uint32 cam2_exception_sub_index4                                        : 6;
    uint32 rsv_9                                                            : 2;

    uint32 dest_port5                                                       : 16;
    uint32 is_tcp_value5                                                    : 1;
    uint32 is_tcp_mask5                                                     : 1;
    uint32 is_udp_value5                                                    : 1;
    uint32 is_udp_mask5                                                     : 1;
    uint32 cam2_entry_valid5                                                : 1;
    uint32 rsv_10                                                           : 3;
    uint32 cam2_exception_sub_index5                                        : 6;
    uint32 rsv_11                                                           : 2;

    uint32 dest_port6                                                       : 16;
    uint32 is_tcp_value6                                                    : 1;
    uint32 is_tcp_mask6                                                     : 1;
    uint32 is_udp_value6                                                    : 1;
    uint32 is_udp_mask6                                                     : 1;
    uint32 cam2_entry_valid6                                                : 1;
    uint32 rsv_12                                                           : 3;
    uint32 cam2_exception_sub_index6                                        : 6;
    uint32 rsv_13                                                           : 2;

    uint32 dest_port7                                                       : 16;
    uint32 is_tcp_value7                                                    : 1;
    uint32 is_tcp_mask7                                                     : 1;
    uint32 is_udp_value7                                                    : 1;
    uint32 is_udp_mask7                                                     : 1;
    uint32 cam2_entry_valid7                                                : 1;
    uint32 rsv_14                                                           : 3;
    uint32 cam2_exception_sub_index7                                        : 6;
    uint32 rsv_15                                                           : 2;
};
typedef struct ipe_exception3_cam2_s  ipe_exception3_cam2_t;

struct ipe_exception3_ctl_s
{
    uint32 exception_cam_en                                                 : 1;
    uint32 exception_cam_en2                                                : 1;
    uint32 rsv_0                                                            : 22;
    uint32 msdp_exception_sub_index                                         : 6;
    uint32 msdp_exception_en                                                : 1;
    uint32 rsv_1                                                            : 1;

    uint32 rip_exception_sub_index                                          : 6;
    uint32 rip_exception_en                                                 : 1;
    uint32 rsv_2                                                            : 1;
    uint32 ospf_exception_sub_index                                         : 6;
    uint32 ospf_exception_en                                                : 1;
    uint32 rsv_3                                                            : 1;
    uint32 bgp_exception_sub_index                                          : 6;
    uint32 bgp_exception_en                                                 : 1;
    uint32 rsv_4                                                            : 1;
    uint32 pim_exception_sub_index                                          : 6;
    uint32 pim_exception_en                                                 : 1;
    uint32 rsv_5                                                            : 1;

    uint32 rsvp_exception_sub_index                                         : 6;
    uint32 rsvp_exception_en                                                : 1;
    uint32 rsv_6                                                            : 1;
    uint32 ldp_exception_sub_index                                          : 6;
    uint32 ldp_exception_en                                                 : 1;
    uint32 rsv_7                                                            : 1;
    uint32 vrrp_exception_sub_index                                         : 6;
    uint32 vrrp_exception_en                                                : 1;
    uint32 rsv_8                                                            : 9;
};
typedef struct ipe_exception3_ctl_s  ipe_exception3_ctl_t;

struct ipe_ipv4_mcast_force_route_s
{
    uint32 addr0_value                                                      : 32;

    uint32 addr0_mask                                                       : 32;

    uint32 addr1_value                                                      : 32;

    uint32 addr1_mask                                                       : 32;
};
typedef struct ipe_ipv4_mcast_force_route_s  ipe_ipv4_mcast_force_route_t;

struct ipe_ipv6_mcast_force_route_s
{
    uint32 addr0_value3                                                     : 32;

    uint32 addr0_value2                                                     : 32;

    uint32 addr0_value1                                                     : 32;

    uint32 addr0_value0                                                     : 32;

    uint32 addr0_mask3                                                      : 32;

    uint32 addr0_mask2                                                      : 32;

    uint32 addr0_mask1                                                      : 32;

    uint32 addr0_mask0                                                      : 32;

    uint32 addr1_value3                                                     : 32;

    uint32 addr1_value2                                                     : 32;

    uint32 addr1_value1                                                     : 32;

    uint32 addr1_value0                                                     : 32;

    uint32 addr1_mask3                                                      : 32;

    uint32 addr1_mask2                                                      : 32;

    uint32 addr1_mask1                                                      : 32;

    uint32 addr1_mask0                                                      : 32;
};
typedef struct ipe_ipv6_mcast_force_route_s  ipe_ipv6_mcast_force_route_t;

struct ipe_lkup_mgr_credit_s
{
    uint32 pkt_proc_credit_thrd                                             : 5;
    uint32 rsv_0                                                            : 27;

    uint32 tcam_ds_credit_thrd                                              : 3;
    uint32 rsv_1                                                            : 5;
    uint32 hash_ds_credit_thrd                                              : 3;
    uint32 rsv_2                                                            : 5;
    uint32 fib_credit_thrd                                                  : 3;
    uint32 rsv_3                                                            : 13;

    uint32 pkt_proc_credit_used                                             : 5;
    uint32 rsv_4                                                            : 3;
    uint32 tcam_ds_credit_used                                              : 3;
    uint32 rsv_5                                                            : 5;
    uint32 hash_ds_credit_used                                              : 3;
    uint32 rsv_6                                                            : 5;
    uint32 fib_credit_used                                                  : 3;
    uint32 rsv_7                                                            : 5;
};
typedef struct ipe_lkup_mgr_credit_s  ipe_lkup_mgr_credit_t;

struct ipe_lkup_mgr_debug_stats_s
{
    uint32 tx_info_cnt                                                      : 4;
    uint32 rsv_0                                                            : 4;
    uint32 tx_discard_cnt                                                   : 4;
    uint32 rsv_1                                                            : 4;
    uint32 tx_hard_error_cnt                                                : 4;
    uint32 rsv_2                                                            : 12;

    uint32 tx_fib_key_cnt                                                   : 4;
    uint32 rsv_3                                                            : 4;
    uint32 tx_tcam_key_cnt                                                  : 4;
    uint32 rsv_4                                                            : 4;
    uint32 tx_hash_key_cnt                                                  : 4;
    uint32 rsv_5                                                            : 12;

    uint32 fr_parser_valid_cnt                                              : 4;
    uint32 rsv_6                                                            : 28;
};
typedef struct ipe_lkup_mgr_debug_stats_s  ipe_lkup_mgr_debug_stats_t;

struct ipe_lkup_mgr_drain_enable_s
{
    uint32 ipe_lkup_mgr_drain_enable                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct ipe_lkup_mgr_drain_enable_s  ipe_lkup_mgr_drain_enable_t;

struct ipe_lkup_mgr_fsm_state_s
{
    uint32 tcam_cur_st                                                      : 4;
    uint32 rsv_0                                                            : 28;

    uint32 fib_cur_st                                                       : 3;
    uint32 rsv_1                                                            : 29;
};
typedef struct ipe_lkup_mgr_fsm_state_s  ipe_lkup_mgr_fsm_state_t;

struct ipe_lookup_ctl_s
{
    uint32 rsv_0                                                            : 10;
    uint32 acl_qos_lookup_ctl0                                              : 4;
    uint32 rsv_1                                                            : 18;

    uint32 rsv_2                                                            : 10;
    uint32 acl_qos_lookup_ctl1                                              : 4;
    uint32 rsv_3                                                            : 18;

    uint32 rsv_4                                                            : 10;
    uint32 acl_qos_lookup_ctl2                                              : 4;
    uint32 rsv_5                                                            : 18;

    uint32 rsv_6                                                            : 10;
    uint32 acl_qos_lookup_ctl3                                              : 4;
    uint32 rsv_7                                                            : 18;

    uint32 rsv_8                                                            : 7;
    uint32 ip_da_lookup_ctl0                                                : 9;
    uint32 rsv_9                                                            : 16;

    uint32 rsv_10                                                           : 7;
    uint32 ip_da_lookup_ctl1                                                : 9;
    uint32 rsv_11                                                           : 16;

    uint32 rsv_12                                                           : 7;
    uint32 ip_da_lookup_ctl2                                                : 9;
    uint32 rsv_13                                                           : 16;

    uint32 rsv_14                                                           : 7;
    uint32 ip_da_lookup_ctl3                                                : 9;
    uint32 rsv_15                                                           : 16;

    uint32 rsv_16                                                           : 7;
    uint32 ip_sa_lookup_ctl0                                                : 9;
    uint32 rsv_17                                                           : 16;

    uint32 rsv_18                                                           : 7;
    uint32 ip_sa_lookup_ctl1                                                : 9;
    uint32 rsv_19                                                           : 16;

    uint32 rsv_20                                                           : 7;
    uint32 ip_sa_lookup_ctl2                                                : 9;
    uint32 rsv_21                                                           : 16;

    uint32 rsv_22                                                           : 7;
    uint32 ip_sa_lookup_ctl3                                                : 9;
    uint32 rsv_23                                                           : 16;

    uint32 rsv_24                                                           : 7;
    uint32 ip_sa_lookup_ctl4                                                : 7;
    uint32 rsv_25                                                           : 18;

    uint32 rsv_26                                                           : 7;
    uint32 ip_sa_lookup_ctl5                                                : 7;
    uint32 rsv_27                                                           : 18;

    uint32 rsv_28                                                           : 7;
    uint32 mac_da_lookup_ctl                                                : 7;
    uint32 rsv_29                                                           : 18;

    uint32 rsv_30                                                           : 7;
    uint32 mac_sa_lookup_ctl                                                : 7;
    uint32 rsv_31                                                           : 18;

    uint32 rsv_32                                                           : 7;
    uint32 fcoe_lookup_ctl0                                                 : 7;
    uint32 rsv_33                                                           : 18;

    uint32 rsv_34                                                           : 7;
    uint32 fcoe_lookup_ctl1                                                 : 7;
    uint32 rsv_35                                                           : 18;

    uint32 rsv_36                                                           : 7;
    uint32 trill_da_lookup_ctl0                                             : 7;
    uint32 rsv_37                                                           : 18;

    uint32 rsv_38                                                           : 7;
    uint32 trill_da_lookup_ctl1                                             : 7;
    uint32 rsv_39                                                           : 18;

    uint32 rsv_40                                                           : 7;
    uint32 mac_ipv6_lookup_ctl                                              : 7;
    uint32 rsv_41                                                           : 18;

    uint32 global_vrf_id_lookup_en                                          : 1;
    uint32 stp_block_bridge_disable                                         : 1;
    uint32 acl_use_packet_vlan                                              : 1;
    uint32 mpls_bfd_use_label                                               : 1;
    uint32 ach_cc_use_label                                                 : 1;
    uint32 ach_cv_use_label                                                 : 1;
    uint32 merge_mac_ip_acl_key                                             : 1;
    uint32 no_ip_mcast_mac_lookup                                           : 1;
    uint32 system_route_mac_en                                              : 1;
    uint32 fcoe_over_trill_use_inner_vlan                                   : 1;
    uint32 trill_inner_vlan_check                                           : 1;
    uint32 trill_mbit_check_disable                                         : 1;
    uint32 stp_block_layer3                                                 : 1;
    uint32 route_obey_stp                                                   : 1;
    uint32 mac_tcam_lookup_en                                               : 1;
    uint32 acl_hash_lookup_en                                               : 1;
    uint32 mac_hash_lookup_en                                               : 1;
    uint32 trill_mcast_mac                                                  : 1;
    uint32 fpma_check_en                                                    : 1;
    uint32 oam_obey_acl_qos                                                 : 1;
    uint32 ipv4_ucast_route_key_sa_en                                       : 1;
    uint32 ipv4_ucast_rpf_key_da_en                                         : 1;
    uint32 trill_version                                                    : 2;
    uint32 ipv4_mcast_force_unicast_en                                      : 1;
    uint32 ipv6_mcast_force_unicast_en                                      : 1;
    uint32 routed_port_disable_bcast_bridge                                 : 1;
    uint32 ipv4_mcast_force_bridge_en                                       : 1;
    uint32 ipv6_mcast_force_bridge_en                                       : 1;
    uint32 mpls_section_oam_use_port                                        : 1;
    uint32 pbb_mode                                                         : 1;
    uint32 oam_lookup_user_vlan_id                                          : 1;

    uint32 rsv_42                                                           : 16;
    uint32 ecn_aware                                                        : 16;

    uint32 gre_flex_protocol                                                : 16;
    uint32 gre_flex_payload_packet_type                                     : 3;
    uint32 skip_mac_da_lookup                                               : 1;
    uint32 trill_use_inner_vlan                                             : 1;
    uint32 l4_dest_port_overwrite                                           : 1;
    uint32 parser_length_error_mode                                         : 2;
    uint32 bfd_single_hop_ttl                                               : 8;

    uint32 rsv_43                                                           : 7;
    uint32 mac_ipv4_lookup_ctl                                              : 7;
    uint32 rsv_44                                                           : 18;

    uint32 rsv_45                                                           : 6;
    uint32 trill_inner_vsi_base                                             : 8;
    uint32 rsv_46                                                           : 6;
    uint32 service_acl_qos_en                                               : 12;

    uint32 system_route_mac47_32                                            : 16;
    uint32 trill_use_ipv6_key                                               : 1;
    uint32 arp_use_ipv6_key                                                 : 1;
    uint32 non_ip_mpls_use_ipv6_key                                         : 1;
    uint32 fdb_flush_learning_disable                                       : 1;
    uint32 fdb_flush_vsi_learning_disable                                   : 1;
    uint32 trill_inner_vlan_absent_discard                                  : 1;
    uint32 trill_lookup_check_inner                                         : 1;
    uint32 fatal_exception_lookup_en                                        : 1;
    uint32 route_after_decap_mcast_en                                       : 1;
    uint32 fdb_flush_outer_learning_disable                                 : 1;
    uint32 learning_disable                                                 : 1;
    uint32 pim_snooping_en                                                  : 1;
    uint32 rsv_47                                                           : 4;

    uint32 system_route_mac31_0                                             : 32;

    uint32 system_port_mac47_32                                             : 16;
    uint32 fdb_flush_vsi                                                    : 14;
    uint32 rsv_48                                                           : 2;

    uint32 system_port_mac31_0                                              : 32;
};
typedef struct ipe_lookup_ctl_s  ipe_lookup_ctl_t;

struct ipe_lookup_pbr_ctl_s
{
    uint32 force_ipv4_mcast_pbr                                             : 1;
    uint32 rsv_0                                                            : 15;
    uint32 force_ipv6_mcast_pbr                                             : 1;
    uint32 rsv_1                                                            : 15;
};
typedef struct ipe_lookup_pbr_ctl_s  ipe_lookup_pbr_ctl_t;

struct ipe_lookup_route_ctl_s
{
    uint32 martian_check_en_low                                             : 6;
    uint32 rsv_0                                                            : 12;
    uint32 martian_address_check_disable                                    : 1;
    uint32 rsv_1                                                            : 1;
    uint32 martian_check_en_high                                            : 11;
    uint32 rsv_2                                                            : 1;
};
typedef struct ipe_lookup_route_ctl_s  ipe_lookup_route_ctl_t;

struct ipe_route_martian_addr_s
{
    uint32 flex0_value                                                      : 32;

    uint32 flex0_mask                                                       : 32;

    uint32 flex1_value                                                      : 32;

    uint32 flex1_mask                                                       : 32;
};
typedef struct ipe_route_martian_addr_s  ipe_route_martian_addr_t;

struct ds_ecmp_group_s
{
    uint32 ds_fwd_ptr0                                                      : 16;
    uint32 dest_channel0                                                    : 6;
    uint32 rsv_0                                                            : 2;
    uint32 ecmp_mem_num                                                     : 3;
    uint32 rsv_1                                                            : 5;

    uint32 ds_fwd_ptr1                                                      : 16;
    uint32 dest_channel1                                                    : 6;
    uint32 rsv_2                                                            : 10;

    uint32 ds_fwd_ptr2                                                      : 16;
    uint32 dest_channel2                                                    : 6;
    uint32 rsv_3                                                            : 10;

    uint32 ds_fwd_ptr3                                                      : 16;
    uint32 dest_channel3                                                    : 6;
    uint32 rsv_4                                                            : 10;

    uint32 ds_fwd_ptr4                                                      : 16;
    uint32 dest_channel4                                                    : 6;
    uint32 rsv_5                                                            : 10;

    uint32 ds_fwd_ptr5                                                      : 16;
    uint32 dest_channel5                                                    : 6;
    uint32 rsv_6                                                            : 10;

    uint32 ds_fwd_ptr6                                                      : 16;
    uint32 dest_channel6                                                    : 6;
    uint32 rsv_7                                                            : 10;

    uint32 ds_fwd_ptr7                                                      : 16;
    uint32 dest_channel7                                                    : 6;
    uint32 rsv_8                                                            : 10;
};
typedef struct ds_ecmp_group_s  ds_ecmp_group_t;

struct ds_ecmp_state_s
{
    uint32 old_ts                                                           : 8;
    uint32 active                                                           : 1;
    uint32 rsv_0                                                            : 7;
    uint32 ds_fwd_ptr                                                       : 16;
};
typedef struct ds_ecmp_state_s  ds_ecmp_state_t;

struct ds_rpf_s
{
    uint32 rpf_if_id0                                                       : 10;
    uint32 rpf_if_id_valid0                                                 : 1;
    uint32 rsv_0                                                            : 1;
    uint32 rpf_port_id0_11_8                                                : 4;
    uint32 rpf_if_id1                                                       : 10;
    uint32 rpf_if_id_valid1                                                 : 1;
    uint32 rsv_1                                                            : 1;
    uint32 rpf_port_id0_13_12                                               : 2;
    uint32 rsv_2                                                            : 1;
    uint32 rpf_port_id_valid0                                               : 1;

    uint32 rpf_if_id2                                                       : 10;
    uint32 rpf_if_id_valid2                                                 : 1;
    uint32 rsv_3                                                            : 1;
    uint32 rpf_port_id0_3_0                                                 : 4;
    uint32 rpf_if_id3                                                       : 10;
    uint32 rpf_if_id_valid3                                                 : 1;
    uint32 rsv_4                                                            : 1;
    uint32 rpf_port_id0_7_4                                                 : 4;

    uint32 rpf_if_id4                                                       : 10;
    uint32 rpf_if_id_valid4                                                 : 1;
    uint32 rsv_5                                                            : 1;
    uint32 rpf_port_id1_11_8                                                : 4;
    uint32 rpf_if_id5                                                       : 10;
    uint32 rpf_if_id_valid5                                                 : 1;
    uint32 rsv_6                                                            : 1;
    uint32 rpf_port_id1_13_12                                               : 2;
    uint32 rsv_7                                                            : 1;
    uint32 rpf_port_id_valid1                                               : 1;

    uint32 rpf_if_id6                                                       : 10;
    uint32 rpf_if_id_valid6                                                 : 1;
    uint32 rsv_8                                                            : 1;
    uint32 rpf_port_id1_3_0                                                 : 4;
    uint32 rpf_if_id7                                                       : 10;
    uint32 rpf_if_id_valid7                                                 : 1;
    uint32 rsv_9                                                            : 1;
    uint32 rpf_port_id1_7_4                                                 : 4;

    uint32 rpf_if_id8                                                       : 10;
    uint32 rpf_if_id_valid8                                                 : 1;
    uint32 rsv_10                                                           : 1;
    uint32 rpf_port_id2_11_8                                                : 4;
    uint32 rpf_if_id9                                                       : 10;
    uint32 rpf_if_id_valid9                                                 : 1;
    uint32 rsv_11                                                           : 1;
    uint32 rpf_port_id2_13_12                                               : 2;
    uint32 rsv_12                                                           : 1;
    uint32 rpf_port_id_valid2                                               : 1;

    uint32 rpf_if_id10                                                      : 10;
    uint32 rpf_if_id_valid10                                                : 1;
    uint32 rsv_13                                                           : 1;
    uint32 rpf_port_id2_3_0                                                 : 4;
    uint32 rpf_if_id11                                                      : 10;
    uint32 rpf_if_id_valid11                                                : 1;
    uint32 rsv_14                                                           : 1;
    uint32 rpf_port_id2_7_4                                                 : 4;

    uint32 rpf_if_id12                                                      : 10;
    uint32 rpf_if_id_valid12                                                : 1;
    uint32 rsv_15                                                           : 1;
    uint32 rpf_port_id3_11_8                                                : 4;
    uint32 rpf_if_id13                                                      : 10;
    uint32 rpf_if_id_valid13                                                : 1;
    uint32 rsv_16                                                           : 1;
    uint32 rpf_port_id3_13_12                                               : 2;
    uint32 rsv_17                                                           : 1;
    uint32 rpf_port_id_valid3                                               : 1;

    uint32 rpf_if_id14                                                      : 10;
    uint32 rpf_if_id_valid14                                                : 1;
    uint32 rsv_18                                                           : 1;
    uint32 rpf_port_id3_3_0                                                 : 4;
    uint32 rpf_if_id15                                                      : 10;
    uint32 rpf_if_id_valid15                                                : 1;
    uint32 rsv_19                                                           : 1;
    uint32 rpf_port_id3_7_4                                                 : 4;
};
typedef struct ds_rpf_s  ds_rpf_t;

struct ds_src_channel_s
{
    uint32 path_delay31_0                                                   : 32;

    uint32 asymmetry_delay31_0                                              : 32;

    uint32 ingress_latency                                                  : 16;
    uint32 rsv_0                                                            : 8;
    uint32 asymmetry_delay35_32                                             : 4;
    uint32 path_delay35_32                                                  : 4;

    uint32 qcn_port_id                                                      : 4;
    uint32 rsv_1                                                            : 4;
    uint32 asymmetry_delay_negtive                                          : 1;
    uint32 rsv_2                                                            : 23;
};
typedef struct ds_src_channel_s  ds_src_channel_t;

struct ds_storm_ctl_s
{
    uint32 threshold                                                        : 24;
    uint32 rsv_0                                                            : 8;

    uint32 running_count                                                    : 32;

    uint32 use_packet_count                                                 : 1;
    uint32 exception_en                                                     : 1;
    uint32 rsv_1                                                            : 30;
};
typedef struct ds_storm_ctl_s  ds_storm_ctl_t;

struct ipe_classification_cos_map_s
{
    uint32 color0                                                           : 2;
    uint32 priority0                                                        : 6;
    uint32 color1                                                           : 2;
    uint32 priority1                                                        : 6;
    uint32 color2                                                           : 2;
    uint32 priority2                                                        : 6;
    uint32 color3                                                           : 2;
    uint32 priority3                                                        : 6;
};
typedef struct ipe_classification_cos_map_s  ipe_classification_cos_map_t;

struct ipe_classification_dscp_map_s
{
    uint32 color0                                                           : 2;
    uint32 priority0                                                        : 6;
    uint32 color1                                                           : 2;
    uint32 priority1                                                        : 6;
    uint32 color2                                                           : 2;
    uint32 priority2                                                        : 6;
    uint32 color3                                                           : 2;
    uint32 priority3                                                        : 6;
};
typedef struct ipe_classification_dscp_map_s  ipe_classification_dscp_map_t;

struct ipe_classification_path_map_s
{
    uint32 priority_path_select0                                            : 3;
    uint32 rsv_0                                                            : 1;
    uint32 priority_path_select1                                            : 3;
    uint32 rsv_1                                                            : 1;
    uint32 priority_path_select2                                            : 3;
    uint32 rsv_2                                                            : 1;
    uint32 priority_path_select3                                            : 3;
    uint32 rsv_3                                                            : 1;
    uint32 priority_path_select4                                            : 3;
    uint32 rsv_4                                                            : 1;
    uint32 priority_path_select5                                            : 3;
    uint32 rsv_5                                                            : 1;
    uint32 priority_path_select6                                            : 3;
    uint32 rsv_6                                                            : 1;
    uint32 priority_path_select7                                            : 3;
    uint32 rsv_7                                                            : 1;
};
typedef struct ipe_classification_path_map_s  ipe_classification_path_map_t;

struct ipe_classification_phb_offset_s
{
    uint32 phb_offset0                                                      : 2;
    uint32 phb_offset1                                                      : 2;
    uint32 phb_offset2                                                      : 2;
    uint32 phb_offset3                                                      : 2;
    uint32 phb_offset4                                                      : 2;
    uint32 phb_offset5                                                      : 2;
    uint32 phb_offset6                                                      : 2;
    uint32 phb_offset7                                                      : 2;
    uint32 phb_offset8                                                      : 2;
    uint32 phb_offset9                                                      : 2;
    uint32 phb_offset10                                                     : 2;
    uint32 phb_offset11                                                     : 2;
    uint32 phb_offset12                                                     : 2;
    uint32 phb_offset13                                                     : 2;
    uint32 phb_offset14                                                     : 2;
    uint32 phb_offset15                                                     : 2;
};
typedef struct ipe_classification_phb_offset_s  ipe_classification_phb_offset_t;

struct ipe_classification_precedence_map_s
{
    uint32 color0                                                           : 2;
    uint32 priority0                                                        : 6;
    uint32 color1                                                           : 2;
    uint32 priority1                                                        : 6;
    uint32 color2                                                           : 2;
    uint32 priority2                                                        : 6;
    uint32 color3                                                           : 2;
    uint32 priority3                                                        : 6;
};
typedef struct ipe_classification_precedence_map_s  ipe_classification_precedence_map_t;

struct ipe_learning_cache_s
{
    uint32 source_port                                                      : 14;
    uint32 is_ether_oam                                                     : 1;
    uint32 rsv_0                                                            : 13;
    uint32 ether_oam_level                                                  : 3;
    uint32 is_global_src_port                                               : 1;

    uint32 mac_sa_hi                                                        : 16;
    uint32 vsi_id                                                           : 14;
    uint32 rsv_1                                                            : 2;

    uint32 mac_sa_low                                                       : 32;

    uint32 old_svlan_id                                                     : 12;
    uint32 rsv_2                                                            : 4;
    uint32 old_cvlan_id                                                     : 12;
    uint32 rsv_3                                                            : 4;

    uint32 new_svlan_id                                                     : 12;
    uint32 rsv_4                                                            : 4;
    uint32 new_cvlan_id                                                     : 12;
    uint32 rsv_5                                                            : 4;
};
typedef struct ipe_learning_cache_s  ipe_learning_cache_t;

struct ipe_oam_ack_fifo_s
{
    uint32 ipe_oam_ack_fifo_field0                                          : 9;
    uint32 rsv_0                                                            : 23;

    uint32 ipe_oam_ack_fifo_field1                                          : 32;

    uint32 ipe_oam_ack_fifo_field2                                          : 32;

    uint32 ipe_oam_ack_fifo_field3                                          : 32;
};
typedef struct ipe_oam_ack_fifo_s  ipe_oam_ack_fifo_t;

struct ipe_oam_fr_im_info_fifo_s
{
    uint32 ipe_oam_fr_im_info_fifo_field0                                   : 26;
    uint32 rsv_0                                                            : 6;

    uint32 ipe_oam_fr_im_info_fifo_field1                                   : 32;

    uint32 ipe_oam_fr_im_info_fifo_field2                                   : 32;

    uint32 ipe_oam_fr_im_info_fifo_field3                                   : 32;

    uint32 ipe_oam_fr_im_info_fifo_field4                                   : 32;
};
typedef struct ipe_oam_fr_im_info_fifo_s  ipe_oam_fr_im_info_fifo_t;

struct ipe_oam_fr_lm_info_fifo_s
{
    uint32 ipe_oam_fr_lm_info_fifo_field0                                   : 16;
    uint32 rsv_0                                                            : 16;

    uint32 ipe_oam_fr_lm_info_fifo_field1                                   : 32;

    uint32 ipe_oam_fr_lm_info_fifo_field2                                   : 32;
};
typedef struct ipe_oam_fr_lm_info_fifo_s  ipe_oam_fr_lm_info_fifo_t;

struct ipe_pkt_proc_fib_fifo_s
{
    uint32 ipe_pkt_proc_fib_fifo_field0                                     : 10;
    uint32 rsv_0                                                            : 22;

    uint32 ipe_pkt_proc_fib_fifo_field1                                     : 32;

    uint32 ipe_pkt_proc_fib_fifo_field2                                     : 32;

    uint32 ipe_pkt_proc_fib_fifo_field3                                     : 32;

    uint32 ipe_pkt_proc_fib_fifo_field4                                     : 32;

    uint32 ipe_pkt_proc_fib_fifo_field5                                     : 32;
};
typedef struct ipe_pkt_proc_fib_fifo_s  ipe_pkt_proc_fib_fifo_t;

struct ipe_pkt_proc_hash_ds_fifo_s
{
    uint32 ipe_pkt_proc_hash_ds_fifo_field0                                 : 22;
    uint32 rsv_0                                                            : 10;

    uint32 ipe_pkt_proc_hash_ds_fifo_field1                                 : 32;

    uint32 ipe_pkt_proc_hash_ds_fifo_field2                                 : 32;

    uint32 ipe_pkt_proc_hash_ds_fifo_field3                                 : 32;
};
typedef struct ipe_pkt_proc_hash_ds_fifo_s  ipe_pkt_proc_hash_ds_fifo_t;

struct ipe_pkt_proc_interrupt_fatal_s
{
    uint32 ipe_pkt_proc_pi_fr_ui_fifo_overrun                               : 1;
    uint32 ipe_pkt_proc_pi_fr_im_fifo_overrun                               : 1;
    uint32 ipe_pkt_proc_pkt_info_fifo_overrun                               : 1;
    uint32 ipe_oam_fr_im_info_fifo_overrun                                  : 1;
    uint32 ipe_oam_fr_lm_info_fifo_overrun                                  : 1;
    uint32 ipe_bridge_ds_ecmp_req_fifo_overrun                              : 1;
    uint32 ipe_storm_ctl_ack_fifo_overrun                                   : 1;
    uint32 ipe_cla_track_fifo_overrun                                       : 1;
    uint32 ipe_storm_ctl_sop_req_fifo_overrun                               : 1;
    uint32 ipe_storm_ctl_eop_req_fifo_overrun                               : 1;
    uint32 ipe_pkt_proc_fib_fifo_overrun                                    : 1;
    uint32 ipe_bridge_pi_track_fifo_overrun                                 : 1;
    uint32 ipe_cla_ack_fifo_overrun                                         : 1;
    uint32 ipe_bridge_eop_msg_fifo_overrun                                  : 1;
    uint32 ipe_outer_learn_req_fifo_overrun                                 : 1;
    uint32 ipe_pkt_proc_tcam_ds_fifo0_overrun                               : 1;
    uint32 ipe_pkt_proc_tcam_ds_fifo1_overrun                               : 1;
    uint32 ipe_pkt_proc_tcam_ds_fifo2_overrun                               : 1;
    uint32 ipe_pkt_proc_tcam_ds_fifo3_overrun                               : 1;
    uint32 ipe_bridge_ds_ecmp_ack_fifo_overrun                              : 1;
    uint32 ipe_pkt_proc_hash_ds_fifo_overrun                                : 1;
    uint32 ipe_route_pi_track_fifo_overrun                                  : 1;
    uint32 ipe_oam_ds_fifo_overrun                                          : 1;
    uint32 ipe_oam_track_fifo_overrun                                       : 1;
    uint32 ipe_oam_ack_fifo_overrun                                         : 1;
    uint32 ipe_cla_eop_msg_fifo_overrun                                     : 1;
    uint32 ipe_oam_fr_learn_info_fifo_overrun                               : 1;
    uint32 ipe_outer_learn_ack_fifo_overrun                                 : 1;
    uint32 ipe_outer_learn_pi_track_fifo_overrun                            : 1;
    uint32 ipe_route_ds_ecmp_ack_fifo_overrun                               : 1;
    uint32 ipe_route_ds_ecmp_req_fifo_overrun                               : 1;
    uint32 rsv_0                                                            : 1;
};
typedef struct ipe_pkt_proc_interrupt_fatal_s  ipe_pkt_proc_interrupt_fatal_t;

struct ipe_pkt_proc_interrupt_normal_s
{
    uint32 oam_seq_mismatch                                                 : 1;
    uint32 tcam_ds_seq_mismatch                                             : 1;
    uint32 hash_ds_seq_mismatch                                             : 1;
    uint32 fib_seq_mismatch                                                 : 1;
    uint32 ds_ecmp_group_ecc_error                                          : 1;
    uint32 ds_ecmp_state_mem_ecc_error                                      : 1;
    uint32 ds_src_channel_ecc_error                                         : 1;
    uint32 ipe_classification_dscp_map_ecc_error                            : 1;
    uint32 ds_rpf_ecc_error                                                 : 1;
    uint32 ds_storm_mem_part1_ecc_error                                     : 1;
    uint32 ds_storm_mem_part0_ecc_error                                     : 1;
    uint32 ipe_pkt_proc_fib_fifo_parity_error                               : 1;
    uint32 ipe_pkt_proc_pi_fr_ui_fifo_parity_error                          : 1;
    uint32 ipe_oam_fr_lm_info_fifo_parity_error                             : 1;
    uint32 ipe_oam_fr_im_info_fifo_parity_error                             : 1;
    uint32 ipe_pkt_proc_pkt_info_fifo_parity_error                          : 1;
    uint32 ipe_pkt_proc_pi_fr_im_fifo_parity_error                          : 1;
    uint32 rsv_0                                                            : 15;
};
typedef struct ipe_pkt_proc_interrupt_normal_s  ipe_pkt_proc_interrupt_normal_t;

struct ipe_pkt_proc_pi_fr_im_fifo_s
{
    uint32 ipe_pkt_proc_pi_fr_im_fifo_field0                                : 8;
    uint32 rsv_0                                                            : 24;

    uint32 ipe_pkt_proc_pi_fr_im_fifo_field1                                : 32;

    uint32 ipe_pkt_proc_pi_fr_im_fifo_field2                                : 32;

    uint32 ipe_pkt_proc_pi_fr_im_fifo_field3                                : 32;

    uint32 ipe_pkt_proc_pi_fr_im_fifo_field4                                : 32;

    uint32 ipe_pkt_proc_pi_fr_im_fifo_field5                                : 32;

    uint32 ipe_pkt_proc_pi_fr_im_fifo_field6                                : 32;
};
typedef struct ipe_pkt_proc_pi_fr_im_fifo_s  ipe_pkt_proc_pi_fr_im_fifo_t;

struct ipe_pkt_proc_pi_fr_ui_fifo_s
{
    uint32 ipe_pkt_proc_pi_fr_ui_fifo_field0                                : 27;
    uint32 rsv_0                                                            : 5;

    uint32 ipe_pkt_proc_pi_fr_ui_fifo_field1                                : 32;

    uint32 ipe_pkt_proc_pi_fr_ui_fifo_field2                                : 32;

    uint32 ipe_pkt_proc_pi_fr_ui_fifo_field3                                : 32;
};
typedef struct ipe_pkt_proc_pi_fr_ui_fifo_s  ipe_pkt_proc_pi_fr_ui_fifo_t;

struct ipe_pkt_proc_pkt_info_fifo_s
{
    uint32 ipe_pkt_proc_pkt_info_fifo_field0                                : 29;
    uint32 rsv_0                                                            : 3;

    uint32 ipe_pkt_proc_pkt_info_fifo_field1                                : 32;

    uint32 ipe_pkt_proc_pkt_info_fifo_field2                                : 32;

    uint32 ipe_pkt_proc_pkt_info_fifo_field3                                : 32;

    uint32 ipe_pkt_proc_pkt_info_fifo_field4                                : 32;

    uint32 ipe_pkt_proc_pkt_info_fifo_field5                                : 32;

    uint32 ipe_pkt_proc_pkt_info_fifo_field6                                : 32;

    uint32 ipe_pkt_proc_pkt_info_fifo_field7                                : 32;

    uint32 ipe_pkt_proc_pkt_info_fifo_field8                                : 32;
};
typedef struct ipe_pkt_proc_pkt_info_fifo_s  ipe_pkt_proc_pkt_info_fifo_t;

struct ipe_pkt_proc_tcam_ds_fifo0_s
{
    uint32 ipe_pkt_proc_tcam_ds_fifo0_field0                                : 8;
    uint32 rsv_0                                                            : 24;

    uint32 ipe_pkt_proc_tcam_ds_fifo0_field1                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo0_field2                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo0_field3                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo0_field4                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo0_field5                                : 32;
};
typedef struct ipe_pkt_proc_tcam_ds_fifo0_s  ipe_pkt_proc_tcam_ds_fifo0_t;

struct ipe_pkt_proc_tcam_ds_fifo1_s
{
    uint32 ipe_pkt_proc_tcam_ds_fifo1_field0                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo1_field1                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo1_field2                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo1_field3                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo1_field4                                : 32;
};
typedef struct ipe_pkt_proc_tcam_ds_fifo1_s  ipe_pkt_proc_tcam_ds_fifo1_t;

struct ipe_pkt_proc_tcam_ds_fifo2_s
{
    uint32 ipe_pkt_proc_tcam_ds_fifo2_field0                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo2_field1                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo2_field2                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo2_field3                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo2_field4                                : 32;
};
typedef struct ipe_pkt_proc_tcam_ds_fifo2_s  ipe_pkt_proc_tcam_ds_fifo2_t;

struct ipe_pkt_proc_tcam_ds_fifo3_s
{
    uint32 ipe_pkt_proc_tcam_ds_fifo3_field0                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo3_field1                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo3_field2                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo3_field3                                : 32;

    uint32 ipe_pkt_proc_tcam_ds_fifo3_field4                                : 32;
};
typedef struct ipe_pkt_proc_tcam_ds_fifo3_s  ipe_pkt_proc_tcam_ds_fifo3_t;

struct ds_ecmp_group__reg_ram__ram_chk_rec_s
{
    uint32 ds_ecmp_group_parity_fail_addr                                   : 4;
    uint32 rsv_0                                                            : 27;
    uint32 ds_ecmp_group_parity_fail                                        : 1;
};
typedef struct ds_ecmp_group__reg_ram__ram_chk_rec_s  ds_ecmp_group__reg_ram__ram_chk_rec_t;

struct ds_ecmp_state_mem__ram_chk_rec_s
{
    uint32 ds_ecmp_state_mem_parity_fail_addr                               : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_ecmp_state_mem_parity_fail                                    : 1;
};
typedef struct ds_ecmp_state_mem__ram_chk_rec_s  ds_ecmp_state_mem__ram_chk_rec_t;

struct ds_rpf__reg_ram__ram_chk_rec_s
{
    uint32 ds_rpf_parity_fail_addr                                          : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_rpf_parity_fail                                               : 1;
};
typedef struct ds_rpf__reg_ram__ram_chk_rec_s  ds_rpf__reg_ram__ram_chk_rec_t;

struct ds_src_channel__reg_ram__ram_chk_rec_s
{
    uint32 ds_src_channel_parity_fail_addr                                  : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_src_channel_parity_fail                                       : 1;
};
typedef struct ds_src_channel__reg_ram__ram_chk_rec_s  ds_src_channel__reg_ram__ram_chk_rec_t;

struct ds_storm_mem_part0__ram_chk_rec_s
{
    uint32 ds_storm_mem_part0_parity_fail_addr                              : 9;
    uint32 rsv_0                                                            : 22;
    uint32 ds_storm_mem_part0_parity_fail                                   : 1;
};
typedef struct ds_storm_mem_part0__ram_chk_rec_s  ds_storm_mem_part0__ram_chk_rec_t;

struct ds_storm_mem_part1__ram_chk_rec_s
{
    uint32 ds_storm_mem_part1_parity_fail_addr                              : 9;
    uint32 rsv_0                                                            : 22;
    uint32 ds_storm_mem_part1_parity_fail                                   : 1;
};
typedef struct ds_storm_mem_part1__ram_chk_rec_s  ds_storm_mem_part1__ram_chk_rec_t;

struct ipe_acl_app_cam_s
{
    uint32 app_data_value0                                                  : 32;

    uint32 app_data_mask0                                                   : 32;

    uint32 app_data_value1                                                  : 32;

    uint32 app_data_mask1                                                   : 32;

    uint32 app_data_value2                                                  : 32;

    uint32 app_data_mask2                                                   : 32;

    uint32 app_data_value3                                                  : 32;

    uint32 app_data_mask3                                                   : 32;

    uint32 app_data_value4                                                  : 32;

    uint32 app_data_mask4                                                   : 32;

    uint32 app_data_value5                                                  : 32;

    uint32 app_data_mask5                                                   : 32;

    uint32 app_data_value6                                                  : 32;

    uint32 app_data_mask6                                                   : 32;

    uint32 app_data_value7                                                  : 32;

    uint32 app_data_mask7                                                   : 32;
};
typedef struct ipe_acl_app_cam_s  ipe_acl_app_cam_t;

struct ipe_acl_app_cam_result_s
{
    uint32 result_valid0                                                    : 1;
    uint32 rsv_0                                                            : 7;
    uint32 flow_id0                                                         : 4;
    uint32 rsv_1                                                            : 20;

    uint32 result_valid1                                                    : 1;
    uint32 rsv_2                                                            : 7;
    uint32 flow_id1                                                         : 4;
    uint32 rsv_3                                                            : 20;

    uint32 result_valid2                                                    : 1;
    uint32 rsv_4                                                            : 7;
    uint32 flow_id2                                                         : 4;
    uint32 rsv_5                                                            : 20;

    uint32 result_valid3                                                    : 1;
    uint32 rsv_6                                                            : 7;
    uint32 flow_id3                                                         : 4;
    uint32 rsv_7                                                            : 20;

    uint32 result_valid4                                                    : 1;
    uint32 rsv_8                                                            : 7;
    uint32 flow_id4                                                         : 4;
    uint32 rsv_9                                                            : 20;

    uint32 result_valid5                                                    : 1;
    uint32 rsv_10                                                           : 7;
    uint32 flow_id5                                                         : 4;
    uint32 rsv_11                                                           : 20;

    uint32 result_valid6                                                    : 1;
    uint32 rsv_12                                                           : 7;
    uint32 flow_id6                                                         : 4;
    uint32 rsv_13                                                           : 20;

    uint32 result_valid7                                                    : 1;
    uint32 rsv_14                                                           : 7;
    uint32 flow_id7                                                         : 4;
    uint32 rsv_15                                                           : 20;
};
typedef struct ipe_acl_app_cam_result_s  ipe_acl_app_cam_result_t;

struct ipe_acl_qos_ctl_s
{
    uint32 oam_obey_acl_discard                                             : 1;
    uint32 timestamp_packet_discard                                         : 1;
    uint32 fatal_exception_bypass_redirect                                  : 1;
    uint32 flow_priority_only                                               : 1;
    uint32 user_priority_only                                               : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct ipe_acl_qos_ctl_s  ipe_acl_qos_ctl_t;

struct ipe_bridge_ctl_s
{
    uint32 use_ip_hash                                                      : 1;
    uint32 mac_ip_tcam_first                                                : 1;
    uint32 cbp_use_cmac_hash                                                : 1;
    uint32 pnp_use_cmac_hash                                                : 1;
    uint32 discard_force_bridge                                             : 1;
    uint32 multicast_storm_control_mode                                     : 1;
    uint32 unicast_storm_control_mode                                       : 1;
    uint32 pbb_mode                                                         : 1;
    uint32 bridge_offset_byte_shift                                         : 2;
    uint32 rsv_0                                                            : 22;

    uint32 protocol_exception                                               : 16;
    uint32 rsv_1                                                            : 16;

    uint32 protocol_exception_sub_index0                                    : 6;
    uint32 rsv_2                                                            : 2;
    uint32 protocol_exception_sub_index1                                    : 6;
    uint32 rsv_3                                                            : 2;
    uint32 protocol_exception_sub_index2                                    : 6;
    uint32 rsv_4                                                            : 2;
    uint32 protocol_exception_sub_index3                                    : 6;
    uint32 rsv_5                                                            : 2;

    uint32 protocol_exception_sub_index4                                    : 6;
    uint32 rsv_6                                                            : 2;
    uint32 protocol_exception_sub_index5                                    : 6;
    uint32 rsv_7                                                            : 2;
    uint32 protocol_exception_sub_index6                                    : 6;
    uint32 rsv_8                                                            : 2;
    uint32 protocol_exception_sub_index7                                    : 6;
    uint32 rsv_9                                                            : 2;

    uint32 protocol_exception_sub_index8                                    : 6;
    uint32 rsv_10                                                           : 2;
    uint32 protocol_exception_sub_index9                                    : 6;
    uint32 rsv_11                                                           : 2;
    uint32 protocol_exception_sub_index10                                   : 6;
    uint32 rsv_12                                                           : 2;
    uint32 protocol_exception_sub_index11                                   : 6;
    uint32 rsv_13                                                           : 2;

    uint32 protocol_exception_sub_index12                                   : 6;
    uint32 rsv_14                                                           : 2;
    uint32 protocol_exception_sub_index13                                   : 6;
    uint32 rsv_15                                                           : 2;
    uint32 protocol_exception_sub_index14                                   : 6;
    uint32 rsv_16                                                           : 2;
    uint32 protocol_exception_sub_index15                                   : 6;
    uint32 rsv_17                                                           : 2;
};
typedef struct ipe_bridge_ctl_s  ipe_bridge_ctl_t;

struct ipe_bridge_eop_msg_fifo__fifo_almost_full_thrd_s
{
    uint32 ipe_bridge_eop_msg_fifo_a_full_thrd                              : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct ipe_bridge_eop_msg_fifo__fifo_almost_full_thrd_s  ipe_bridge_eop_msg_fifo__fifo_almost_full_thrd_t;

struct ipe_bridge_storm_ctl_s
{
    uint32 storm_ctl_update_threshold                                       : 32;

    uint32 storm_ctl_max_port_num                                           : 14;
    uint32 rsv_0                                                            : 1;
    uint32 ipg_en                                                           : 1;
    uint32 storm_ctl_max_update_port_num                                    : 14;
    uint32 oam_obey_storm_ctl                                               : 1;
    uint32 storm_ctl_update_en                                              : 1;

    uint32 byte_shift                                                       : 3;
    uint32 rsv_1                                                            : 1;
    uint32 packet_shift                                                     : 3;
    uint32 rsv_2                                                            : 25;

    uint32 storm_ctl_en63_32                                                : 32;

    uint32 storm_ctl_en31_0                                                 : 32;
};
typedef struct ipe_bridge_storm_ctl_s  ipe_bridge_storm_ctl_t;

struct ipe_cla_eop_msg_fifo__fifo_almost_full_thrd_s
{
    uint32 ipe_cla_eop_msg_fifo_a_full_thrd                                 : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct ipe_cla_eop_msg_fifo__fifo_almost_full_thrd_s  ipe_cla_eop_msg_fifo__fifo_almost_full_thrd_t;

struct ipe_classification_ctl_s
{
    uint32 port_policer_base                                                : 13;
    uint32 rsv_0                                                            : 11;
    uint32 port_policer_shift                                               : 2;
    uint32 port_policer_phb_en                                              : 1;
    uint32 rsv_1                                                            : 3;
    uint32 flow_policer_first                                               : 1;
    uint32 rsv_2                                                            : 1;

    uint32 channel_policing_en63_32                                         : 32;

    uint32 channel_policing_en31_0                                          : 32;
};
typedef struct ipe_classification_ctl_s  ipe_classification_ctl_t;

struct ipe_classification_dscp_map__reg_ram__ram_chk_rec_s
{
    uint32 ipe_classification_dscp_map_parity_fail_addr                     : 9;
    uint32 rsv_0                                                            : 22;
    uint32 ipe_classification_dscp_map_parity_fail                          : 1;
};
typedef struct ipe_classification_dscp_map__reg_ram__ram_chk_rec_s  ipe_classification_dscp_map__reg_ram__ram_chk_rec_t;

struct ipe_ds_fwd_ctl_s
{
    uint32 ds_fwd_index_base_fatal                                          : 12;
    uint32 port_extender_uc_fwd_ptr_base                                    : 10;
    uint32 port_extender_mc_fwd_ptr_base                                    : 10;
};
typedef struct ipe_ds_fwd_ctl_s  ipe_ds_fwd_ctl_t;

struct ipe_ecmp_channel_state_s
{
    uint32 channel_class0                                                   : 3;
    uint32 rsv_0                                                            : 1;
    uint32 channel_class1                                                   : 3;
    uint32 rsv_1                                                            : 1;
    uint32 channel_class2                                                   : 3;
    uint32 rsv_2                                                            : 1;
    uint32 channel_class3                                                   : 3;
    uint32 rsv_3                                                            : 1;
    uint32 channel_class4                                                   : 3;
    uint32 rsv_4                                                            : 1;
    uint32 channel_class5                                                   : 3;
    uint32 rsv_5                                                            : 1;
    uint32 channel_class6                                                   : 3;
    uint32 rsv_6                                                            : 1;
    uint32 channel_class7                                                   : 3;
    uint32 rsv_7                                                            : 1;

    uint32 channel_class8                                                   : 3;
    uint32 rsv_8                                                            : 1;
    uint32 channel_class9                                                   : 3;
    uint32 rsv_9                                                            : 1;
    uint32 channel_class10                                                  : 3;
    uint32 rsv_10                                                           : 1;
    uint32 channel_class11                                                  : 3;
    uint32 rsv_11                                                           : 1;
    uint32 channel_class12                                                  : 3;
    uint32 rsv_12                                                           : 1;
    uint32 channel_class13                                                  : 3;
    uint32 rsv_13                                                           : 1;
    uint32 channel_class14                                                  : 3;
    uint32 rsv_14                                                           : 1;
    uint32 channel_class15                                                  : 3;
    uint32 rsv_15                                                           : 1;

    uint32 channel_class16                                                  : 3;
    uint32 rsv_16                                                           : 1;
    uint32 channel_class17                                                  : 3;
    uint32 rsv_17                                                           : 1;
    uint32 channel_class18                                                  : 3;
    uint32 rsv_18                                                           : 1;
    uint32 channel_class19                                                  : 3;
    uint32 rsv_19                                                           : 1;
    uint32 channel_class20                                                  : 3;
    uint32 rsv_20                                                           : 1;
    uint32 channel_class21                                                  : 3;
    uint32 rsv_21                                                           : 1;
    uint32 channel_class22                                                  : 3;
    uint32 rsv_22                                                           : 1;
    uint32 channel_class23                                                  : 3;
    uint32 rsv_23                                                           : 1;

    uint32 channel_class24                                                  : 3;
    uint32 rsv_24                                                           : 1;
    uint32 channel_class25                                                  : 3;
    uint32 rsv_25                                                           : 1;
    uint32 channel_class26                                                  : 3;
    uint32 rsv_26                                                           : 1;
    uint32 channel_class27                                                  : 3;
    uint32 rsv_27                                                           : 1;
    uint32 channel_class28                                                  : 3;
    uint32 rsv_28                                                           : 1;
    uint32 channel_class29                                                  : 3;
    uint32 rsv_29                                                           : 1;
    uint32 channel_class30                                                  : 3;
    uint32 rsv_30                                                           : 1;
    uint32 channel_class31                                                  : 3;
    uint32 rsv_31                                                           : 1;

    uint32 channel_class32                                                  : 3;
    uint32 rsv_32                                                           : 1;
    uint32 channel_class33                                                  : 3;
    uint32 rsv_33                                                           : 1;
    uint32 channel_class34                                                  : 3;
    uint32 rsv_34                                                           : 1;
    uint32 channel_class35                                                  : 3;
    uint32 rsv_35                                                           : 1;
    uint32 channel_class36                                                  : 3;
    uint32 rsv_36                                                           : 1;
    uint32 channel_class37                                                  : 3;
    uint32 rsv_37                                                           : 1;
    uint32 channel_class38                                                  : 3;
    uint32 rsv_38                                                           : 1;
    uint32 channel_class39                                                  : 3;
    uint32 rsv_39                                                           : 1;

    uint32 channel_class40                                                  : 3;
    uint32 rsv_40                                                           : 1;
    uint32 channel_class41                                                  : 3;
    uint32 rsv_41                                                           : 1;
    uint32 channel_class42                                                  : 3;
    uint32 rsv_42                                                           : 1;
    uint32 channel_class43                                                  : 3;
    uint32 rsv_43                                                           : 1;
    uint32 channel_class44                                                  : 3;
    uint32 rsv_44                                                           : 1;
    uint32 channel_class45                                                  : 3;
    uint32 rsv_45                                                           : 1;
    uint32 channel_class46                                                  : 3;
    uint32 rsv_46                                                           : 1;
    uint32 channel_class47                                                  : 3;
    uint32 rsv_47                                                           : 1;

    uint32 channel_class48                                                  : 3;
    uint32 rsv_48                                                           : 1;
    uint32 channel_class49                                                  : 3;
    uint32 rsv_49                                                           : 1;
    uint32 channel_class50                                                  : 3;
    uint32 rsv_50                                                           : 1;
    uint32 channel_class51                                                  : 3;
    uint32 rsv_51                                                           : 1;
    uint32 channel_class52                                                  : 3;
    uint32 rsv_52                                                           : 1;
    uint32 channel_class53                                                  : 3;
    uint32 rsv_53                                                           : 1;
    uint32 channel_class54                                                  : 3;
    uint32 rsv_54                                                           : 1;
    uint32 channel_class55                                                  : 3;
    uint32 rsv_55                                                           : 1;

    uint32 channel_class56                                                  : 3;
    uint32 rsv_56                                                           : 1;
    uint32 channel_class57                                                  : 3;
    uint32 rsv_57                                                           : 1;
    uint32 channel_class58                                                  : 3;
    uint32 rsv_58                                                           : 1;
    uint32 channel_class59                                                  : 3;
    uint32 rsv_59                                                           : 1;
    uint32 channel_class60                                                  : 3;
    uint32 rsv_60                                                           : 1;
    uint32 channel_class61                                                  : 3;
    uint32 rsv_61                                                           : 1;
    uint32 channel_class62                                                  : 3;
    uint32 rsv_62                                                           : 1;
    uint32 channel_class63                                                  : 3;
    uint32 rsv_63                                                           : 1;
};
typedef struct ipe_ecmp_channel_state_s  ipe_ecmp_channel_state_t;

struct ipe_ecmp_ctl_s
{
    uint32 ts_threshold                                                     : 8;
    uint32 ecmp_flow_num                                                    : 2;
    uint32 rsv_0                                                            : 22;
};
typedef struct ipe_ecmp_ctl_s  ipe_ecmp_ctl_t;

struct ipe_ecmp_timer_ctl_s
{
    uint32 ecmp_update_threshold                                            : 32;

    uint32 rsv_0                                                            : 30;
    uint32 ecmp_update_en                                                   : 1;
    uint32 rsv_1                                                            : 1;

    uint32 ecmp_max_ptr                                                     : 16;
    uint32 ecmp_min_ptr                                                     : 16;

    uint32 ecmp_max_phy_ptr                                                 : 16;
    uint32 ecmp_ts_threshold                                                : 8;
    uint32 rsv_2                                                            : 8;
};
typedef struct ipe_ecmp_timer_ctl_s  ipe_ecmp_timer_ctl_t;

struct ipe_fcoe_ctl_s
{
    uint32 fcoe_bypass_deny_route                                           : 1;
    uint32 fcoe_ecmp_hash_mode                                              : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct ipe_fcoe_ctl_s  ipe_fcoe_ctl_t;

struct ipe_ipg_ctl_s
{
    uint32 ipg0                                                             : 8;
    uint32 rsv_0                                                            : 24;

    uint32 ipg1                                                             : 8;
    uint32 rsv_1                                                            : 24;

    uint32 ipg2                                                             : 8;
    uint32 rsv_2                                                            : 24;

    uint32 ipg3                                                             : 8;
    uint32 rsv_3                                                            : 24;
};
typedef struct ipe_ipg_ctl_s  ipe_ipg_ctl_t;

struct ipe_learning_cache_valid_s
{
    uint32 learning_entry_valid                                             : 16;
    uint32 learning_cache_int_threshold                                     : 5;
    uint32 rsv_0                                                            : 8;
    uint32 mac_hash_conflict_learning_disable                               : 1;
    uint32 exception_en                                                     : 1;
    uint32 always_cpu_learning                                              : 1;
};
typedef struct ipe_learning_cache_valid_s  ipe_learning_cache_valid_t;

struct ipe_learning_ctl_s
{
    uint32 vlan_security_exception_en                                       : 1;
    uint32 vsi_security_exception_en                                        : 1;
    uint32 mac_table_full                                                   : 1;
    uint32 system_mac_security_discard                                      : 1;
    uint32 system_security_exception_en                                     : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct ipe_learning_ctl_s  ipe_learning_ctl_t;

struct ipe_oam_ctl_s
{
    uint32 lm_proactive_ether_oam_packet                                    : 1;
    uint32 lm_green_packet                                                  : 1;
    uint32 lm_proactive_mpls_oam_packet                                     : 1;
    uint32 low_level_oam_filtering_en                                       : 1;
    uint32 oam_hash_conflict_exception_en                                   : 1;
    uint32 discard_link_lm_en                                               : 1;
    uint32 exception2_discard_down_lm_en                                    : 1;
    uint32 exception2_discard_up_lm_en                                      : 1;
    uint32 link_oam_dest_chip_id                                            : 5;
    uint32 rsv_0                                                            : 19;

    uint32 discard_up_lm_en63_32                                            : 32;

    uint32 discard_up_lm_en31_0                                             : 32;

    uint32 discard_down_lm_en63_32                                          : 32;

    uint32 discard_down_lm_en31_0                                           : 32;

    uint32 discard_mpls_lm_en63_32                                          : 32;

    uint32 discard_mpls_lm_en31_0                                           : 32;
};
typedef struct ipe_oam_ctl_s  ipe_oam_ctl_t;

struct ipe_outer_learning_ctl_s
{
    uint32 outer_esp_id_mode                                                : 1;
    uint32 outer_mac_table_full                                             : 1;
    uint32 outer_mac_hash_conflict_learning_disable                         : 1;
    uint32 outer_vlan_security_exception_en                                 : 1;
    uint32 outer_system_mac_security_discard                                : 1;
    uint32 outer_system_security_exception_en                               : 1;
    uint32 rsv_0                                                            : 26;
};
typedef struct ipe_outer_learning_ctl_s  ipe_outer_learning_ctl_t;

struct ipe_pkt_proc_cfg_s
{
    uint32 drain_enable                                                     : 1;
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct ipe_pkt_proc_cfg_s  ipe_pkt_proc_cfg_t;

struct ipe_pkt_proc_credit_ctl_s
{
    uint32 fib_credit_thrd                                                  : 4;
    uint32 learn_oam_credit_thrd                                            : 3;
    uint32 rsv_0                                                            : 1;
    uint32 ds_oam_lm_stats_credit_thrd                                      : 3;
    uint32 rsv_1                                                            : 1;
    uint32 learn_fwd_credit_thrd                                            : 4;
    uint32 route_bridge_credit_thrd                                         : 3;
    uint32 rsv_2                                                            : 1;
    uint32 outer_learn_route_credit_thrd                                    : 3;
    uint32 rsv_3                                                            : 1;
    uint32 outer_learn_cla_credit_thrd                                      : 4;
    uint32 eop_storm_ctl_credit_thrd                                        : 3;
    uint32 rsv_4                                                            : 1;

    uint32 ds_fwd_credit_thrd                                               : 3;
    uint32 rsv_5                                                            : 1;
    uint32 oam_fwd_credit_thrd                                              : 3;
    uint32 rsv_6                                                            : 1;
    uint32 prep_outer_learn_credit_thrd                                     : 3;
    uint32 rsv_7                                                            : 1;
    uint32 bridge_learn_credit_thrd                                         : 2;
    uint32 rsv_8                                                            : 18;
};
typedef struct ipe_pkt_proc_credit_ctl_s  ipe_pkt_proc_credit_ctl_t;

struct ipe_pkt_proc_credit_used_s
{
    uint32 fib_credit_used                                                  : 4;
    uint32 learn_oam_credit_used                                            : 3;
    uint32 rsv_0                                                            : 1;
    uint32 ds_oam_lm_stats_credit_used                                      : 3;
    uint32 rsv_1                                                            : 1;
    uint32 learn_fwd_credit_used                                            : 4;
    uint32 route_bridge_credit_used                                         : 3;
    uint32 rsv_2                                                            : 1;
    uint32 outer_learn_route_credit_used                                    : 3;
    uint32 rsv_3                                                            : 1;
    uint32 outer_learn_cla_credit_used                                      : 4;
    uint32 eop_storm_ctl_credit_used                                        : 3;
    uint32 rsv_4                                                            : 1;

    uint32 ds_fwd_credit_used                                               : 3;
    uint32 rsv_5                                                            : 1;
    uint32 oam_fwd_credit_used                                              : 3;
    uint32 rsv_6                                                            : 1;
    uint32 prep_outer_learn_credit_used                                     : 3;
    uint32 rsv_7                                                            : 1;
    uint32 bridge_learn_credit_used                                         : 2;
    uint32 rsv_8                                                            : 18;
};
typedef struct ipe_pkt_proc_credit_used_s  ipe_pkt_proc_credit_used_t;

struct ipe_pkt_proc_debug_stats_s
{
    uint32 tx_hard_error_cnt                                                : 4;
    uint32 tx_discard_cnt                                                   : 4;
    uint32 tx_info_cnt                                                      : 4;
    uint32 to_policing_req_cnt                                              : 4;
    uint32 fr_policing_ack_cnt                                              : 4;
    uint32 to_ds_fwd_req_cnt                                                : 4;
    uint32 outer_learn_req_cnt                                              : 4;
    uint32 outer_learn_ack_cnt                                              : 4;

    uint32 fr_tcam_ds_valid_cnt                                             : 4;
    uint32 fr_tcam_ds0_hit_cnt                                              : 4;
    uint32 fr_tcam_ds1_hit_cnt                                              : 4;
    uint32 fr_tcam_ds2_hit_cnt                                              : 4;
    uint32 fr_tcam_ds3_hit_cnt                                              : 4;
    uint32 fr_tcam_ds0_error_cnt                                            : 4;
    uint32 fr_tcam_ds1_error_cnt                                            : 4;
    uint32 fr_tcam_ds2_error_cnt                                            : 4;

    uint32 fr_tcam_ds3_error_cnt                                            : 4;
    uint32 fr_fib_valid_cnt                                                 : 4;
    uint32 fr_fib_hit_cnt                                                   : 4;
    uint32 fr_fib_error_cnt                                                 : 4;
    uint32 fr_hash_ds_valid_cnt                                             : 4;
    uint32 fr_hash_ds_hit_cnt                                               : 4;
    uint32 fr_hash_ds_error_cnt                                             : 4;
    uint32 inner_learn_req_cnt                                              : 4;

    uint32 route_ds_ecmp_req_cnt                                            : 4;
    uint32 ds_ecmp_route_ack_cnt                                            : 4;
    uint32 fr_dynamic_ds_data_cnt                                           : 4;
    uint32 fr_dynamic_ds_error_cnt                                          : 4;
    uint32 to_dynamic_ds_req_cnt                                            : 4;
    uint32 storm_ctl_upd_drop_cnt                                           : 4;
    uint32 ds_ecmp_state_upd_drop_cnt                                       : 4;
    uint32 fr_fib_hit_default_entry_cnt                                     : 4;
};
typedef struct ipe_pkt_proc_debug_stats_s  ipe_pkt_proc_debug_stats_t;

struct ipe_pkt_proc_ds_fwd_ptr_debug_s
{
    uint32 ds_fwd_ptr_debug                                                 : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct ipe_pkt_proc_ds_fwd_ptr_debug_s  ipe_pkt_proc_ds_fwd_ptr_debug_t;

struct ipe_pkt_proc_ecc_ctl_s
{
    uint32 ds_ecc_detect_dis                                                : 1;
    uint32 ds_ecc_correct_dis                                               : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct ipe_pkt_proc_ecc_ctl_s  ipe_pkt_proc_ecc_ctl_t;

struct ipe_pkt_proc_ecc_stats_s
{
    uint32 ds_storm_ctl0_ecc_error_cnt                                      : 4;
    uint32 ds_storm_ctl0_sbe_cnt                                            : 4;
    uint32 ds_storm_ctl1_ecc_error_cnt                                      : 4;
    uint32 ds_storm_ctl1_sbe_cnt                                            : 4;
    uint32 dscp_map_tab_ecc_error_cnt                                       : 4;
    uint32 dscp_map_tab_sbe_cnt                                             : 4;
    uint32 ds_rpf_tab_ecc_error_cnt                                         : 4;
    uint32 ds_rpf_tab_sbe_cnt                                               : 4;

    uint32 ds_ecmp_state_ecc_error_cnt                                      : 4;
    uint32 ds_ecmp_state_sbe_cnt                                            : 4;
    uint32 ds_ecmp_group_ecc_error_cnt                                      : 4;
    uint32 ds_ecmp_group_sbe_cnt                                            : 4;
    uint32 rsv_0                                                            : 8;
    uint32 ds_src_channel_ecc_error_cnt                                     : 4;
    uint32 ds_src_channel_sbe_cnt                                           : 4;
};
typedef struct ipe_pkt_proc_ecc_stats_s  ipe_pkt_proc_ecc_stats_t;

struct ipe_pkt_proc_eop_msg_fifo_depth_record_s
{
    uint32 ipe_bridge_eop_msg_fifo_depth_max                                : 7;
    uint32 rsv_0                                                            : 1;
    uint32 ipe_cla_eop_msg_fifo_depth_max                                   : 7;
    uint32 rsv_1                                                            : 17;
};
typedef struct ipe_pkt_proc_eop_msg_fifo_depth_record_s  ipe_pkt_proc_eop_msg_fifo_depth_record_t;

struct ipe_pkt_proc_init_ctl_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct ipe_pkt_proc_init_ctl_s  ipe_pkt_proc_init_ctl_t;

struct ipe_pkt_proc_rand_seed_load_s
{
    uint32 rand_seed_value0                                                 : 24;
    uint32 rsv_0                                                            : 7;
    uint32 rand_seed_load0                                                  : 1;

    uint32 rand_seed_value1                                                 : 24;
    uint32 rsv_1                                                            : 7;
    uint32 rand_seed_load1                                                  : 1;

    uint32 rand_seed_value2                                                 : 24;
    uint32 rsv_2                                                            : 7;
    uint32 rand_seed_load2                                                  : 1;

    uint32 rand_seed_value3                                                 : 24;
    uint32 rsv_3                                                            : 7;
    uint32 rand_seed_load3                                                  : 1;
};
typedef struct ipe_pkt_proc_rand_seed_load_s  ipe_pkt_proc_rand_seed_load_t;

struct ipe_ptp_ctl_s
{
    uint32 ptp_delay_exception_disable                                      : 1;
    uint32 ptp_delay_discard                                                : 1;
    uint32 ptp_ucast_disable                                                : 1;
    uint32 ptp_high_version_action_type                                     : 2;
    uint32 ptp_sync_snooping_en                                             : 1;
    uint32 is_e2e_clock                                                     : 1;
    uint32 ptp_clock_type                                                   : 2;
    uint32 ptp_signing_snooping_en                                          : 1;
    uint32 ptp_management_snooping_en                                       : 1;
    uint32 ptp_force_mcast                                                  : 1;
    uint32 ptp_peer_en                                                      : 1;
    uint32 rsv_0                                                            : 19;
};
typedef struct ipe_ptp_ctl_s  ipe_ptp_ctl_t;

struct ipe_route_ctl_s
{
    uint32 rsv_0                                                            : 14;
    uint32 icmp_check_rpf_en                                                : 1;
    uint32 rpf_check_against_port                                           : 1;
    uint32 ivi_use_da_info                                                  : 1;
    uint32 mcast_rpf_fail_cpu_en                                            : 1;
    uint32 exception3_discard_disable                                       : 1;
    uint32 gre_option2_check_en                                             : 1;
    uint32 exception2_discard                                               : 1;
    uint32 rpf_type_for_mcast                                               : 1;
    uint32 exception_sub_index                                              : 1;
    uint32 pt_icmp_escape                                                   : 1;
    uint32 rsv_1                                                            : 8;

    uint32 ip_ttl_limit                                                     : 8;
    uint32 rsv_2                                                            : 6;
    uint32 offset_byte_shift                                                : 2;
    uint32 ip_options_escape_disable                                        : 1;
    uint32 mcast_address_match_check_disable                                : 1;
    uint32 mcast_fallback_bridge_disable_bfd                                : 1;
    uint32 mcast_escape_to_cpu                                              : 1;
    uint32 rsv_3                                                            : 12;
};
typedef struct ipe_route_ctl_s  ipe_route_ctl_t;

struct ipe_trill_ctl_s
{
    uint32 version_check_en                                                 : 1;
    uint32 trill_bypass_deny_route                                          : 1;
    uint32 trill_channel_exception_sub_index                                : 6;
    uint32 trill_ecmp_hash_mode                                             : 1;
    uint32 rsv_0                                                            : 23;
};
typedef struct ipe_trill_ctl_s  ipe_trill_ctl_t;

struct mac_led_cfg_port_mode_s
{
    uint32 primary_led_mode                                                 : 4;
    uint32 secondary_led_mode                                               : 4;
    uint32 secondary_led_mode_en                                            : 1;
    uint32 rsv_0                                                            : 23;
};
typedef struct mac_led_cfg_port_mode_s  mac_led_cfg_port_mode_t;

struct mac_led_cfg_port_seq_map_s
{
    uint32 mac_id                                                           : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct mac_led_cfg_port_seq_map_s  mac_led_cfg_port_seq_map_t;

struct mac_led_driver_interrupt_normal_s
{
    uint32 mac_led_driver_async_fifo_overrun                                : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct mac_led_driver_interrupt_normal_s  mac_led_driver_interrupt_normal_t;

struct mac_led_blink_cfg_s
{
    uint32 blink_off_interval                                               : 32;

    uint32 blink_on_interval                                                : 32;
};
typedef struct mac_led_blink_cfg_s  mac_led_blink_cfg_t;

struct mac_led_cfg_async_fifo_thr_s
{
    uint32 cfg_mac_led_driver_async_fifo_thr                                : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct mac_led_cfg_async_fifo_thr_s  mac_led_cfg_async_fifo_thr_t;

struct mac_led_cfg_cal_ctl_s
{
    uint32 walker_stop                                                      : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct mac_led_cfg_cal_ctl_s  mac_led_cfg_cal_ctl_t;

struct mac_led_polarity_cfg_s
{
    uint32 polarity_inv                                                     : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct mac_led_polarity_cfg_s  mac_led_polarity_cfg_t;

struct mac_led_port_range_s
{
    uint32 port_start_index                                                 : 6;
    uint32 rsv_0                                                            : 2;
    uint32 port_end_index                                                   : 6;
    uint32 rsv_1                                                            : 18;
};
typedef struct mac_led_port_range_s  mac_led_port_range_t;

struct mac_led_raw_status_cfg_s
{
    uint32 raw_status_en                                                    : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct mac_led_raw_status_cfg_s  mac_led_raw_status_cfg_t;

struct mac_led_refresh_interval_s
{
    uint32 refresh_interval                                                 : 30;
    uint32 rsv_0                                                            : 2;

    uint32 refresh_en                                                       : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct mac_led_refresh_interval_s  mac_led_refresh_interval_t;

struct mac_led_sample_interval_s
{
    uint32 sample_interval                                                  : 30;
    uint32 rsv_0                                                            : 2;

    uint32 sample_en                                                        : 1;
    uint32 histogram_en                                                     : 1;
    uint32 rsv_1                                                            : 30;
};
typedef struct mac_led_sample_interval_s  mac_led_sample_interval_t;

struct mac_mux_interrupt_fatal_s
{
    uint32 mux_agg0_qid_fifo_overrun                                        : 1;
    uint32 mux_agg1_qid_fifo_overrun                                        : 1;
    uint32 mux_agg2_qid_fifo_overrun                                        : 1;
    uint32 mux_agg3_qid_fifo_overrun                                        : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct mac_mux_interrupt_fatal_s  mac_mux_interrupt_fatal_t;

struct mac_mux_interrupt_normal_s
{
    uint32 mux_agg0_buffer_parity_err                                       : 1;
    uint32 mux_agg1_buffer_parity_err                                       : 1;
    uint32 mux_agg2_buffer_parity_err                                       : 1;
    uint32 mux_agg3_buffer_parity_err                                       : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct mac_mux_interrupt_normal_s  mac_mux_interrupt_normal_t;

struct mac_mux_cal_s
{
    uint32 cal_entry00                                                      : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cal_entry01                                                      : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cal_entry02                                                      : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cal_entry03                                                      : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cal_entry04                                                      : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cal_entry05                                                      : 3;
    uint32 rsv_5                                                            : 1;
    uint32 cal_entry06                                                      : 3;
    uint32 rsv_6                                                            : 1;
    uint32 cal_entry07                                                      : 3;
    uint32 rsv_7                                                            : 1;

    uint32 cal_entry08                                                      : 3;
    uint32 rsv_8                                                            : 1;
    uint32 cal_entry09                                                      : 3;
    uint32 rsv_9                                                            : 1;
    uint32 cal_entry10                                                      : 3;
    uint32 rsv_10                                                           : 1;
    uint32 cal_entry11                                                      : 3;
    uint32 rsv_11                                                           : 1;
    uint32 cal_entry12                                                      : 3;
    uint32 rsv_12                                                           : 1;
    uint32 cal_entry13                                                      : 3;
    uint32 rsv_13                                                           : 1;
    uint32 cal_entry14                                                      : 3;
    uint32 rsv_14                                                           : 1;
    uint32 cal_entry15                                                      : 3;
    uint32 rsv_15                                                           : 1;

    uint32 cal_entry16                                                      : 3;
    uint32 rsv_16                                                           : 1;
    uint32 cal_entry17                                                      : 3;
    uint32 rsv_17                                                           : 1;
    uint32 cal_entry18                                                      : 3;
    uint32 rsv_18                                                           : 1;
    uint32 cal_entry19                                                      : 3;
    uint32 rsv_19                                                           : 1;
    uint32 cal_entry20                                                      : 3;
    uint32 rsv_20                                                           : 1;
    uint32 cal_entry21                                                      : 3;
    uint32 rsv_21                                                           : 1;
    uint32 cal_entry22                                                      : 3;
    uint32 rsv_22                                                           : 1;
    uint32 cal_entry23                                                      : 3;
    uint32 rsv_23                                                           : 1;

    uint32 cal_entry24                                                      : 3;
    uint32 rsv_24                                                           : 1;
    uint32 cal_entry25                                                      : 3;
    uint32 rsv_25                                                           : 1;
    uint32 cal_entry26                                                      : 3;
    uint32 rsv_26                                                           : 1;
    uint32 cal_entry27                                                      : 3;
    uint32 rsv_27                                                           : 1;
    uint32 cal_entry28                                                      : 3;
    uint32 rsv_28                                                           : 1;
    uint32 cal_entry29                                                      : 3;
    uint32 rsv_29                                                           : 1;
    uint32 cal_entry30                                                      : 3;
    uint32 rsv_30                                                           : 1;
    uint32 cal_entry31                                                      : 3;
    uint32 rsv_31                                                           : 1;
};
typedef struct mac_mux_cal_s  mac_mux_cal_t;

struct mac_mux_debug_stats_s
{
    uint32 sop_cnt                                                          : 4;
    uint32 rsv_0                                                            : 4;
    uint32 eop_cnt                                                          : 4;
    uint32 rsv_1                                                            : 4;
    uint32 data_error_cnt                                                   : 4;
    uint32 rsv_2                                                            : 4;
    uint32 data_bytes_cnt                                                   : 8;
};
typedef struct mac_mux_debug_stats_s  mac_mux_debug_stats_t;

struct mac_mux_parity_enable_s
{
    uint32 parity_enable                                                    : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct mac_mux_parity_enable_s  mac_mux_parity_enable_t;

struct mac_mux_stat_sel_s
{
    uint32 stat_sel0                                                        : 32;

    uint32 stat_sel1                                                        : 28;
    uint32 rsv_0                                                            : 4;
};
typedef struct mac_mux_stat_sel_s  mac_mux_stat_sel_t;

struct mac_mux_walker_s
{
    uint32 walker_end                                                       : 5;
    uint32 rsv_0                                                            : 3;
    uint32 walker_stop_idx                                                  : 5;
    uint32 rsv_1                                                            : 18;
    uint32 walker_stop                                                      : 1;
};
typedef struct mac_mux_walker_s  mac_mux_walker_t;

struct mac_mux_wrr_cfg0_s
{
    uint32 cfg_wrr_mux_agg0_quad_mac0                                       : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_wrr_mux_agg0_quad_mac1                                       : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_wrr_mux_agg0_quad_mac2                                       : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_wrr_mux_agg0_sgmac0                                          : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cfg_wrr_mux_agg0_sgmac1                                          : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cfg_wrr_mux_agg0_sgmac2                                          : 3;
    uint32 rsv_5                                                            : 9;
};
typedef struct mac_mux_wrr_cfg0_s  mac_mux_wrr_cfg0_t;

struct mac_mux_wrr_cfg1_s
{
    uint32 cfg_wrr_mux_agg1_quad_mac0                                       : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_wrr_mux_agg1_quad_mac1                                       : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_wrr_mux_agg1_quad_mac2                                       : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_wrr_mux_agg1_sgmac0                                          : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cfg_wrr_mux_agg1_sgmac1                                          : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cfg_wrr_mux_agg1_sgmac2                                          : 3;
    uint32 rsv_5                                                            : 9;
};
typedef struct mac_mux_wrr_cfg1_s  mac_mux_wrr_cfg1_t;

struct mac_mux_wrr_cfg2_s
{
    uint32 cfg_wrr_mux_agg2_quad_mac0                                       : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_wrr_mux_agg2_quad_mac1                                       : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_wrr_mux_agg2_quad_mac2                                       : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_wrr_mux_agg2_sgmac0                                          : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cfg_wrr_mux_agg2_sgmac1                                          : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cfg_wrr_mux_agg2_sgmac2                                          : 3;
    uint32 rsv_5                                                            : 9;
};
typedef struct mac_mux_wrr_cfg2_s  mac_mux_wrr_cfg2_t;

struct mac_mux_wrr_cfg3_s
{
    uint32 cfg_wrr_mux_agg3_quad_mac0                                       : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_wrr_mux_agg3_quad_mac1                                       : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_wrr_mux_agg3_quad_mac2                                       : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_wrr_mux_agg3_sgmac0                                          : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cfg_wrr_mux_agg3_sgmac1                                          : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cfg_wrr_mux_agg3_sgmac2                                          : 3;
    uint32 rsv_5                                                            : 9;
};
typedef struct mac_mux_wrr_cfg3_s  mac_mux_wrr_cfg3_t;

struct port_map_s
{
    uint32 mac_id                                                           : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct port_map_s  port_map_t;

struct mdio_cfg_s
{
    uint32 mdio_mac_pre1g                                                   : 6;
    uint32 rsv_0                                                            : 2;
    uint32 mdio_mac_pre_xg                                                  : 6;
    uint32 rsv_1                                                            : 2;
    uint32 mdio_in_dly1g                                                    : 2;
    uint32 rsv_2                                                            : 2;
    uint32 mdio_in_dly_xg                                                   : 2;
    uint32 rsv_3                                                            : 2;
    uint32 mdio_cmd_done_interval                                           : 8;
};
typedef struct mdio_cfg_s  mdio_cfg_t;

struct mdio_cmd1_g_s
{
    uint32 data_cmd1g                                                       : 16;
    uint32 dev_add_cmd1g                                                    : 5;
    uint32 port_add_cmd1g                                                   : 5;
    uint32 op_code_cmd1g                                                    : 2;
    uint32 start_cmd1g                                                      : 2;
    uint32 rsv_0                                                            : 1;
    uint32 intf_sel_cmd1g                                                   : 1;
};
typedef struct mdio_cmd1_g_s  mdio_cmd1_g_t;

struct mdio_cmd_x_g_s
{
    uint32 data_cmd_xg                                                      : 16;
    uint32 rsv_0                                                            : 16;

    uint32 reg_add_cmd_xg                                                   : 16;
    uint32 dev_add_cmd_xg                                                   : 5;
    uint32 port_add_cmd_xg                                                  : 5;
    uint32 op_code_cmd_xg                                                   : 2;
    uint32 start_cmd_xg                                                     : 2;
    uint32 rsv_1                                                            : 1;
    uint32 intf_sel_cmd_xg                                                  : 1;
};
typedef struct mdio_cmd_x_g_s  mdio_cmd_x_g_t;

struct mdio_link_down_detec_en_s
{
    uint32 link_down_detc_en59_to32                                         : 28;
    uint32 rsv_0                                                            : 4;

    uint32 link_down_detc_en31_to0                                          : 32;
};
typedef struct mdio_link_down_detec_en_s  mdio_link_down_detec_en_t;

struct mdio_link_status_s
{
    uint32 mdio0_link_status                                                : 32;

    uint32 mdio1_link_status                                                : 32;

    uint32 mdio2_link_status                                                : 12;
    uint32 mdio3_link_status                                                : 12;
    uint32 rsv_0                                                            : 8;
};
typedef struct mdio_link_status_s  mdio_link_status_t;

struct mdio_scan_ctl_s
{
    uint32 mdio1g_scan_bmp0                                                 : 32;

    uint32 mdio1g_scan_bmp1                                                 : 32;

    uint32 mdio_xg_scan_bmp0                                                : 12;
    uint32 mdio_xg_scan_bmp1                                                : 12;
    uint32 xg_link_bmp_mask                                                 : 3;
    uint32 specified1g_intr_en                                              : 2;
    uint32 specified_xg_intr_en                                             : 1;
    uint32 scan_done                                                        : 1;
    uint32 scan_start                                                       : 1;

    uint32 scan_interval                                                    : 16;
    uint32 speci0_add_bmp1g                                                 : 4;
    uint32 speci1_add_bmp1g                                                 : 4;
    uint32 speci_add_bmp_xg                                                 : 4;
    uint32 specified_scan_en1g                                              : 2;
    uint32 specified_scan_en_xg                                             : 1;
    uint32 scan_xg_twice                                                    : 1;
};
typedef struct mdio_scan_ctl_s  mdio_scan_ctl_t;

struct mdio_speci_cfg_s
{
    uint32 speci_xg_reg_addr                                                : 16;
    uint32 speci_xg_dev_addr                                                : 5;
    uint32 rsv_0                                                            : 11;

    uint32 speci1_g_reg0_addr                                               : 5;
    uint32 rsv_1                                                            : 3;
    uint32 speci1_g_reg1_addr                                               : 5;
    uint32 rsv_2                                                            : 19;
};
typedef struct mdio_speci_cfg_s  mdio_speci_cfg_t;

struct mdio_specified_status_s
{
    uint32 mdio0_specified_status0                                          : 32;

    uint32 mdio1_specified_status0                                          : 32;

    uint32 mdio0_specified_status1_hi                                       : 32;

    uint32 mdio0_specified_status1_lo                                       : 32;

    uint32 mdio1_specified_status1_hi                                       : 32;

    uint32 mdio1_specified_status1_lo                                       : 32;

    uint32 mdio2_specified_status                                           : 12;
    uint32 mdio3_specified_status                                           : 12;
    uint32 rsv_0                                                            : 8;
};
typedef struct mdio_specified_status_s  mdio_specified_status_t;

struct mdio_status1_g_s
{
    uint32 mdio1_g_read_data                                                : 16;
    uint32 mdio1_g_cmd_done                                                 : 1;
    uint32 rsv_0                                                            : 15;
};
typedef struct mdio_status1_g_s  mdio_status1_g_t;

struct mdio_status_x_g_s
{
    uint32 mdio_x_g_read_data                                               : 16;
    uint32 mdio_x_g_cmd_done                                                : 1;
    uint32 rsv_0                                                            : 15;
};
typedef struct mdio_status_x_g_s  mdio_status_x_g_t;

struct mdio_use_phy_s
{
    uint32 use_phy59_32                                                     : 28;
    uint32 rsv_0                                                            : 4;

    uint32 use_phy31_0                                                      : 32;
};
typedef struct mdio_use_phy_s  mdio_use_phy_t;

struct mdio_xg_port_chan_id_with_out_phy_s
{
    uint32 sgmac3_chan_id                                                   : 6;
    uint32 rsv_0                                                            : 2;
    uint32 sgmac2_chan_id                                                   : 6;
    uint32 rsv_1                                                            : 2;
    uint32 sgmac1_chan_id                                                   : 6;
    uint32 rsv_2                                                            : 2;
    uint32 sgmac0_chan_id                                                   : 6;
    uint32 rsv_3                                                            : 2;

    uint32 sgmac7_chan_id                                                   : 6;
    uint32 rsv_4                                                            : 2;
    uint32 sgmac6_chan_id                                                   : 6;
    uint32 rsv_5                                                            : 2;
    uint32 sgmac5_chan_id                                                   : 6;
    uint32 rsv_6                                                            : 2;
    uint32 sgmac4_chan_id                                                   : 6;
    uint32 rsv_7                                                            : 2;

    uint32 sgmac11_chan_id                                                  : 6;
    uint32 rsv_8                                                            : 2;
    uint32 sgmac10_chan_id                                                  : 6;
    uint32 rsv_9                                                            : 2;
    uint32 sgmac9_chan_id                                                   : 6;
    uint32 rsv_10                                                           : 2;
    uint32 sgmac8_chan_id                                                   : 6;
    uint32 rsv_11                                                           : 2;
};
typedef struct mdio_xg_port_chan_id_with_out_phy_s  mdio_xg_port_chan_id_with_out_phy_t;

struct ds_aps_bridge_s
{
    uint32 working_dest_map                                                 : 22;
    uint32 working_remote_chip                                              : 1;
    uint32 working_end_local_rep                                            : 1;
    uint32 rsv_0                                                            : 8;

    uint32 protecting_dest_map                                              : 22;
    uint32 protecting_next_aps_bridge_en                                    : 1;
    uint32 working_next_aps_bridge_en                                       : 1;
    uint32 protecting_en                                                    : 1;
    uint32 different_l2_edit_ptr_en                                         : 1;
    uint32 protecting_next_hop_ext                                          : 1;
    uint32 working_is_link_aggregation                                      : 1;
    uint32 link_change_en                                                   : 1;
    uint32 protecting_is_link_aggregation                                   : 1;
    uint32 protecting_remote_chip                                           : 1;
    uint32 protecting_end_local_rep                                         : 1;

    uint32 working_l2_edit_ptr                                              : 16;
    uint32 working_next_hop_ext                                             : 1;
    uint32 l2_edit_ptr_shift_en                                             : 1;
    uint32 replication_ctl_en                                               : 1;
    uint32 rsv_1                                                            : 13;

    uint32 protecting_l2_edit_ptr                                           : 16;
    uint32 protecting_next_hop_ptr                                          : 16;

    uint32 working_replication_ctl                                          : 16;
    uint32 protecting_replication_ctl                                       : 16;

    uint32 working_dest_vlan_ptr                                            : 13;
    uint32 rsv_2                                                            : 3;
    uint32 protecting_dest_vlan_ptr                                         : 13;
    uint32 rsv_3                                                            : 3;

    uint32 working_ucast_id                                                 : 16;
    uint32 protecting_ucast_id                                              : 16;
};
typedef struct ds_aps_bridge_s  ds_aps_bridge_t;

struct ds_aps_channel_map_s
{
    uint32 local_phy_port                                                   : 7;
    uint32 rsv_0                                                            : 1;
    uint32 link_change_en                                                   : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct ds_aps_channel_map_s  ds_aps_channel_map_t;

struct ds_met_fifo_excp_s
{
    uint32 dest_map                                                         : 22;
    uint32 next_hop_ext                                                     : 1;
    uint32 length_adjust_type                                               : 1;
    uint32 rsv_0                                                            : 8;
};
typedef struct ds_met_fifo_excp_s  ds_met_fifo_excp_t;

struct met_fifo_br_rcd_upd_fifo_s
{
    uint32 data0                                                            : 30;
    uint32 rsv_0                                                            : 2;

    uint32 data1                                                            : 32;
};
typedef struct met_fifo_br_rcd_upd_fifo_s  met_fifo_br_rcd_upd_fifo_t;

struct met_fifo_interrupt_fatal_s
{
    uint32 met_fifo_tb_info_arb_ack_fifo_underrun                           : 1;
    uint32 met_fifo_tb_info_arb_ack_fifo_overrun                            : 1;
    uint32 met_fifo_tb_info_arb_req_fifo_underrun                           : 1;
    uint32 met_fifo_tb_info_arb_req_fifo_overrun                            : 1;
    uint32 met_fifo_enq_gen_fifo_underrun                                   : 1;
    uint32 met_fifo_enq_gen_fifo_overrun                                    : 1;
    uint32 ipe_aps_bridge_addr_fifo_overrun                                 : 1;
    uint32 epe_aps_bridge_addr_fifo_overrun                                 : 1;
    uint32 q_mgr_rcd_upd_fifo_overrun                                       : 1;
    uint32 br_rcd_upd_fifo_overrun                                          : 1;
    uint32 aps_bridge_result0_fifo_overrun                                  : 1;
    uint32 aps_bridge_result1_fifo_overrun                                  : 1;
    uint32 aps_bridge_result2_fifo_overrun                                  : 1;
    uint32 ucast_high_fifo_overrun                                          : 1;
    uint32 ucast_low_fifo_overrun                                           : 1;
    uint32 mcast_high_fifo_overrun                                          : 1;
    uint32 mcast_low_fifo_overrun                                           : 1;
    uint32 rsv_0                                                            : 15;
};
typedef struct met_fifo_interrupt_fatal_s  met_fifo_interrupt_fatal_t;

struct met_fifo_interrupt_normal_s
{
    uint32 ds_aps_bridge_ecc_error                                          : 1;
    uint32 q_mgr_rcd_upd_fifo_data_out_parity_err                           : 1;
    uint32 br_rcd_upd_fifo_data_out_parity_err                              : 1;
    uint32 update_rcd_error                                                 : 1;
    uint32 rcd_mem_ecc_err                                                  : 1;
    uint32 msg_mem_parity_err                                               : 1;
    uint32 tb_info_ecc_error                                                : 1;
    uint32 tx_q_mgr_buf_cnt_less                                            : 1;
    uint32 tx_q_mgr_buf_cnt_more                                            : 1;
    uint32 rx_bs_buf_cnt_less                                               : 1;
    uint32 rx_bs_buf_cnt_more                                               : 1;
    uint32 met_fifo_enq_gen_fifo_parity_error                               : 1;
    uint32 rsv_0                                                            : 20;
};
typedef struct met_fifo_interrupt_normal_s  met_fifo_interrupt_normal_t;

struct met_fifo_msg_ram_s
{
    uint32 data0                                                            : 19;
    uint32 rsv_0                                                            : 13;

    uint32 data1                                                            : 32;

    uint32 data2                                                            : 32;

    uint32 data3                                                            : 32;

    uint32 data4                                                            : 32;

    uint32 data5                                                            : 32;

    uint32 data6                                                            : 32;

    uint32 data7                                                            : 32;
};
typedef struct met_fifo_msg_ram_s  met_fifo_msg_ram_t;

struct met_fifo_q_mgr_rcd_upd_fifo_s
{
    uint32 data0                                                            : 31;
    uint32 rsv_0                                                            : 1;

    uint32 data1                                                            : 32;
};
typedef struct met_fifo_q_mgr_rcd_upd_fifo_s  met_fifo_q_mgr_rcd_upd_fifo_t;

struct met_fifo_rcd_ram_s
{
    uint32 rcd0                                                             : 8;
    uint32 rsv_0                                                            : 8;
    uint32 rcd1                                                             : 8;
    uint32 rsv_1                                                            : 8;

    uint32 rcd2                                                             : 8;
    uint32 rsv_2                                                            : 8;
    uint32 rcd3                                                             : 8;
    uint32 rsv_3                                                            : 8;
};
typedef struct met_fifo_rcd_ram_s  met_fifo_rcd_ram_t;

struct ds_aps_bridge__reg_ram__ram_chk_rec_s
{
    uint32 ds_aps_bridge_parity_fail_addr                                   : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_aps_bridge_parity_fail                                        : 1;
};
typedef struct ds_aps_bridge__reg_ram__ram_chk_rec_s  ds_aps_bridge__reg_ram__ram_chk_rec_t;

struct met_fifo_aps_init_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct met_fifo_aps_init_s  met_fifo_aps_init_t;

struct met_fifo_ctl_s
{
    uint32 stacking_en                                                      : 1;
    uint32 ether_oam_multicast_en                                           : 1;
    uint32 discard_met_loop                                                 : 1;
    uint32 port_check_en                                                    : 1;
    uint32 stacking_broken                                                  : 1;
    uint32 stacking_mcast_end_en                                            : 1;
    uint32 from_fabric_multicast_en                                         : 1;
    uint32 local_chip_queue_on_chip_id                                      : 1;
    uint32 chip_id                                                          : 5;
    uint32 link_change_en                                                   : 1;
    uint32 rsv_0                                                            : 10;
    uint32 exception_reset_src_sgmac                                        : 1;
    uint32 l3_mcast_mode_en                                                 : 1;
    uint32 uplink_reflect_check_en                                          : 1;
    uint32 l3_mcast_met_ptr_valid0                                          : 1;
    uint32 l3_mcast_met_ptr_valid1                                          : 1;
    uint32 force_replication_from_fabric                                    : 1;
    uint32 port_bitmap_bit13_12                                             : 2;

    uint32 local_met_base                                                   : 15;
    uint32 rsv_1                                                            : 1;
    uint32 mcast_first_met_base                                             : 15;
    uint32 rsv_2                                                            : 1;

    uint32 end_remote_chip                                                  : 32;

    uint32 sgmac_discard_source_replication63_32                            : 32;

    uint32 sgmac_discard_source_replication31_0                             : 32;

    uint32 l3_mcast_met_min_ptr0                                            : 15;
    uint32 rsv_3                                                            : 1;
    uint32 l3_mcast_met_max_ptr0                                            : 15;
    uint32 rsv_4                                                            : 1;

    uint32 l3_mcast_met_min_ptr1                                            : 15;
    uint32 rsv_5                                                            : 1;
    uint32 l3_mcast_met_max_ptr1                                            : 15;
    uint32 rsv_6                                                            : 1;

    uint32 l3_mcast_met_nexthop_base                                        : 16;
    uint32 port_bitmap_next_hop_ptr                                         : 16;
};
typedef struct met_fifo_ctl_s  met_fifo_ctl_t;

struct met_fifo_debug_stats_s
{
    uint32 fr_bs_msg_cnt                                                    : 4;
    uint32 rsv_0                                                            : 4;
    uint32 fr_q_mgr_enq_met_fifo_done_cnt                                   : 4;
    uint32 rsv_1                                                            : 4;
    uint32 fr_q_mgr_enq_rcd_update_cnt                                      : 4;
    uint32 rsv_2                                                            : 4;
    uint32 fr_br_rcd_update_cnt                                             : 4;
    uint32 rsv_3                                                            : 4;

    uint32 rsv_4                                                            : 8;
    uint32 to_ds_met_entry_req_cnt                                          : 4;
    uint32 rsv_5                                                            : 4;
    uint32 fr_ds_met_entry_done_cnt                                         : 4;
    uint32 rsv_6                                                            : 4;
    uint32 fr_ds_met_entry_rd_valid_cnt                                     : 4;
    uint32 rsv_7                                                            : 4;

    uint32 fr_bs_mcast_hi_msg_cnt                                           : 4;
    uint32 rsv_8                                                            : 4;
    uint32 fr_bs_mcast_lo_msg_cnt                                           : 4;
    uint32 rsv_9                                                            : 4;
    uint32 fr_bs_ucast_hi_msg_cnt                                           : 4;
    uint32 rsv_10                                                           : 4;
    uint32 fr_bs_ucast_lo_msg_cnt                                           : 4;
    uint32 rsv_11                                                           : 4;

    uint32 met_entry_ecc_err_discard_cnt                                    : 4;
    uint32 rsv_12                                                           : 4;
    uint32 msg_type_exception_collision_cnt                                 : 4;
    uint32 rsv_13                                                           : 4;
    uint32 to_q_mgr_enq_msg_cnt                                             : 4;
    uint32 rsv_14                                                           : 4;
    uint32 to_q_mgr_enq_not_eop_msg_cnt                                     : 4;
    uint32 rsv_15                                                           : 4;

    uint32 to_q_mgr_enq_discard_cnt                                         : 4;
    uint32 rsv_16                                                           : 4;
    uint32 to_bs_free_buf_cnt                                               : 4;
    uint32 rsv_17                                                           : 4;
    uint32 to_q_mgr_enq_rcd_done_cnt                                        : 4;
    uint32 rsv_18                                                           : 4;
    uint32 to_br_rcd_done_cnt                                               : 4;
    uint32 rsv_19                                                           : 4;

    uint32 to_q_mgr_enq_mcast_hi_msg_cnt                                    : 4;
    uint32 rsv_20                                                           : 4;
    uint32 to_q_mgr_enq_mcast_lo_msg_cnt                                    : 4;
    uint32 rsv_21                                                           : 4;
    uint32 to_q_mgr_enq_ucast_hi_msg_cnt                                    : 4;
    uint32 rsv_22                                                           : 4;
    uint32 to_q_mgr_enq_ucast_lo_msg_cnt                                    : 4;
    uint32 rsv_23                                                           : 4;

    uint32 to_q_mgr_enq_msg000_cnt                                          : 4;
    uint32 rsv_24                                                           : 4;
    uint32 to_q_mgr_enq_msg101_cnt                                          : 4;
    uint32 rsv_25                                                           : 4;
    uint32 to_q_mgr_enq_msg110_cnt                                          : 4;
    uint32 rsv_26                                                           : 4;
    uint32 to_q_mgr_enq_msg111_cnt                                          : 4;
    uint32 rsv_27                                                           : 4;

    uint32 rcd_ram_ecc_single_bit_count                                     : 4;
    uint32 rsv_28                                                           : 4;
    uint32 rcd_ram_ecc_multiple_bit_count                                   : 4;
    uint32 rsv_29                                                           : 4;
    uint32 rcd_update_err_cnt                                               : 4;
    uint32 rsv_30                                                           : 12;
};
typedef struct met_fifo_debug_stats_s  met_fifo_debug_stats_t;

struct met_fifo_drain_enable_s
{
    uint32 met_fifo_drain_enable                                            : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct met_fifo_drain_enable_s  met_fifo_drain_enable_t;

struct met_fifo_ecc_ctl_s
{
    uint32 cfg_ecc_check_en                                                 : 1;
    uint32 rsv_0                                                            : 3;
    uint32 cfg_ecc_correct_en                                               : 1;
    uint32 rsv_1                                                            : 3;
    uint32 cfg_report_single_bit_error                                      : 1;
    uint32 rsv_2                                                            : 21;
    uint32 ds_aps_bridge_ecc_detect_dis                                     : 1;
    uint32 ds_aps_bridge_ecc_correct_dis                                    : 1;
};
typedef struct met_fifo_ecc_ctl_s  met_fifo_ecc_ctl_t;

struct met_fifo_en_que_credit_s
{
    uint32 en_que_credit                                                    : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct met_fifo_en_que_credit_s  met_fifo_en_que_credit_t;

struct met_fifo_end_ptr_s
{
    uint32 ucast_lo_end_ptr                                                 : 10;
    uint32 rsv_0                                                            : 6;
    uint32 ucast_hi_end_ptr                                                 : 10;
    uint32 rsv_1                                                            : 6;

    uint32 mcast_lo_end_ptr                                                 : 10;
    uint32 rsv_2                                                            : 6;
    uint32 mcast_hi_end_ptr                                                 : 10;
    uint32 rsv_3                                                            : 6;
};
typedef struct met_fifo_end_ptr_s  met_fifo_end_ptr_t;

struct met_fifo_excp_tab_parity_fail_record_s
{
    uint32 excp_tab_parity_fail_addr                                        : 8;
    uint32 rsv_0                                                            : 23;
    uint32 excp_tab_parity_fail                                             : 1;
};
typedef struct met_fifo_excp_tab_parity_fail_record_s  met_fifo_excp_tab_parity_fail_record_t;

struct met_fifo_init_s
{
    uint32 met_fifo_init                                                    : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct met_fifo_init_s  met_fifo_init_t;

struct met_fifo_init_done_s
{
    uint32 met_fifo_init_done                                               : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct met_fifo_init_done_s  met_fifo_init_done_t;

struct met_fifo_input_fifo_depth_s
{
    uint32 ucast_lo_fifo_depth                                              : 10;
    uint32 rsv_0                                                            : 6;
    uint32 ucast_hi_fifo_depth                                              : 10;
    uint32 rsv_1                                                            : 6;

    uint32 mcast_lo_fifo_depth                                              : 10;
    uint32 rsv_2                                                            : 6;
    uint32 mcast_hi_fifo_depth                                              : 10;
    uint32 rsv_3                                                            : 6;
};
typedef struct met_fifo_input_fifo_depth_s  met_fifo_input_fifo_depth_t;

struct met_fifo_input_fifo_threshold_s
{
    uint32 mcast_lo_threshold                                               : 8;
    uint32 mcast_hi_threshold                                               : 8;
    uint32 ucast_lo_threshold                                               : 8;
    uint32 ucast_hi_threshold                                               : 8;
};
typedef struct met_fifo_input_fifo_threshold_s  met_fifo_input_fifo_threshold_t;

struct met_fifo_link_down_state_record_s
{
    uint32 link_down_state0                                                 : 32;

    uint32 link_down_state1                                                 : 32;
};
typedef struct met_fifo_link_down_state_record_s  met_fifo_link_down_state_record_t;

struct met_fifo_link_scan_done_state_s
{
    uint32 link_scan_done_state0                                            : 32;

    uint32 link_scan_done_state1                                            : 32;
};
typedef struct met_fifo_link_scan_done_state_s  met_fifo_link_scan_done_state_t;

struct met_fifo_max_init_cnt_s
{
    uint32 max_init_cnt                                                     : 12;
    uint32 rsv_0                                                            : 4;
    uint32 cfg_ds_aps_bridge_table_cnt                                      : 11;
    uint32 rsv_1                                                            : 5;
};
typedef struct met_fifo_max_init_cnt_s  met_fifo_max_init_cnt_t;

struct met_fifo_mcast_enable_s
{
    uint32 mcast_met_fifo_enable                                            : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct met_fifo_mcast_enable_s  met_fifo_mcast_enable_t;

struct met_fifo_msg_cnt_s
{
    uint32 ucast_lo_msg_cnt                                                 : 10;
    uint32 rsv_0                                                            : 6;
    uint32 ucast_hi_msg_cnt                                                 : 10;
    uint32 rsv_1                                                            : 6;

    uint32 mcast_lo_msg_cnt                                                 : 10;
    uint32 rsv_2                                                            : 6;
    uint32 mcast_hi_msg_cnt                                                 : 10;
    uint32 rsv_3                                                            : 6;
};
typedef struct met_fifo_msg_cnt_s  met_fifo_msg_cnt_t;

struct met_fifo_msg_type_cnt_s
{
    uint32 mcast_hi_sop_msg_cnt                                             : 10;
    uint32 rsv_0                                                            : 22;

    uint32 mcast_lo_sop_msg_cnt                                             : 10;
    uint32 rsv_1                                                            : 22;

    uint32 ucast_hi_sop_msg_cnt                                             : 10;
    uint32 rsv_2                                                            : 22;

    uint32 ucast_lo_sop_msg_cnt                                             : 10;
    uint32 rsv_3                                                            : 22;
};
typedef struct met_fifo_msg_type_cnt_s  met_fifo_msg_type_cnt_t;

struct met_fifo_parity_en_s
{
    uint32 parity_enable                                                    : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct met_fifo_parity_en_s  met_fifo_parity_en_t;

struct met_fifo_pending_mcast_cnt_s
{
    uint32 pending_mcast_cnt                                                : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct met_fifo_pending_mcast_cnt_s  met_fifo_pending_mcast_cnt_t;

struct met_fifo_q_mgr_credit_s
{
    uint32 q_mgr_credit                                                     : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct met_fifo_q_mgr_credit_s  met_fifo_q_mgr_credit_t;

struct met_fifo_q_write_rcd_upd_fifo_thrd_s
{
    uint32 q_rcd_upd_fifo_low_thrd                                          : 7;
    uint32 rsv_0                                                            : 1;
    uint32 q_rcd_upd_fifo_hi_thrd                                           : 7;
    uint32 rsv_1                                                            : 17;
};
typedef struct met_fifo_q_write_rcd_upd_fifo_thrd_s  met_fifo_q_write_rcd_upd_fifo_thrd_t;

struct met_fifo_rd_cur_state_machine_s
{
    uint32 rd_cur_state_machine                                             : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct met_fifo_rd_cur_state_machine_s  met_fifo_rd_cur_state_machine_t;

struct met_fifo_rd_ptr_s
{
    uint32 ucast_lo_rd_ptr                                                  : 10;
    uint32 rsv_0                                                            : 6;
    uint32 ucast_hi_rd_ptr                                                  : 10;
    uint32 rsv_1                                                            : 6;

    uint32 mcast_lo_rd_ptr                                                  : 10;
    uint32 rsv_2                                                            : 6;
    uint32 mcast_hi_rd_ptr                                                  : 10;
    uint32 rsv_3                                                            : 6;
};
typedef struct met_fifo_rd_ptr_s  met_fifo_rd_ptr_t;

struct met_fifo_start_ptr_s
{
    uint32 ucast_lo_start_ptr                                               : 10;
    uint32 rsv_0                                                            : 6;
    uint32 ucast_hi_start_ptr                                               : 10;
    uint32 rsv_1                                                            : 6;

    uint32 mcast_lo_start_ptr                                               : 10;
    uint32 rsv_2                                                            : 6;
    uint32 mcast_hi_start_ptr                                               : 10;
    uint32 rsv_3                                                            : 6;
};
typedef struct met_fifo_start_ptr_s  met_fifo_start_ptr_t;

struct met_fifo_tb_info_arb_credit_s
{
    uint32 tb_info_arb_credit                                               : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct met_fifo_tb_info_arb_credit_s  met_fifo_tb_info_arb_credit_t;

struct met_fifo_update_rcd_error_spot_s
{
    uint32 es_head_buffer_ptr                                               : 14;
    uint32 rsv_0                                                            : 2;
    uint32 es_tail_buffer_ptr                                               : 14;
    uint32 rsv_1                                                            : 2;

    uint32 es_update_rcd                                                    : 7;
    uint32 rsv_2                                                            : 1;
    uint32 es_rcd_ram_rcd                                                   : 7;
    uint32 rsv_3                                                            : 1;
    uint32 es_resource_group_id                                             : 9;
    uint32 rsv_4                                                            : 6;
    uint32 es_qmgr_flag                                                     : 1;

    uint32 es_buffer_count                                                  : 6;
    uint32 rsv_5                                                            : 10;
    uint32 es_pkt_release_en                                                : 1;
    uint32 rsv_6                                                            : 3;
    uint32 es_rcd_update_en                                                 : 1;
    uint32 rsv_7                                                            : 3;
    uint32 es_mcast_rcd                                                     : 1;
    uint32 rsv_8                                                            : 7;
};
typedef struct met_fifo_update_rcd_error_spot_s  met_fifo_update_rcd_error_spot_t;

struct met_fifo_wr_ptr_s
{
    uint32 ucast_lo_wr_ptr                                                  : 10;
    uint32 rsv_0                                                            : 6;
    uint32 ucast_hi_wr_ptr                                                  : 10;
    uint32 rsv_1                                                            : 6;

    uint32 mcast_lo_wr_ptr                                                  : 10;
    uint32 rsv_2                                                            : 6;
    uint32 mcast_hi_wr_ptr                                                  : 10;
    uint32 rsv_3                                                            : 6;
};
typedef struct met_fifo_wr_ptr_s  met_fifo_wr_ptr_t;

struct met_fifo_wrr_cfg_s
{
    uint32 mcast_lo_weight                                                  : 6;
    uint32 mcast_hi_weight                                                  : 6;
    uint32 ucast_lo_weight                                                  : 6;
    uint32 ucast_hi_weight                                                  : 6;
    uint32 max_pending_mcast                                                : 5;
    uint32 rsv_0                                                            : 3;
};
typedef struct met_fifo_wrr_cfg_s  met_fifo_wrr_cfg_t;

struct met_fifo_wrr_weight_cnt_s
{
    uint32 mcast_lo_weight_cnt                                              : 6;
    uint32 rsv_0                                                            : 2;
    uint32 mcast_hi_weight_cnt                                              : 6;
    uint32 rsv_1                                                            : 2;
    uint32 ucast_lo_weight_cnt                                              : 6;
    uint32 rsv_2                                                            : 2;
    uint32 ucast_hi_weight_cnt                                              : 6;
    uint32 rsv_3                                                            : 2;
};
typedef struct met_fifo_wrr_weight_cnt_s  met_fifo_wrr_weight_cnt_t;

struct met_fifo_wrr_wt_s
{
    uint32 mcast_wt                                                         : 6;
    uint32 rsv_0                                                            : 2;
    uint32 ucast_wt                                                         : 6;
    uint32 rsv_1                                                            : 18;
};
typedef struct met_fifo_wrr_wt_s  met_fifo_wrr_wt_t;

struct met_fifo_wrr_wt_cfg_s
{
    uint32 mcast_wt_cfg                                                     : 6;
    uint32 rsv_0                                                            : 2;
    uint32 ucast_wt_cfg                                                     : 6;
    uint32 rsv_1                                                            : 18;
};
typedef struct met_fifo_wrr_wt_cfg_s  met_fifo_wrr_wt_cfg_t;

struct ds_channelize_ing_fc_s
{
    uint32 fcid                                                             : 8;
    uint32 min_pkt_len                                                      : 8;
    uint32 max_pkt_len                                                      : 14;
    uint32 rsv_0                                                            : 1;
    uint32 pause_rx_en                                                      : 1;
};
typedef struct ds_channelize_ing_fc_s  ds_channelize_ing_fc_t;

struct ds_channelize_mode_s
{
    uint32 local_phy_port_base                                              : 8;
    uint32 vlan_base                                                        : 12;
    uint32 bpdu_check_en                                                    : 1;
    uint32 pause_fram_bypass                                                : 1;
    uint32 rsv_0                                                            : 9;
    uint32 channelize_en                                                    : 1;

    uint32 min_pkt_len                                                      : 8;
    uint32 rsv_1                                                            : 8;
    uint32 max_pkt_len                                                      : 14;
    uint32 rsv_2                                                            : 2;
};
typedef struct ds_channelize_mode_s  ds_channelize_mode_t;

struct net_rx_chan_info_ram_s
{
    uint32 buf_cnt                                                          : 2;
    uint32 rsv_0                                                            : 2;
    uint32 entry_offset                                                     : 1;
    uint32 rsv_1                                                            : 3;
    uint32 no_sop_error_seen                                                : 1;
    uint32 rsv_2                                                            : 3;
    uint32 data_error_seen                                                  : 1;
    uint32 rsv_3                                                            : 3;
    uint32 bpdu_state                                                       : 1;
    uint32 rsv_4                                                            : 3;
    uint32 state                                                            : 1;
    uint32 rsv_5                                                            : 11;

    uint32 curr_ptr                                                         : 8;
    uint32 head_ptr                                                         : 8;
    uint32 pkt_len                                                          : 14;
    uint32 rsv_6                                                            : 2;
};
typedef struct net_rx_chan_info_ram_s  net_rx_chan_info_ram_t;

struct net_rx_channel_map_s
{
    uint32 chan_id                                                          : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct net_rx_channel_map_s  net_rx_channel_map_t;

struct net_rx_interrupt_fatal_s
{
    uint32 net_rx_pkt_info_fifo_overrun                                     : 1;
    uint32 free_buf_fifo_overrun                                            : 1;
    uint32 net_rx_pkt_info_fifo_underrun                                    : 1;
    uint32 link_list_table_ecc_error_a                                      : 1;
    uint32 link_list_table_ecc_error_b                                      : 1;
    uint32 net_rx_pkt_info_fifo_parity_error                                : 1;
    uint32 chan_info_mem_ecc_error                                          : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct net_rx_interrupt_fatal_s  net_rx_interrupt_fatal_t;

struct net_rx_interrupt_normal_s
{
    uint32 ds_channelize_mode_ecc_error                                     : 1;
    uint32 ds_channelize_mode_single_bit_error                              : 1;
    uint32 ds_channelize_ing_fc_parity_error                                : 1;
    uint32 net_rx_int_lk_intf_fifo_parity_error                             : 1;
    uint32 pkt_buf_mem_ecc_error                                            : 1;
    uint32 pause_timer_mem_rd_parity_error                                  : 1;
    uint32 priority_cfg_error                                               : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct net_rx_interrupt_normal_s  net_rx_interrupt_normal_t;

struct net_rx_link_list_table_s
{
    uint32 link_list_table_word                                             : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct net_rx_link_list_table_s  net_rx_link_list_table_t;

struct net_rx_pause_timer_mem_s
{
    uint32 speed_cnt                                                        : 8;
    uint32 rsv_0                                                            : 8;
    uint32 speed_mode                                                       : 3;
    uint32 rsv_1                                                            : 12;
    uint32 need_comp                                                        : 1;

    uint32 comps_time7                                                      : 16;
    uint32 pause_time7                                                      : 16;

    uint32 comps_time6                                                      : 16;
    uint32 pause_time6                                                      : 16;

    uint32 comps_time5                                                      : 16;
    uint32 pause_time5                                                      : 16;

    uint32 comps_time4                                                      : 16;
    uint32 pause_time4                                                      : 16;

    uint32 comps_time3                                                      : 16;
    uint32 pause_time3                                                      : 16;

    uint32 comps_time2                                                      : 16;
    uint32 pause_time2                                                      : 16;

    uint32 comps_time1                                                      : 16;
    uint32 pause_time1                                                      : 16;

    uint32 comps_time0                                                      : 16;
    uint32 pause_time0                                                      : 16;
};
typedef struct net_rx_pause_timer_mem_s  net_rx_pause_timer_mem_t;

struct net_rx_pkt_buf_ram_s
{
    uint32 pkt_buf_word0                                                    : 32;

    uint32 pkt_buf_word1                                                    : 32;

    uint32 pkt_buf_word2                                                    : 32;

    uint32 pkt_buf_word3                                                    : 32;

    uint32 pkt_buf_word4                                                    : 32;

    uint32 pkt_buf_word5                                                    : 32;

    uint32 pkt_buf_word6                                                    : 32;

    uint32 pkt_buf_word7                                                    : 32;

    uint32 pkt_buf_word8                                                    : 32;

    uint32 pkt_buf_word9                                                    : 32;

    uint32 pkt_buf_word10                                                   : 32;

    uint32 pkt_buf_word11                                                   : 32;

    uint32 pkt_buf_word12                                                   : 32;

    uint32 pkt_buf_word13                                                   : 32;

    uint32 pkt_buf_word14                                                   : 32;

    uint32 pkt_buf_word15                                                   : 32;
};
typedef struct net_rx_pkt_buf_ram_s  net_rx_pkt_buf_ram_t;

struct net_rx_pkt_info_fifo_s
{
    uint32 head_ptr                                                         : 8;
    uint32 buf_cnt                                                          : 2;
    uint32 end_entry                                                        : 1;
    uint32 channel                                                          : 7;
    uint32 valid_bytes_full                                                 : 1;
    uint32 data_error                                                       : 1;
    uint32 eop                                                              : 1;
    uint32 sop                                                              : 1;
    uint32 ptp_en                                                           : 1;
    uint32 rsv_0                                                            : 9;
};
typedef struct net_rx_pkt_info_fifo_s  net_rx_pkt_info_fifo_t;

struct ds_channelize_ing_fc__reg_ram__ram_chk_rec_s
{
    uint32 ds_channelize_ing_fc_parity_fail_addr                            : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_channelize_ing_fc_parity_fail                                 : 1;
};
typedef struct ds_channelize_ing_fc__reg_ram__ram_chk_rec_s  ds_channelize_ing_fc__reg_ram__ram_chk_rec_t;

struct ds_channelize_mode__reg_ram__ram_chk_rec_s
{
    uint32 ds_channelize_mode_parity_fail_addr                              : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_channelize_mode_parity_fail                                   : 1;
};
typedef struct ds_channelize_mode__reg_ram__ram_chk_rec_s  ds_channelize_mode__reg_ram__ram_chk_rec_t;

struct net_rx_bpdu_stats_s
{
    uint32 bpdu_pkt_in_cnt                                                  : 16;
    uint32 bpdu_pkt_drop_cnt                                                : 16;
};
typedef struct net_rx_bpdu_stats_s  net_rx_bpdu_stats_t;

struct net_rx_buffer_count_s
{
    uint32 net_rx_buffer_count                                              : 9;
    uint32 rsv_0                                                            : 23;
};
typedef struct net_rx_buffer_count_s  net_rx_buffer_count_t;

struct net_rx_buffer_full_threshold_s
{
    uint32 net_rx_buffer_full_threshold_low                                 : 9;
    uint32 rsv_0                                                            : 7;
    uint32 net_rx_buffer_full_threshold_high                                : 9;
    uint32 rsv_1                                                            : 7;
};
typedef struct net_rx_buffer_full_threshold_s  net_rx_buffer_full_threshold_t;

struct net_rx_ctl_s
{
    uint32 cfg_int_lk_bpdu_check_enable                                     : 1;
    uint32 rsv_0                                                            : 3;
    uint32 cfg_pause64_byte_sel                                             : 1;
    uint32 rsv_1                                                            : 3;
    uint32 over_len_error_chk_enable                                        : 1;
    uint32 rsv_2                                                            : 3;
    uint32 sub_chan_pri_en                                                  : 1;
    uint32 rsv_3                                                            : 19;
};
typedef struct net_rx_ctl_s  net_rx_ctl_t;

struct net_rx_debug_stats_s
{
    uint32 from_mac_mux_sop_cnt                                             : 4;
    uint32 from_int_lk_sop_cnt                                              : 4;
    uint32 from_mac_mux_eop_cnt                                             : 4;
    uint32 from_int_lk_eop_cnt                                              : 4;
    uint32 from_mac_mux_pkt_good_cnt                                        : 4;
    uint32 from_int_lk_pkt_good_cnt                                         : 4;
    uint32 from_mac_mux_pkt_drop_cnt                                        : 4;
    uint32 from_int_lk_pkt_drop_cnt                                         : 4;

    uint32 from_mac_mux_underlen_error_cnt                                  : 4;
    uint32 from_int_lk_underlen_error_cnt                                   : 4;
    uint32 from_mac_mux_overlen_error_cnt                                   : 4;
    uint32 from_int_lk_overlen_error_cnt                                    : 4;
    uint32 from_mac_mux_data_error_cnt                                      : 4;
    uint32 from_int_lk_data_error_cnt                                       : 4;
    uint32 from_mac_mux_no_eop_error_cnt                                    : 4;
    uint32 from_int_lk_no_eop_error_cnt                                     : 4;

    uint32 from_mac_mux_no_sop_error_cnt                                    : 4;
    uint32 from_int_lk_no_sop_error_cnt                                     : 4;
    uint32 from_mac_mux_get_no_buf_error_cnt                                : 4;
    uint32 from_int_lk_get_no_buf_error_cnt                                 : 4;
    uint32 from_int_lk_pkt_full_error_cnt                                   : 4;
    uint32 rsv_0                                                            : 12;

    uint32 from_mac_mux_pause_frame_cnt                                     : 8;
    uint32 stat_cur_pkt_cnt                                                 : 8;
    uint32 rsv_1                                                            : 16;
};
typedef struct net_rx_debug_stats_s  net_rx_debug_stats_t;

struct net_rx_drain_enable_s
{
    uint32 drain_enable                                                     : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct net_rx_drain_enable_s  net_rx_drain_enable_t;

struct net_rx_ecc_ctl_s
{
    uint32 cfg_ecc_check_en                                                 : 1;
    uint32 cfg_ecc_correct_dis                                              : 1;
    uint32 cfg_report_single_bit_err_en                                     : 1;
    uint32 parity_chk_en                                                    : 1;
    uint32 ds_channelize_mode_ecc_correct_dis                               : 1;
    uint32 ds_channelize_mode_ecc_detect_dis                                : 1;
    uint32 rsv_0                                                            : 26;
};
typedef struct net_rx_ecc_ctl_s  net_rx_ecc_ctl_t;

struct net_rx_ecc_error_stats_s
{
    uint32 chan_info_ecc_multiple_bit_cnt                                   : 8;
    uint32 chan_info_ecc_single_bit_cnt                                     : 8;
    uint32 link_list_table_ecc_multiple_bit_cnt                             : 8;
    uint32 link_list_table_ecc_single_bit_cnt                               : 8;

    uint32 pkt_buf_ecc_multiple_bit_cnt                                     : 8;
    uint32 pkt_buf_ecc_single_bit_cnt                                       : 8;
    uint32 rsv_0                                                            : 16;
};
typedef struct net_rx_ecc_error_stats_s  net_rx_ecc_error_stats_t;

struct net_rx_free_list_ctl_s
{
    uint32 free_list_head_ptr                                               : 8;
    uint32 free_list_tail_ptr                                               : 8;
    uint32 free_list_buf_cnt                                                : 9;
    uint32 rsv_0                                                            : 7;
};
typedef struct net_rx_free_list_ctl_s  net_rx_free_list_ctl_t;

struct net_rx_int_lk_pkt_size_check_s
{
    uint32 int_lk_min_pkt_len                                               : 8;
    uint32 rsv_0                                                            : 8;
    uint32 int_lk_max_pkt_len                                               : 14;
    uint32 rsv_1                                                            : 2;
};
typedef struct net_rx_int_lk_pkt_size_check_s  net_rx_int_lk_pkt_size_check_t;

struct net_rx_intlk_chan_en_s
{
    uint32 int_lk_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct net_rx_intlk_chan_en_s  net_rx_intlk_chan_en_t;

struct net_rx_ipe_stall_record_s
{
    uint32 ipe_net_rx_stall                                                 : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct net_rx_ipe_stall_record_s  net_rx_ipe_stall_record_t;

struct net_rx_mem_init_s
{
    uint32 free_list_init                                                   : 1;
    uint32 rsv_0                                                            : 3;
    uint32 chan_info_init                                                   : 1;
    uint32 rsv_1                                                            : 3;
    uint32 pause_timer_mem_init                                             : 1;
    uint32 rsv_2                                                            : 3;
    uint32 sub_chan_init                                                    : 1;
    uint32 rsv_3                                                            : 19;

    uint32 free_list_init_done                                              : 1;
    uint32 rsv_4                                                            : 3;
    uint32 chan_info_init_done                                              : 1;
    uint32 rsv_5                                                            : 3;
    uint32 pause_timer_mem_init_done                                        : 1;
    uint32 rsv_6                                                            : 3;
    uint32 sub_chan_init_done                                               : 1;
    uint32 rsv_7                                                            : 19;
};
typedef struct net_rx_mem_init_s  net_rx_mem_init_t;

struct net_rx_parity_fail_record_s
{
    uint32 pkt_buf_parity_fail_addr                                         : 9;
    uint32 rsv_0                                                            : 7;
    uint32 pkt_buf_parity_fail                                              : 1;
    uint32 rsv_1                                                            : 15;

    uint32 link_list_table_parity_fail_addr                                 : 8;
    uint32 rsv_2                                                            : 8;
    uint32 link_list_table_parity_fail                                      : 1;
    uint32 rsv_3                                                            : 15;

    uint32 chan_info_memory_parity_fail_addr                                : 6;
    uint32 rsv_4                                                            : 10;
    uint32 chan_info_memory_parity_fail                                     : 1;
    uint32 rsv_5                                                            : 15;

    uint32 pause_timer_memory_parity_fail_addr                              : 6;
    uint32 rsv_6                                                            : 10;
    uint32 pause_timer_memory_parity_fail                                   : 1;
    uint32 rsv_7                                                            : 15;
};
typedef struct net_rx_parity_fail_record_s  net_rx_parity_fail_record_t;

struct net_rx_pause_ctl_s
{
    uint32 comps_timer_thrd                                                 : 16;
    uint32 upd_interval                                                     : 9;
    uint32 rsv_0                                                            : 7;
};
typedef struct net_rx_pause_ctl_s  net_rx_pause_ctl_t;

struct net_rx_pause_type_s
{
    uint32 pause_type_hi                                                    : 28;
    uint32 rsv_0                                                            : 4;

    uint32 pause_type_low                                                   : 32;
};
typedef struct net_rx_pause_type_s  net_rx_pause_type_t;

struct net_rx_pre_fetch_fifo_depth_s
{
    uint32 free_buf_fifo_depth                                              : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct net_rx_pre_fetch_fifo_depth_s  net_rx_pre_fetch_fifo_depth_t;

struct net_rx_reserved_mac_da_ctl_s
{
    uint32 reserved_mac_da_value0                                           : 16;
    uint32 rsv_0                                                            : 16;

    uint32 reserved_mac_da_value1                                           : 32;

    uint32 reserved_mac_da_mask0                                            : 16;
    uint32 rsv_1                                                            : 16;

    uint32 reserved_mac_da_mask1                                            : 32;
};
typedef struct net_rx_reserved_mac_da_ctl_s  net_rx_reserved_mac_da_ctl_t;

struct net_rx_state_s
{
    uint32 rd_ctl_fsm_ps                                                    : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct net_rx_state_s  net_rx_state_t;

struct net_rx_stats_en_s
{
    uint32 stats_sel_hi                                                     : 29;
    uint32 rsv_0                                                            : 3;

    uint32 stats_sel_low                                                    : 32;
};
typedef struct net_rx_stats_en_s  net_rx_stats_en_t;

struct net_rx_wrong_priority_record_s
{
    uint32 wrong_prority                                                    : 8;
    uint32 channel_id                                                       : 6;
    uint32 rsv_0                                                            : 18;
};
typedef struct net_rx_wrong_priority_record_s  net_rx_wrong_priority_record_t;

struct ds_dest_ptp_chan_s
{
    uint32 egress_latency                                                   : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct ds_dest_ptp_chan_s  ds_dest_ptp_chan_t;

struct ds_egr_ib_lpp_info_s
{
    uint32 vlan_id                                                          : 12;
    uint32 cos                                                              : 3;
    uint32 rsv_0                                                            : 1;
    uint32 phy_port                                                         : 6;
    uint32 rsv_1                                                            : 2;
    uint32 pause_tx_en                                                      : 1;
    uint32 rsv_2                                                            : 7;
};
typedef struct ds_egr_ib_lpp_info_s  ds_egr_ib_lpp_info_t;

struct ds_qcn_port_mac_s
{
    uint32 port_mac_label                                                   : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct ds_qcn_port_mac_s  ds_qcn_port_mac_t;

struct inbd_fc_req_tab_s
{
    uint32 cur_req                                                          : 8;
    uint32 rsv_0                                                            : 8;
    uint32 log_req                                                          : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct inbd_fc_req_tab_s  inbd_fc_req_tab_t;

struct net_tx_cal_bak_s
{
    uint32 cal_entry                                                        : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct net_tx_cal_bak_s  net_tx_cal_bak_t;

struct net_tx_calendar_ctl_s
{
    uint32 cal_entry                                                        : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct net_tx_calendar_ctl_s  net_tx_calendar_ctl_t;

struct net_tx_ch_dynamic_info_s
{
    uint32 last_pkt_word_cnt                                                : 10;
    uint32 rsv_0                                                            : 2;
    uint32 write_state                                                      : 2;
    uint32 read_in_proc                                                     : 1;
    uint32 almost_full                                                      : 1;
    uint32 chan_word_cnt                                                    : 10;
    uint32 rsv_1                                                            : 6;

    uint32 write_ptr                                                        : 11;
    uint32 rsv_2                                                            : 5;
    uint32 read_ptr                                                         : 11;
    uint32 rsv_3                                                            : 5;
};
typedef struct net_tx_ch_dynamic_info_s  net_tx_ch_dynamic_info_t;

struct net_tx_ch_static_info_s
{
    uint32 end_ptr                                                          : 11;
    uint32 rsv_0                                                            : 1;
    uint32 start_ptr                                                        : 11;
    uint32 rsv_1                                                            : 1;
    uint32 tx_thrd_sel                                                      : 2;
    uint32 rsv_2                                                            : 6;
};
typedef struct net_tx_ch_static_info_s  net_tx_ch_static_info_t;

struct net_tx_chan_id_map_s
{
    uint32 port_id                                                          : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct net_tx_chan_id_map_s  net_tx_chan_id_map_t;

struct net_tx_eee_timer_tab_s
{
    uint32 timer                                                            : 24;
    uint32 rsv_0                                                            : 8;
};
typedef struct net_tx_eee_timer_tab_s  net_tx_eee_timer_tab_t;

struct net_tx_hdr_buf_s
{
    uint32 eop                                                              : 1;
    uint32 sop                                                              : 1;
    uint32 full                                                             : 1;
    uint32 error                                                            : 1;
    uint32 error0                                                           : 1;
    uint32 rsv_0                                                            : 3;
    uint32 ecc                                                              : 10;
    uint32 rsv_1                                                            : 14;

    uint32 ms_net_tx                                                        : 26;
    uint32 rsv_2                                                            : 2;
    uint32 mac_valid                                                        : 1;
    uint32 loopback_en                                                      : 1;
    uint32 rsv_3                                                            : 2;

    uint32 excp_info                                                        : 29;
    uint32 rsv_4                                                            : 3;

    uint32 hdr_d0                                                           : 32;

    uint32 hdr_d1                                                           : 32;

    uint32 hdr_d2                                                           : 32;

    uint32 hdr_d3                                                           : 32;

    uint32 hdr_d4                                                           : 32;

    uint32 hdr_d5                                                           : 32;

    uint32 hdr_d6                                                           : 32;

    uint32 hdr_d7                                                           : 32;
};
typedef struct net_tx_hdr_buf_s  net_tx_hdr_buf_t;

struct net_tx_interrupt_fatal_s
{
    uint32 port_id_error                                                    : 1;
    uint32 inbd_fc_log_req_fifo_overrun                                     : 1;
    uint32 tx_valid_bytes_error                                             : 1;
    uint32 net_credit_overrun                                               : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct net_tx_interrupt_fatal_s  net_tx_interrupt_fatal_t;

struct net_tx_interrupt_normal_s
{
    uint32 no_sop_error_intr                                                : 1;
    uint32 no_eop_error_intr                                                : 1;
    uint32 pkt_buf_ecc_error                                                : 1;
    uint32 hdr_buf_ecc_error                                                : 1;
    uint32 ds_egr_ib_lpp_info_ecc_error                                     : 1;
    uint32 pause_req_error                                                  : 1;
    uint32 qcn_req_port_error                                               : 1;
    uint32 qcn_req_overwrite                                                : 1;
    uint32 no_buf_drop_intr                                                 : 1;
    uint32 inbd_fc_req_type_error                                           : 1;
    uint32 error_info_drop_intr                                             : 1;
    uint32 rsv_0                                                            : 21;
};
typedef struct net_tx_interrupt_normal_s  net_tx_interrupt_normal_t;

struct net_tx_pause_tab_s
{
    uint32 pause_timer                                                      : 24;
    uint32 log_req                                                          : 8;
};
typedef struct net_tx_pause_tab_s  net_tx_pause_tab_t;

struct net_tx_pkt_buf_s
{
    uint32 sop                                                              : 1;
    uint32 eop                                                              : 1;
    uint32 full                                                             : 1;
    uint32 error                                                            : 1;
    uint32 rsv_0                                                            : 4;
    uint32 ecc                                                              : 10;
    uint32 rsv_1                                                            : 14;

    uint32 pkt_d0                                                           : 32;

    uint32 pkt_d1                                                           : 32;

    uint32 pkt_d2                                                           : 32;

    uint32 pkt_d3                                                           : 32;

    uint32 pkt_d4                                                           : 32;

    uint32 pkt_d5                                                           : 32;

    uint32 pkt_d6                                                           : 32;

    uint32 pkt_d7                                                           : 32;
};
typedef struct net_tx_pkt_buf_s  net_tx_pkt_buf_t;

struct net_tx_port_id_map_s
{
    uint32 chan_id                                                          : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct net_tx_port_id_map_s  net_tx_port_id_map_t;

struct net_tx_port_mode_tab_s
{
    uint32 data                                                             : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct net_tx_port_mode_tab_s  net_tx_port_mode_tab_t;

struct net_tx_sgmac_priority_map_table_s
{
    uint32 tc                                                               : 4;
    uint32 rsv_0                                                            : 4;
    uint32 dp                                                               : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct net_tx_sgmac_priority_map_table_s  net_tx_sgmac_priority_map_table_t;

struct pause_req_tab_s
{
    uint32 pri                                                              : 8;
    uint32 vlan                                                             : 12;
    uint32 cos                                                              : 3;
    uint32 rsv_0                                                            : 1;
    uint32 type                                                             : 2;
    uint32 rsv_1                                                            : 5;
    uint32 done                                                             : 1;

    uint32 phy_port                                                         : 7;
    uint32 rsv_2                                                            : 25;
};
typedef struct pause_req_tab_s  pause_req_tab_t;

struct ds_egr_ib_lpp_info__reg_ram__ram_chk_rec_s
{
    uint32 ds_egr_ib_lpp_info_parity_fail_addr                              : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_egr_ib_lpp_info_parity_fail                                   : 1;
};
typedef struct ds_egr_ib_lpp_info__reg_ram__ram_chk_rec_s  ds_egr_ib_lpp_info__reg_ram__ram_chk_rec_t;

struct inbd_fc_log_req_fifo__fifo_almost_full_thrd_s
{
    uint32 inbd_fc_log_req_fifo_a_full_thrd                                 : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct inbd_fc_log_req_fifo__fifo_almost_full_thrd_s  inbd_fc_log_req_fifo__fifo_almost_full_thrd_t;

struct net_tx_cal_ctl_s
{
    uint32 walker_stop_index                                                : 8;
    uint32 walker_end0                                                      : 8;
    uint32 walker_end1                                                      : 8;
    uint32 cal_entry_sel                                                    : 1;
    uint32 rsv_0                                                            : 6;
    uint32 walker_stop                                                      : 1;
};
typedef struct net_tx_cal_ctl_s  net_tx_cal_ctl_t;

struct net_tx_cfg_chan_id_s
{
    uint32 cfg_int_lk_chan_id_int                                           : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cfg_e_loop_chan_id_int                                           : 6;
    uint32 rsv_1                                                            : 2;
    uint32 cfg_int_lk_chan_en_int                                           : 1;
    uint32 cfg_e_loop_chan_en_int                                           : 1;
    uint32 rsv_2                                                            : 14;
};
typedef struct net_tx_cfg_chan_id_s  net_tx_cfg_chan_id_t;

struct net_tx_chan_credit_thrd_s
{
    uint32 gmac_credit_thrd                                                 : 6;
    uint32 rsv_0                                                            : 2;
    uint32 sgmac_credit_thrd                                                : 6;
    uint32 rsv_1                                                            : 2;
    uint32 int_lk_credit_thrd                                               : 6;
    uint32 rsv_2                                                            : 2;
    uint32 gmac_sop_extra_credit                                            : 3;
    uint32 rsv_3                                                            : 1;
    uint32 sgmac_sop_extra_credit                                           : 3;
    uint32 rsv_4                                                            : 1;
};
typedef struct net_tx_chan_credit_thrd_s  net_tx_chan_credit_thrd_t;

struct net_tx_chan_credit_used_s
{
    uint32 port0_credit_used                                                : 6;
    uint32 rsv_0                                                            : 2;
    uint32 port1_credit_used                                                : 6;
    uint32 rsv_1                                                            : 2;
    uint32 port2_credit_used                                                : 6;
    uint32 rsv_2                                                            : 2;
    uint32 port3_credit_used                                                : 6;
    uint32 rsv_3                                                            : 2;

    uint32 port4_credit_used                                                : 6;
    uint32 rsv_4                                                            : 2;
    uint32 port5_credit_used                                                : 6;
    uint32 rsv_5                                                            : 2;
    uint32 port6_credit_used                                                : 6;
    uint32 rsv_6                                                            : 2;
    uint32 port7_credit_used                                                : 6;
    uint32 rsv_7                                                            : 2;

    uint32 port8_credit_used                                                : 6;
    uint32 rsv_8                                                            : 2;
    uint32 port9_credit_used                                                : 6;
    uint32 rsv_9                                                            : 2;
    uint32 port10_credit_used                                               : 6;
    uint32 rsv_10                                                           : 2;
    uint32 port11_credit_used                                               : 6;
    uint32 rsv_11                                                           : 2;

    uint32 port12_credit_used                                               : 6;
    uint32 rsv_12                                                           : 2;
    uint32 port13_credit_used                                               : 6;
    uint32 rsv_13                                                           : 2;
    uint32 port14_credit_used                                               : 6;
    uint32 rsv_14                                                           : 2;
    uint32 port15_credit_used                                               : 6;
    uint32 rsv_15                                                           : 2;

    uint32 port16_credit_used                                               : 6;
    uint32 rsv_16                                                           : 2;
    uint32 port17_credit_used                                               : 6;
    uint32 rsv_17                                                           : 2;
    uint32 port18_credit_used                                               : 6;
    uint32 rsv_18                                                           : 2;
    uint32 port19_credit_used                                               : 6;
    uint32 rsv_19                                                           : 2;

    uint32 port20_credit_used                                               : 6;
    uint32 rsv_20                                                           : 2;
    uint32 port21_credit_used                                               : 6;
    uint32 rsv_21                                                           : 2;
    uint32 port22_credit_used                                               : 6;
    uint32 rsv_22                                                           : 2;
    uint32 port23_credit_used                                               : 6;
    uint32 rsv_23                                                           : 2;

    uint32 port24_credit_used                                               : 6;
    uint32 rsv_24                                                           : 2;
    uint32 port25_credit_used                                               : 6;
    uint32 rsv_25                                                           : 2;
    uint32 port26_credit_used                                               : 6;
    uint32 rsv_26                                                           : 2;
    uint32 port27_credit_used                                               : 6;
    uint32 rsv_27                                                           : 2;

    uint32 port28_credit_used                                               : 6;
    uint32 rsv_28                                                           : 2;
    uint32 port29_credit_used                                               : 6;
    uint32 rsv_29                                                           : 2;
    uint32 port30_credit_used                                               : 6;
    uint32 rsv_30                                                           : 2;
    uint32 port31_credit_used                                               : 6;
    uint32 rsv_31                                                           : 2;

    uint32 port32_credit_used                                               : 6;
    uint32 rsv_32                                                           : 2;
    uint32 port33_credit_used                                               : 6;
    uint32 rsv_33                                                           : 2;
    uint32 port34_credit_used                                               : 6;
    uint32 rsv_34                                                           : 2;
    uint32 port35_credit_used                                               : 6;
    uint32 rsv_35                                                           : 2;

    uint32 port36_credit_used                                               : 6;
    uint32 rsv_36                                                           : 2;
    uint32 port37_credit_used                                               : 6;
    uint32 rsv_37                                                           : 2;
    uint32 port38_credit_used                                               : 6;
    uint32 rsv_38                                                           : 2;
    uint32 port39_credit_used                                               : 6;
    uint32 rsv_39                                                           : 2;

    uint32 port40_credit_used                                               : 6;
    uint32 rsv_40                                                           : 2;
    uint32 port41_credit_used                                               : 6;
    uint32 rsv_41                                                           : 2;
    uint32 port42_credit_used                                               : 6;
    uint32 rsv_42                                                           : 2;
    uint32 port43_credit_used                                               : 6;
    uint32 rsv_43                                                           : 2;

    uint32 port44_credit_used                                               : 6;
    uint32 rsv_44                                                           : 2;
    uint32 port45_credit_used                                               : 6;
    uint32 rsv_45                                                           : 2;
    uint32 port46_credit_used                                               : 6;
    uint32 rsv_46                                                           : 2;
    uint32 port47_credit_used                                               : 6;
    uint32 rsv_47                                                           : 2;

    uint32 port48_credit_used                                               : 6;
    uint32 rsv_48                                                           : 2;
    uint32 port49_credit_used                                               : 6;
    uint32 rsv_49                                                           : 2;
    uint32 port50_credit_used                                               : 6;
    uint32 rsv_50                                                           : 2;
    uint32 port51_credit_used                                               : 6;
    uint32 rsv_51                                                           : 2;

    uint32 port52_credit_used                                               : 6;
    uint32 rsv_52                                                           : 2;
    uint32 port53_credit_used                                               : 6;
    uint32 rsv_53                                                           : 2;
    uint32 port54_credit_used                                               : 6;
    uint32 rsv_54                                                           : 2;
    uint32 port55_credit_used                                               : 6;
    uint32 rsv_55                                                           : 2;

    uint32 port56_credit_used                                               : 6;
    uint32 rsv_56                                                           : 2;
    uint32 port57_credit_used                                               : 6;
    uint32 rsv_57                                                           : 2;
    uint32 port58_credit_used                                               : 6;
    uint32 rsv_58                                                           : 2;
    uint32 port59_credit_used                                               : 6;
    uint32 rsv_59                                                           : 2;

    uint32 port60_credit_used                                               : 6;
    uint32 rsv_60                                                           : 26;
};
typedef struct net_tx_chan_credit_used_s  net_tx_chan_credit_used_t;

struct net_tx_chan_tx_dis_cfg_s
{
    uint32 port_tx_dis_net59_to32                                           : 28;
    uint32 rsv_0                                                            : 4;

    uint32 port_tx_dis_net31_to0                                            : 32;
};
typedef struct net_tx_chan_tx_dis_cfg_s  net_tx_chan_tx_dis_cfg_t;

struct net_tx_channel_en_s
{
    uint32 port_en_net59_to32                                               : 28;
    uint32 port_en_int_lk                                                   : 1;
    uint32 port_en_e_loop                                                   : 1;
    uint32 rsv_0                                                            : 2;

    uint32 port_en_net31_to0                                                : 32;
};
typedef struct net_tx_channel_en_s  net_tx_channel_en_t;

struct net_tx_channel_tx_en_s
{
    uint32 port_tx_en_net59_to32                                            : 28;
    uint32 port_tx_en_int_lk                                                : 1;
    uint32 port_tx_en_e_loop                                                : 1;
    uint32 rsv_0                                                            : 2;

    uint32 port_tx_en_net31_to0                                             : 32;
};
typedef struct net_tx_channel_tx_en_s  net_tx_channel_tx_en_t;

struct net_tx_credit_clear_ctl_s
{
    uint32 credit_clr_port59_to32                                           : 28;
    uint32 credit_clr_int_lk_pkt_mode                                       : 1;
    uint32 rsv_0                                                            : 3;

    uint32 credit_clr_port31_to0                                            : 32;
};
typedef struct net_tx_credit_clear_ctl_s  net_tx_credit_clear_ctl_t;

struct net_tx_debug_stats_s
{
    uint32 fr_epe_sop_cnt                                                   : 4;
    uint32 fr_epe_eop_cnt                                                   : 4;
    uint32 fr_epe_valid_cnt                                                 : 4;
    uint32 fr_epe_error_cnt                                                 : 4;
    uint32 wr_pkt_mem_cnt                                                   : 8;
    uint32 rd_pkt_mem_cnt                                                   : 8;

    uint32 to_net_sop_cnt                                                   : 4;
    uint32 to_net_eop_cnt                                                   : 4;
    uint32 to_net_valid_cnt                                                 : 4;
    uint32 to_net_error_cnt                                                 : 4;
    uint32 to_e_loop_sop_cnt                                                : 4;
    uint32 to_e_loop_eop_cnt                                                : 4;
    uint32 to_e_loop_valid_cnt                                              : 4;
    uint32 to_e_loop_error_cnt                                              : 4;

    uint32 to_int_lk_sop_cnt                                                : 4;
    uint32 to_int_lk_eop_cnt                                                : 4;
    uint32 to_int_lk_valid_cnt                                              : 4;
    uint32 to_int_lk_error_cnt                                              : 4;
    uint32 rsv_0                                                            : 16;

    uint32 to_net_qcn_pkt_cnt                                               : 4;
    uint32 to_e_loop_qcn_pkt_cnt                                            : 4;
    uint32 to_net_normal_pkt_cnt                                            : 4;
    uint32 to_net_pause_pkt_cnt                                             : 4;
    uint32 to_e_loop_log_pkt_cnt                                            : 4;
    uint32 rsv_1                                                            : 4;
    uint32 credit_return_cnt                                                : 8;

    uint32 no_sop_drop_cnt                                                  : 4;
    uint32 no_eop_drop_cnt                                                  : 4;
    uint32 no_buf_drop_cnt                                                  : 4;
    uint32 info_drop_cnt                                                    : 4;
    uint32 fr_epe_runt_pkt_cnt                                              : 4;
    uint32 min_len_drop_cnt                                                 : 4;
    uint32 fr_epe_loop_chan_err_cnt                                         : 4;
    uint32 err_info_drop_cnt                                                : 4;

    uint32 hdr_buf_ecc_sbe_cnt                                              : 4;
    uint32 pkt_buf_ecc_sbe_cnt                                              : 4;
    uint32 ds_egr_ib_lpp_info_sbe_cnt                                       : 4;
    uint32 rsv_2                                                            : 20;

    uint32 return_max_credit_value                                          : 4;
    uint32 rsv_3                                                            : 4;
    uint32 return_max_credit_chan                                           : 6;
    uint32 rsv_4                                                            : 2;
    uint32 stored_max_credit_value                                          : 4;
    uint32 rsv_5                                                            : 4;
    uint32 stored_max_credit_chan                                           : 7;
    uint32 rsv_6                                                            : 1;
};
typedef struct net_tx_debug_stats_s  net_tx_debug_stats_t;

struct net_tx_e_e_e_cfg_s
{
    uint32 eee_ctl_en59_to32                                                : 28;
    uint32 rsv_0                                                            : 4;

    uint32 eee_ctl_en31_to0                                                 : 32;
};
typedef struct net_tx_e_e_e_cfg_s  net_tx_e_e_e_cfg_t;

struct net_tx_e_e_e_sleep_timer_cfg_s
{
    uint32 eee_sleep_timer                                                  : 24;
    uint32 rsv_0                                                            : 8;
};
typedef struct net_tx_e_e_e_sleep_timer_cfg_s  net_tx_e_e_e_sleep_timer_cfg_t;

struct net_tx_e_e_e_wakeup_timer_cfg_s
{
    uint32 eee_wakeup_timer0                                                : 24;
    uint32 rsv_0                                                            : 8;

    uint32 eee_wakeup_timer1                                                : 24;
    uint32 rsv_1                                                            : 8;

    uint32 eee_wakeup_timer2                                                : 24;
    uint32 rsv_2                                                            : 8;

    uint32 eee_wakeup_timer3                                                : 24;
    uint32 rsv_3                                                            : 8;
};
typedef struct net_tx_e_e_e_wakeup_timer_cfg_s  net_tx_e_e_e_wakeup_timer_cfg_t;

struct net_tx_e_loop_stall_record_s
{
    uint32 e_loop_stall_record                                              : 1;
    uint32 rsv_0                                                            : 3;
    uint32 e_loop_stall_record_snap                                         : 1;
    uint32 rsv_1                                                            : 27;
};
typedef struct net_tx_e_loop_stall_record_s  net_tx_e_loop_stall_record_t;

struct net_tx_epe_stall_ctl_s
{
    uint32 net_tx_stall_record                                              : 1;
    uint32 rsv_0                                                            : 3;
    uint32 net_tx_stall_snap_en                                             : 1;
    uint32 rsv_1                                                            : 26;
    uint32 net_tx_epe_stall_en                                              : 1;
};
typedef struct net_tx_epe_stall_ctl_s  net_tx_epe_stall_ctl_t;

struct net_tx_force_tx_cfg_s
{
    uint32 force_tx_port59_to32                                             : 28;
    uint32 force_tx_int_lk_port                                             : 1;
    uint32 rsv_0                                                            : 3;

    uint32 force_tx_port31_to0                                              : 32;
};
typedef struct net_tx_force_tx_cfg_s  net_tx_force_tx_cfg_t;

struct net_tx_inband_fc_ctl_s
{
    uint32 sub_channel_pri_en                                               : 1;
    uint32 inbd_flow_ctl_dis                                                : 1;
    uint32 inbd_pkt_len68_en                                                : 1;
    uint32 rsv_0                                                            : 5;
    uint32 inbd_cal_start_ptr                                               : 7;
    uint32 rsv_1                                                            : 1;
    uint32 inbd_cal_end_ptr                                                 : 7;
    uint32 rsv_2                                                            : 9;

    uint32 inbd_fc_with_pri_en                                              : 1;
    uint32 rsv_3                                                            : 7;
    uint32 inbd_fc_log_req_fifo_fifo_depth                                  : 4;
    uint32 rsv_4                                                            : 20;
};
typedef struct net_tx_inband_fc_ctl_s  net_tx_inband_fc_ctl_t;

struct net_tx_init_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 3;
    uint32 net_tx_ready                                                     : 1;
    uint32 rsv_1                                                            : 27;
};
typedef struct net_tx_init_s  net_tx_init_t;

struct net_tx_init_done_s
{
    uint32 init_done                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct net_tx_init_done_s  net_tx_init_done_t;

struct net_tx_int_lk_ctl_s
{
    uint32 int_lk_pkt_mode_tx_en                                            : 1;
    uint32 int_lk_fabric_mode                                               : 1;
    uint32 rsv_0                                                            : 2;
    uint32 int_lk_mask_level                                                : 3;
    uint32 rsv_1                                                            : 1;
    uint32 int_lk_tx_thrd                                                   : 8;
    uint32 int_lk_local_phy_port_base                                       : 7;
    uint32 rsv_2                                                            : 9;

    uint32 int_lk_fabric_local_phy_port                                     : 7;
    uint32 rsv_3                                                            : 25;
};
typedef struct net_tx_int_lk_ctl_s  net_tx_int_lk_ctl_t;

struct net_tx_misc_ctl_s
{
    uint32 xaui_p2_mode_en                                                  : 8;
    uint32 xaui_p1_mode_en                                                  : 8;
    uint32 cfg_min_pkt_len                                                  : 7;
    uint32 rsv_0                                                            : 1;
    uint32 pause_en                                                         : 1;
    uint32 eee_ctl_enable                                                   : 1;
    uint32 runt_drop_en                                                     : 1;
    uint32 rsv_1                                                            : 5;
};
typedef struct net_tx_misc_ctl_s  net_tx_misc_ctl_t;

struct net_tx_parity_ecc_ctl_s
{
    uint32 cfg_ecc_check_en                                                 : 1;
    uint32 cfg_ecc_correct_dis                                              : 1;
    uint32 cfg_ecc_detect_dis                                               : 1;
    uint32 cfg_report_single_bit_error                                      : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct net_tx_parity_ecc_ctl_s  net_tx_parity_ecc_ctl_t;

struct net_tx_parity_fail_record_s
{
    uint32 pkt_buf_parity_fail_addr                                         : 12;
    uint32 rsv_0                                                            : 4;
    uint32 pkt_buf_parity_fail                                              : 1;
    uint32 rsv_1                                                            : 15;

    uint32 hdr_buf_parity_fail_addr                                         : 11;
    uint32 rsv_2                                                            : 5;
    uint32 hdr_buf_parity_fail                                              : 1;
    uint32 rsv_3                                                            : 15;
};
typedef struct net_tx_parity_fail_record_s  net_tx_parity_fail_record_t;

struct net_tx_pause_quanta_cfg_s
{
    uint32 pause_quanta0                                                    : 24;
    uint32 rsv_0                                                            : 8;

    uint32 pause_quanta1                                                    : 24;
    uint32 rsv_1                                                            : 8;

    uint32 pause_quanta2                                                    : 24;
    uint32 rsv_2                                                            : 8;

    uint32 pause_quanta3                                                    : 24;
    uint32 rsv_3                                                            : 8;
};
typedef struct net_tx_pause_quanta_cfg_s  net_tx_pause_quanta_cfg_t;

struct net_tx_ptp_en_ctl_s
{
    uint32 ptp_tx_en59_to32                                                 : 28;
    uint32 rsv_0                                                            : 4;

    uint32 ptp_tx_en31_to0                                                  : 32;
};
typedef struct net_tx_ptp_en_ctl_s  net_tx_ptp_en_ctl_t;

struct net_tx_qcn_ctl_s
{
    uint32 qcn_mac47_40                                                     : 8;
    uint32 qcn_priority                                                     : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cvlan_tpid                                                       : 16;

    uint32 qcn_mac39_8                                                      : 32;

    uint32 qcn_next_hop_ptr                                                 : 17;
    uint32 rsv_1                                                            : 7;
    uint32 chip_id                                                          : 5;
    uint32 rsv_2                                                            : 3;

    uint32 cn_tpid                                                          : 16;
    uint32 svlan_tpid                                                       : 16;
};
typedef struct net_tx_qcn_ctl_s  net_tx_qcn_ctl_t;

struct net_tx_stat_sel_s
{
    uint32 stat_sel_net59_to32                                              : 28;
    uint32 stat_sel_int_lk_port                                             : 1;
    uint32 stat_sel_e_loop_port                                             : 1;
    uint32 rsv_0                                                            : 2;

    uint32 stat_sel_net31_to0                                               : 32;
};
typedef struct net_tx_stat_sel_s  net_tx_stat_sel_t;

struct net_tx_tx_thrd_cfg_s
{
    uint32 tx_thrd0                                                         : 8;
    uint32 tx_thrd1                                                         : 8;
    uint32 tx_thrd2                                                         : 8;
    uint32 tx_thrd3                                                         : 8;
};
typedef struct net_tx_tx_thrd_cfg_s  net_tx_tx_thrd_cfg_t;

struct auto_gen_pkt_interrupt_normal_s
{
    uint32 auto_gen_pkt_pkt_hdr_ecc_error                                   : 1;
    uint32 auto_gen_pkt_pkt_hdr_single_bit_error                            : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct auto_gen_pkt_interrupt_normal_s  auto_gen_pkt_interrupt_normal_t;

struct auto_gen_pkt_pkt_cfg_s
{
    uint32 rate_frac_cnt_cfg                                                : 16;
    uint32 rate_cnt_cfg                                                     : 16;

    uint32 tx_pkt_size                                                      : 14;
    uint32 is_have_end_tlv                                                  : 1;
    uint32 rsv_0                                                            : 1;
    uint32 seq_num_offset                                                   : 6;
    uint32 rsv_1                                                            : 10;

    uint32 repeat_pattern                                                   : 32;

    uint32 rate_frac_cnt                                                    : 16;
    uint32 rate_cnt                                                         : 16;

    uint32 tx_pkt_cnt                                                       : 16;
    uint32 pkt_hdr_len                                                      : 7;
    uint32 tx_seq_num_en                                                    : 1;
    uint32 pattern_type                                                     : 3;
    uint32 tx_mode                                                          : 1;
    uint32 rsv_2                                                            : 4;
};
typedef struct auto_gen_pkt_pkt_cfg_s  auto_gen_pkt_pkt_cfg_t;

struct auto_gen_pkt_pkt_hdr_s
{
    uint32 pkt_hdr_userdata0                                                : 32;

    uint32 pkt_hdr_userdata1                                                : 32;
};
typedef struct auto_gen_pkt_pkt_hdr_s  auto_gen_pkt_pkt_hdr_t;

struct auto_gen_pkt_rx_pkt_stats_s
{
    uint32 last_seq_num                                                     : 32;

    uint32 rx_pkts                                                          : 32;

    uint32 rx_octets1                                                       : 6;
    uint32 rsv_0                                                            : 2;
    uint32 seq_disorder_cnt                                                 : 16;
    uint32 seq_num_chk_en                                                   : 1;
    uint32 rsv_1                                                            : 7;

    uint32 rx_octets0                                                       : 32;
};
typedef struct auto_gen_pkt_rx_pkt_stats_s  auto_gen_pkt_rx_pkt_stats_t;

struct auto_gen_pkt_tx_pkt_stats_s
{
    uint32 seq_num                                                          : 32;

    uint32 tx_pkts                                                          : 32;

    uint32 tx_octets1                                                       : 6;
    uint32 rsv_0                                                            : 26;

    uint32 tx_octets0                                                       : 32;
};
typedef struct auto_gen_pkt_tx_pkt_stats_s  auto_gen_pkt_tx_pkt_stats_t;

struct auto_gen_pkt_credit_ctl_s
{
    uint32 auto_gen_pkt_credit_value                                        : 5;
    uint32 rsv_0                                                            : 3;
    uint32 auto_gen_pkt_credit_used                                         : 5;
    uint32 rsv_1                                                            : 19;
};
typedef struct auto_gen_pkt_credit_ctl_s  auto_gen_pkt_credit_ctl_t;

struct auto_gen_pkt_ctl_s
{
    uint32 auto_gen_en                                                      : 4;
    uint32 tick_gen_interval                                                : 16;
    uint32 rsv_0                                                            : 8;
    uint32 tick_gen_en                                                      : 1;
    uint32 rsv_1                                                            : 3;

    uint32 upd_valid_ptr                                                    : 2;
    uint32 rsv_2                                                            : 14;
    uint32 pkts_stats_threshold                                             : 6;
    uint32 rsv_3                                                            : 2;
    uint32 octets_stats_threshold                                           : 6;
    uint32 rsv_4                                                            : 2;
};
typedef struct auto_gen_pkt_ctl_s  auto_gen_pkt_ctl_t;

struct auto_gen_pkt_debug_stats_s
{
    uint32 auto_gen_pkt_req_in_cnt                                          : 4;
    uint32 rsv_0                                                            : 4;
    uint32 auto_gen_pkt_req_drop_cnt                                        : 4;
    uint32 rsv_1                                                            : 4;
    uint32 auto_gen_pkt_sop_cnt                                             : 4;
    uint32 rsv_2                                                            : 4;
    uint32 auto_gen_pkt_eop_cnt                                             : 4;
    uint32 rsv_3                                                            : 4;
};
typedef struct auto_gen_pkt_debug_stats_s  auto_gen_pkt_debug_stats_t;

struct auto_gen_pkt_ecc_ctl_s
{
    uint32 auto_gen_pkt_pkt_hdr_ecc_correct_dis                             : 1;
    uint32 rsv_0                                                            : 7;
    uint32 auto_gen_pkt_pkt_hdr_ecc_detect_dis                              : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct auto_gen_pkt_ecc_ctl_s  auto_gen_pkt_ecc_ctl_t;

struct auto_gen_pkt_ecc_stats_s
{
    uint32 ecc_error_cnt                                                    : 8;
    uint32 rsv_0                                                            : 8;
    uint32 single_bit_error_cnt                                             : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct auto_gen_pkt_ecc_stats_s  auto_gen_pkt_ecc_stats_t;

struct auto_gen_pkt_prbs_ctl_s
{
    uint32 prbs_seed                                                        : 32;
};
typedef struct auto_gen_pkt_prbs_ctl_s  auto_gen_pkt_prbs_ctl_t;

struct ds_oam_excp_s
{
    uint32 next_hop_ptr                                                     : 18;
    uint32 priority                                                         : 6;
    uint32 rsv_0                                                            : 8;
};
typedef struct ds_oam_excp_s  ds_oam_excp_t;

struct oam_fwd_interrupt_fatal_s
{
    uint32 oam_fwd_rx_hdr_crc_fifo_overrun                                  : 1;
    uint32 oam_hdr_edit_p_i_in_fifo_overrun                                 : 1;
    uint32 oam_hdr_edit_p_d_in_fifo_overrun                                 : 1;
    uint32 oam_fwd_auto_gen_pkt_fifo_overrun                                : 1;
    uint32 oam_fwd_aps_pkt_fifo_overrun                                     : 1;
    uint32 oam_fwd_rx_pkt_fifo_overrun                                      : 1;
    uint32 oam_fwd_tx_pkt_fifo_overrun                                      : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct oam_fwd_interrupt_fatal_s  oam_fwd_interrupt_fatal_t;

struct oam_fwd_interrupt_normal_s
{
    uint32 oam_fwd_tx_pkt_fifo_parity_error                                 : 1;
    uint32 oam_hdr_edit_p_d_in_fifo_parity_error                            : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct oam_fwd_interrupt_normal_s  oam_fwd_interrupt_normal_t;

struct oam_hdr_edit_p_d_in_fifo_s
{
    uint32 oam_hdr_edit_p_d_in_fifo_field0                                  : 7;
    uint32 rsv_0                                                            : 25;

    uint32 oam_hdr_edit_p_d_in_fifo_field1                                  : 32;

    uint32 oam_hdr_edit_p_d_in_fifo_field2                                  : 32;
};
typedef struct oam_hdr_edit_p_d_in_fifo_s  oam_hdr_edit_p_d_in_fifo_t;

struct oam_hdr_edit_p_i_in_fifo_s
{
    uint32 oam_hdr_edit_p_i_in_fifo_field0                                  : 7;
    uint32 rsv_0                                                            : 25;

    uint32 oam_hdr_edit_p_i_in_fifo_field1                                  : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field2                                  : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field3                                  : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field4                                  : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field5                                  : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field6                                  : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field7                                  : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field8                                  : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field9                                  : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field10                                 : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field11                                 : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field12                                 : 32;

    uint32 oam_hdr_edit_p_i_in_fifo_field13                                 : 32;
};
typedef struct oam_hdr_edit_p_i_in_fifo_s  oam_hdr_edit_p_i_in_fifo_t;

struct oam_fwd_credit_ctl_s
{
    uint32 oam_fwd_credit_thrd                                              : 4;
    uint32 rsv_0                                                            : 12;
    uint32 oam_fwd_credit_used                                              : 4;
    uint32 rsv_1                                                            : 12;
};
typedef struct oam_fwd_credit_ctl_s  oam_fwd_credit_ctl_t;

struct oam_fwd_debug_stats_s
{
    uint32 fwd_fr_rx_sop_cnt                                                : 4;
    uint32 rsv_0                                                            : 12;
    uint32 fwd_fr_rx_eop_cnt                                                : 4;
    uint32 rsv_1                                                            : 12;

    uint32 fwd_fr_tx_sop_cnt                                                : 4;
    uint32 rsv_2                                                            : 12;
    uint32 fwd_fr_tx_eop_cnt                                                : 4;
    uint32 rsv_3                                                            : 12;

    uint32 fwd_fr_upd_sop_cnt                                               : 4;
    uint32 rsv_4                                                            : 12;
    uint32 fwd_fr_upd_eop_cnt                                               : 4;
    uint32 rsv_5                                                            : 12;

    uint32 fwd_fr_auto_sop_cnt                                              : 4;
    uint32 rsv_6                                                            : 12;
    uint32 fwd_fr_auto_eop_cnt                                              : 4;
    uint32 rsv_7                                                            : 12;
};
typedef struct oam_fwd_debug_stats_s  oam_fwd_debug_stats_t;

struct oam_hdr_edit_credit_ctl_s
{
    uint32 oam_hdr_edit_credit_thrd                                         : 4;
    uint32 rsv_0                                                            : 12;
    uint32 oam_hdr_edit_credit_used                                         : 4;
    uint32 rsv_1                                                            : 12;
};
typedef struct oam_hdr_edit_credit_ctl_s  oam_hdr_edit_credit_ctl_t;

struct oam_hdr_edit_debug_stats_s
{
    uint32 hdr_edit_in_sop_cnt                                              : 4;
    uint32 rsv_0                                                            : 4;
    uint32 hdr_edit_in_eop_cnt                                              : 4;
    uint32 rsv_1                                                            : 20;

    uint32 hdr_edit_out_sop_cnt                                             : 4;
    uint32 rsv_2                                                            : 4;
    uint32 hdr_edit_out_eop_cnt                                             : 4;
    uint32 rsv_3                                                            : 20;

    uint32 hdr_edit_discard_sop_cnt                                         : 4;
    uint32 rsv_4                                                            : 4;
    uint32 hdr_edit_discard_eop_cnt                                         : 4;
    uint32 rsv_5                                                            : 20;
};
typedef struct oam_hdr_edit_debug_stats_s  oam_hdr_edit_debug_stats_t;

struct oam_hdr_edit_drain_enable_s
{
    uint32 hdr_edit_drain_enable                                            : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct oam_hdr_edit_drain_enable_s  oam_hdr_edit_drain_enable_t;

struct oam_hdr_edit_parity_enable_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct oam_hdr_edit_parity_enable_s  oam_hdr_edit_parity_enable_t;

struct oam_header_edit_ctl_s
{
    uint32 cpu_exception_en                                                 : 32;

    uint32 bypass_next_hop_ptr                                              : 18;
    uint32 use_pkt_pri                                                      : 1;
    uint32 rsv_0                                                            : 1;
    uint32 lbr_sa_type                                                      : 1;
    uint32 lbr_sa_using_lbm_da                                              : 1;
    uint32 iloop_chan_id                                                    : 8;
    uint32 mplsdlm_ver_chk                                                  : 1;
    uint32 mplsdlm_query_code_chk                                           : 1;

    uint32 relay_all_to_cpu_nexthop_ptr                                     : 18;
    uint32 oam_port_id                                                      : 7;
    uint32 rsv_1                                                            : 1;
    uint32 mplsdlm_query_code_max_value                                     : 3;
    uint32 mplsdlm_dflags_chk                                               : 1;
    uint32 mplsdlm_tlv_chk                                                  : 1;
    uint32 rbd_en                                                           : 1;

    uint32 brg_dest_map15_8                                                 : 8;
    uint32 rsv_2                                                            : 2;
    uint32 cpu_port_id                                                      : 16;
    uint32 local_chip_id                                                    : 5;
    uint32 tx_ccm_by_epe                                                    : 1;

    uint32 redirect_bypass_destmap                                          : 22;
    uint32 rsv_3                                                            : 2;
    uint32 iloop_chan_id_h                                                  : 8;
};
typedef struct oam_header_edit_ctl_s  oam_header_edit_ctl_t;

struct oam_parser_interrupt_fatal_s
{
    uint32 oam_parser_pkt_fifo_overrun                                      : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct oam_parser_interrupt_fatal_s  oam_parser_interrupt_fatal_t;

struct oam_parser_interrupt_normal_s
{
    uint32 oam_parser_pkt_fifo_parity_error                                 : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct oam_parser_interrupt_normal_s  oam_parser_interrupt_normal_t;

struct oam_parser_pkt_fifo_s
{
    uint32 oam_parser_pkt_fifo_field0                                       : 19;
    uint32 rsv_0                                                            : 13;

    uint32 oam_parser_pkt_fifo_field1                                       : 32;

    uint32 oam_parser_pkt_fifo_field2                                       : 32;
};
typedef struct oam_parser_pkt_fifo_s  oam_parser_pkt_fifo_t;

struct oam_header_adjust_ctl_s
{
    uint32 oam_pdu_bypass_oam_engine                                        : 16;
    uint32 relay_all_to_cpu                                                 : 1;
    uint32 rsv_0                                                            : 15;
};
typedef struct oam_header_adjust_ctl_s  oam_header_adjust_ctl_t;

struct oam_parser_ctl_s
{
    uint32 disable_crc_chk                                                  : 1;
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 6;
    uint32 max_tlv_num                                                      : 3;
    uint32 rsv_1                                                            : 21;
};
typedef struct oam_parser_ctl_s  oam_parser_ctl_t;

struct oam_parser_debug_cnt_s
{
    uint32 oam_pkt_sop_out_cnt                                              : 4;
    uint32 rsv_0                                                            : 4;
    uint32 oam_pkt_eop_out_cnt                                              : 4;
    uint32 rsv_1                                                            : 20;

    uint32 oam_pkt_crc_chk_err_cnt                                          : 4;
    uint32 rsv_2                                                            : 4;
    uint32 out_p_r_invalid_cnt                                              : 4;
    uint32 rsv_3                                                            : 4;
    uint32 out_p_r_cnt                                                      : 4;
    uint32 rsv_4                                                            : 4;
    uint32 out_bfd_invalid_cnt                                              : 4;
    uint32 rsv_5                                                            : 4;
};
typedef struct oam_parser_debug_cnt_s  oam_parser_debug_cnt_t;

struct oam_parser_ether_ctl_s
{
    uint32 max_mep_id                                                       : 13;
    uint32 bfd_ach_mep_id_type_chk_en                                       : 1;
    uint32 bfd_ach_mep_id_len_chk_en                                        : 1;
    uint32 rsv_0                                                            : 1;
    uint32 bvlan_tpid                                                       : 16;

    uint32 first_tlv_offset_chk                                             : 8;
    uint32 cfm_pdu_max_length                                               : 14;
    uint32 allow_non_zero_oui                                               : 1;
    uint32 mplstp_lbm_tlv_offset                                            : 3;
    uint32 bfd_len_check_en                                                 : 1;
    uint32 bfd_multipoint_chk                                               : 1;
    uint32 tlv_length_check_en                                              : 1;
    uint32 cfm_pdu_mac_da_md_lvl_check_en                                   : 1;
    uint32 bfd_p2p_check_en                                                 : 1;
    uint32 bfd_detect_mult_check_en                                         : 1;

    uint32 ma_id_length_chk                                                 : 8;
    uint32 md_name_length_chk                                               : 8;
    uint32 cfm_pdu_min_length                                               : 8;
    uint32 bfd_ach_mep_id_max_type                                          : 8;

    uint32 mplstp_lbm_tlv_len_chk                                           : 1;
    uint32 mplstp_lbm_tlv_sub_type_chk                                      : 1;
    uint32 bfd_abit_check_en                                                : 1;
    uint32 ach_bfd_chan_type_cv                                             : 16;
    uint32 rsv_1                                                            : 1;
    uint32 max_port_status_tlv_value                                        : 2;
    uint32 min_port_status_tlv_value                                        : 2;
    uint32 min_mep_id                                                       : 8;

    uint32 rsv_2                                                            : 13;
    uint32 mplstp_dlm_msg_len                                               : 7;
    uint32 max_if_status_tlv_value                                          : 3;
    uint32 min_if_status_tlv_value                                          : 3;
    uint32 ignore_bfd_version                                               : 1;
    uint32 mplstp_lbm_tlv_type_chk                                          : 1;
    uint32 bfd_pfbit_conflict_check_en                                      : 1;
    uint32 mplstp_lbm_tlv_offset_chk                                        : 1;
    uint32 invalid_ccm_interval_check_en                                    : 1;
    uint32 ignore_eth_oam_version                                           : 1;

    uint32 svlan_tpid1                                                      : 16;
    uint32 svlan_tpid0                                                      : 16;

    uint32 svlan_tpid3                                                      : 16;
    uint32 svlan_tpid2                                                      : 16;

    uint32 max_length_field                                                 : 16;
    uint32 cvlan_tpid                                                       : 16;

    uint32 ach_y1731_chan_type                                              : 16;
    uint32 ach_bfd_chan_type_cc                                             : 16;

    uint32 ach_chan_type_dlmdm                                              : 16;
    uint32 ach_chan_type_dm                                                 : 16;

    uint32 ach_chan_type_dlm                                                : 16;
    uint32 ach_bfd_default_chan_type                                        : 16;

    uint32 mpls_tp_oam_alert_label                                          : 20;
    uint32 rsv_3                                                            : 12;

    uint32 mplstp_dlmdm_msg_len                                             : 8;
    uint32 mplstp_dm_msg_len                                                : 7;
    uint32 rsv_4                                                            : 1;
    uint32 ach_chan_type_csf                                                : 16;

    uint32 bfd_ach_mep_id_max_len                                           : 6;
    uint32 y1731_scc_opcode                                                 : 8;
    uint32 rsv_5                                                            : 18;
};
typedef struct oam_parser_ether_ctl_s  oam_parser_ether_ctl_t;

struct oam_parser_flow_ctl_s
{
    uint32 hdr_adjust_hdr_edit_credit_value                                 : 7;
    uint32 rsv_0                                                            : 1;
    uint32 hdr_adjust_hdr_edit_credit_used                                  : 7;
    uint32 rsv_1                                                            : 17;

    uint32 hdr_adjust_rx_proc_credit_value                                  : 2;
    uint32 rsv_2                                                            : 6;
    uint32 hdr_adjust_rx_proc_credit_used                                   : 2;
    uint32 rsv_3                                                            : 21;
    uint32 hdr_adjust_oam_drain_enable                                      : 1;
};
typedef struct oam_parser_flow_ctl_s  oam_parser_flow_ctl_t;

struct oam_parser_layer2_protocol_cam_s
{
    uint32 cam_value0                                                       : 23;
    uint32 rsv_0                                                            : 1;
    uint32 additional_offset0                                               : 4;
    uint32 cam_layer3_type0                                                 : 4;

    uint32 cam_value1                                                       : 23;
    uint32 rsv_1                                                            : 1;
    uint32 additional_offset1                                               : 4;
    uint32 cam_layer3_type1                                                 : 4;

    uint32 cam_value2                                                       : 23;
    uint32 rsv_2                                                            : 1;
    uint32 additional_offset2                                               : 4;
    uint32 cam_layer3_type2                                                 : 4;

    uint32 cam_value3                                                       : 23;
    uint32 rsv_3                                                            : 1;
    uint32 additional_offset3                                               : 4;
    uint32 cam_layer3_type3                                                 : 4;

    uint32 cam_mask0                                                        : 23;
    uint32 rsv_4                                                            : 9;

    uint32 cam_mask1                                                        : 23;
    uint32 rsv_5                                                            : 9;

    uint32 cam_mask2                                                        : 23;
    uint32 rsv_6                                                            : 9;

    uint32 cam_mask3                                                        : 23;
    uint32 rsv_7                                                            : 9;
};
typedef struct oam_parser_layer2_protocol_cam_s  oam_parser_layer2_protocol_cam_t;

struct oam_parser_layer2_protocol_cam_valid_s
{
    uint32 layer2_cam_entry_valid                                           : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct oam_parser_layer2_protocol_cam_valid_s  oam_parser_layer2_protocol_cam_valid_t;

struct oam_parser_pkt_fifo__fifo_almost_full_thrd_s
{
    uint32 oam_parser_pkt_fifo_a_full_thrd                                  : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct oam_parser_pkt_fifo__fifo_almost_full_thrd_s  oam_parser_pkt_fifo__fifo_almost_full_thrd_t;

struct ds_mp_s
{
    uint32 data0                                                            : 16;
    uint32 rsv_0                                                            : 16;

    uint32 data1                                                            : 32;

    uint32 data2                                                            : 32;

    uint32 data3                                                            : 16;
    uint32 rsv_1                                                            : 16;

    uint32 data4                                                            : 32;

    uint32 data5                                                            : 32;
};
typedef struct ds_mp_s  ds_mp_t;

struct ds_oam_defect_status_s
{
    uint32 defect_status                                                    : 32;
};
typedef struct ds_oam_defect_status_s  ds_oam_defect_status_t;

struct ds_port_property_s
{
    uint32 mac_sa_byte                                                      : 16;
    uint32 if_status                                                        : 3;
    uint32 rsv_0                                                            : 13;
};
typedef struct ds_port_property_s  ds_port_property_t;

struct ds_priority_map_s
{
    uint32 priority                                                         : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cos                                                              : 3;
    uint32 rsv_1                                                            : 1;
    uint32 color                                                            : 2;
    uint32 rsv_2                                                            : 18;
};
typedef struct ds_priority_map_s  ds_priority_map_t;

struct oam_defect_cache_s
{
    uint32 scan_ptr                                                         : 9;
    uint32 rsv_0                                                            : 23;
};
typedef struct oam_defect_cache_s  oam_defect_cache_t;

struct oam_proc_interrupt_fatal_s
{
    uint32 oam_rx_proc_ds_intf_req_fifo_overrun                             : 1;
    uint32 oam_rx_proc_ds_intf_track_fifo_overrun                           : 1;
    uint32 oam_upd_ma_info_lock_fifo_overrun                                : 1;
    uint32 oam_upd_ds_intf_req_fifo_overrun                                 : 1;
    uint32 oam_ds_intf_track_fifo_underrun                                  : 1;
    uint32 oam_upd_ds_intf_track_fifo_underrun                              : 1;
    uint32 oam_upd_ma_rd_req_lock_fifo_overrun                              : 1;
    uint32 oam_upd_mp0_ma_info_lock_fifo_overrun                            : 1;
    uint32 oam_rx_proc_p_i_in_fifo_overrun                                  : 1;
    uint32 oam_rx_proc_p_r_in_fifo_overrun                                  : 1;
    uint32 oam_upd_mp0_rd_data_track_fifo_overrun                           : 1;
    uint32 oam_tx_proc_ds_intf_req_fifo_overrun                             : 1;
    uint32 oam_ds_intf_track_fifo_overrun                                   : 1;
    uint32 oam_upd_mp1_rd_data_track_fifo_overrun                           : 1;
    uint32 oam_wr_proc_ds_intf_req_fifo_overrun                             : 1;
    uint32 oam_upd_ds_intf_track_fifo_overrun                               : 1;
    uint32 oam_upd_ptr_req_data_track_fifo_overrun                          : 1;
    uint32 oam_upd_wr_req_lock_fifo_overrun                                 : 1;
    uint32 oam_upd_mp0_mp1_info_lock_fifo_overrun                           : 1;
    uint32 oam_rx_proc_ds_intf_track_fifo_underrun                          : 1;
    uint32 rsv_0                                                            : 12;
};
typedef struct oam_proc_interrupt_fatal_s  oam_proc_interrupt_fatal_t;

struct oam_proc_interrupt_normal_s
{
    uint32 oam_tx_msg_fifo_parity_error                                     : 1;
    uint32 dynamic_ds_rd_error                                              : 1;
    uint32 ds_port_property_ecc_error                                       : 1;
    uint32 rx_proc_seq_mismatch                                             : 1;
    uint32 ds_port_property_single_bit_error                                : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct oam_proc_interrupt_normal_s  oam_proc_interrupt_normal_t;

struct oam_rx_proc_p_i_in_fifo_s
{
    uint32 oam_rx_proc_p_i_in_fifo_field0                                   : 28;
    uint32 rsv_0                                                            : 4;

    uint32 oam_rx_proc_p_i_in_fifo_field1                                   : 32;

    uint32 oam_rx_proc_p_i_in_fifo_field2                                   : 32;
};
typedef struct oam_rx_proc_p_i_in_fifo_s  oam_rx_proc_p_i_in_fifo_t;

struct oam_rx_proc_p_r_in_fifo_s
{
    uint32 oam_rx_proc_p_r_in_fifo_field0                                   : 9;
    uint32 rsv_0                                                            : 23;

    uint32 oam_rx_proc_p_r_in_fifo_field1                                   : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field2                                   : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field3                                   : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field4                                   : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field5                                   : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field6                                   : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field7                                   : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field8                                   : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field9                                   : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field10                                  : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field11                                  : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field12                                  : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field13                                  : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field14                                  : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field15                                  : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field16                                  : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field17                                  : 32;

    uint32 oam_rx_proc_p_r_in_fifo_field18                                  : 32;
};
typedef struct oam_rx_proc_p_r_in_fifo_s  oam_rx_proc_p_r_in_fifo_t;

struct oam_defect_debug_s
{
    uint32 defect_sub_type                                                  : 3;
    uint32 rsv_0                                                            : 1;
    uint32 defect_type                                                      : 3;
    uint32 rsv_1                                                            : 24;
    uint32 is_rmep_valid                                                    : 1;

    uint32 rmep_index                                                       : 15;
    uint32 rsv_2                                                            : 1;
    uint32 mep_index                                                        : 15;
    uint32 rsv_3                                                            : 1;
};
typedef struct oam_defect_debug_s  oam_defect_debug_t;

struct oam_ds_mp_data_mask_s
{
    uint32 data_mask0                                                       : 16;
    uint32 rsv_0                                                            : 16;

    uint32 data_mask1                                                       : 32;

    uint32 data_mask2                                                       : 32;

    uint32 data_mask3                                                       : 16;
    uint32 rsv_1                                                            : 16;

    uint32 data_mask4                                                       : 32;

    uint32 data_mask5                                                       : 32;
};
typedef struct oam_ds_mp_data_mask_s  oam_ds_mp_data_mask_t;

struct oam_error_defect_ctl_s
{
    uint32 max_ptr                                                          : 8;
    uint32 rsv_0                                                            : 1;
    uint32 scan_en                                                          : 1;
    uint32 defect_cache_threshold                                           : 4;
    uint32 rsv_1                                                            : 6;
    uint32 min_ptr                                                          : 8;
    uint32 rsv_2                                                            : 1;
    uint32 stop_on_max_ptr                                                  : 1;
    uint32 rsv_3                                                            : 2;

    uint32 scan_defect_interval                                             : 32;

    uint32 cache_entry_valid                                                : 16;
    uint32 rsv_4                                                            : 16;

    uint32 report_defect_en0                                                : 32;

    uint32 report_defect_en1                                                : 32;
};
typedef struct oam_error_defect_ctl_s  oam_error_defect_ctl_t;

struct oam_ether_cci_ctl_s
{
    uint32 quater_cci2_interval                                             : 22;
    uint32 rsv_0                                                            : 10;

    uint32 relative_cci7_interval                                           : 4;
    uint32 relative_cci6_interval                                           : 4;
    uint32 relative_cci5_interval                                           : 4;
    uint32 relative_cci4_interval                                           : 4;
    uint32 relative_cci3_interval                                           : 4;
    uint32 rsv_1                                                            : 12;

    uint32 quater_bfd_interval                                              : 16;
    uint32 rsv_2                                                            : 16;
};
typedef struct oam_ether_cci_ctl_s  oam_ether_cci_ctl_t;

struct oam_ether_send_id_s
{
    uint32 send_id_byte0to2                                                 : 24;
    uint32 send_id_length                                                   : 4;
    uint32 rsv_0                                                            : 4;

    uint32 send_id_byte3to6                                                 : 32;

    uint32 send_id_byte7to10                                                : 32;

    uint32 send_id_byte11to14                                               : 32;
};
typedef struct oam_ether_send_id_s  oam_ether_send_id_t;

struct oam_ether_tx_ctl_s
{
    uint32 rsv_0                                                            : 2;
    uint32 cfm_mcast_addr_low                                               : 21;
    uint32 bridge_nexthop_ptr_high                                          : 6;
    uint32 rsv_1                                                            : 1;
    uint32 lkup_link_agg_mem                                                : 1;
    uint32 tx_ccm_by_epe                                                    : 1;

    uint32 linkagg_dest_id15_9                                              : 7;
    uint32 rsv_2                                                            : 1;
    uint32 oam_port_id                                                      : 8;
    uint32 rsv_3                                                            : 4;
    uint32 bridge_next_ptr_low                                              : 12;

    uint32 ccm_ether_type                                                   : 16;
    uint32 ccm_opcode                                                       : 8;
    uint32 ccm_version                                                      : 5;
    uint32 rsv_4                                                            : 3;

    uint32 ccm_first_tlv_offset                                             : 8;
    uint32 cfm_mcast_addr_high                                              : 24;

    uint32 tpid1                                                            : 16;
    uint32 tpid0                                                            : 16;

    uint32 tpid3                                                            : 16;
    uint32 tpid2                                                            : 16;

    uint32 tx_bridge_mac_high                                               : 16;
    uint32 rsv_5                                                            : 8;
    uint32 oam_chip_id                                                      : 5;
    uint32 rsv_6                                                            : 3;

    uint32 tx_bridge_mac_low                                                : 32;

    uint32 ach_bfd_chan_type                                                : 16;
    uint32 ach_header_l                                                     : 16;

    uint32 ach_y1731_chan_type                                              : 16;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 rsv_7                                                            : 3;

    uint32 bfd_udp_dst_port                                                 : 16;
    uint32 bfd_multi_hop_udp_dst_port                                       : 16;

    uint32 egr_rb_mac_da_hi                                                 : 16;
    uint32 iloop_chan_id                                                    : 16;

    uint32 egr_rb_mac_da_low                                                : 32;
};
typedef struct oam_ether_tx_ctl_s  oam_ether_tx_ctl_t;

struct oam_ether_tx_mac_s
{
    uint32 tx_port_mac_high                                                 : 32;
};
typedef struct oam_ether_tx_mac_s  oam_ether_tx_mac_t;

struct oam_proc_ctl_s
{
    uint32 rx_proc_hdr_edit_credit_value                                    : 3;
    uint32 rsv_0                                                            : 1;
    uint32 rx_proc_hdr_edit_credit_used                                     : 3;
    uint32 rsv_1                                                            : 1;
    uint32 tx_proc_fwd_credit_value                                         : 3;
    uint32 rsv_2                                                            : 1;
    uint32 tx_proc_fwd_credit_used                                          : 3;
    uint32 upd_fwd_credit_used                                              : 1;
    uint32 upd_proc_credit_value                                            : 3;
    uint32 rsv_3                                                            : 1;
    uint32 upd_proc_credit_used                                             : 3;
    uint32 rsv_4                                                            : 9;

    uint32 ds_intf_credit_value                                             : 6;
    uint32 rsv_5                                                            : 2;
    uint32 ds_intf_credit_used                                              : 6;
    uint32 rsv_6                                                            : 18;
};
typedef struct oam_proc_ctl_s  oam_proc_ctl_t;

struct oam_proc_debug_stats_s
{
    uint32 rx_proc_defect_free_cnt                                          : 4;
    uint32 rx_proc_hdr_edit_info_cnt                                        : 4;
    uint32 rx_proc_p_i_in_fifo_push_cnt                                     : 4;
    uint32 rx_proc_p_r_in_fifo_push_cnt                                     : 4;
    uint32 tx_msg_push_cnt                                                  : 4;
    uint32 tx_msg_drop_cnt                                                  : 4;
    uint32 tx_non_pkt_cnt                                                   : 4;
    uint32 tx_eth_pkt_cnt                                                   : 4;

    uint32 rx_proc_defect_proc_info_cnt                                     : 4;
    uint32 tx_bfd_pkt_cnt                                                   : 4;
    uint32 upd_aps_drop_cnt                                                 : 8;
    uint32 bfd_upd_ptr_req_drop_cnt                                         : 8;
    uint32 ccm_upd_ptr_req_drop_cnt                                         : 8;

    uint32 upd_defect_proc_info_cnt                                         : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct oam_proc_debug_stats_s  oam_proc_debug_stats_t;

struct oam_proc_ecc_ctl_s
{
    uint32 ds_port_property_ecc_detect_dis                                  : 1;
    uint32 rsv_0                                                            : 7;
    uint32 ds_port_property_ecc_correct_dis                                 : 1;
    uint32 parity_en                                                        : 1;
    uint32 rsv_1                                                            : 22;
};
typedef struct oam_proc_ecc_ctl_s  oam_proc_ecc_ctl_t;

struct oam_proc_ecc_stats_s
{
    uint32 ds_port_property_single_bit_error_cnt                            : 8;
    uint32 ds_port_property_ecc_error_cnt                                   : 8;
    uint32 rsv_0                                                            : 16;
};
typedef struct oam_proc_ecc_stats_s  oam_proc_ecc_stats_t;

struct oam_rx_proc_ether_ctl_s
{
    uint32 alarm_src_mac_mismatch                                           : 1;
    uint32 lbm_proc_by_cpu                                                  : 1;
    uint32 eth_csf_to_cpu                                                   : 1;
    uint32 portbased_section_oam                                            : 1;
    uint32 lmm_macda_check_en                                               : 1;
    uint32 tp_csf_to_cpu                                                    : 1;
    uint32 lmm_proc_by_cpu                                                  : 1;
    uint32 min_interval_to_cpu                                              : 3;
    uint32 rmep_while_cfg                                                   : 4;
    uint32 ccm_with_unknown_tlv_tocpu                                       : 1;
    uint32 csf_while_cfg                                                    : 3;
    uint32 rmep_lkup_disable                                                : 1;
    uint32 rx_csf_while_cfg                                                 : 4;
    uint32 d_mis_con_while_cfg                                              : 4;
    uint32 eth_csf_clear                                                    : 3;
    uint32 big_bfd_interval_to_cpu                                          : 1;
    uint32 dm_proc_by_cpu                                                   : 1;

    uint32 d_meg_lvl_timer_cfg                                              : 4;
    uint32 d_mismerge_timer_cfg                                             : 4;
    uint32 d_unexp_mep_timer_cfg                                            : 4;
    uint32 d_unexp_period_timer_cfg                                         : 4;
    uint32 eth_csf_los                                                      : 3;
    uint32 eth_csf_fdi                                                      : 3;
    uint32 rsv_0                                                            : 2;
    uint32 mplstpdlm_outbandto_cpu                                          : 1;
    uint32 seqnum_fail_report_thrd                                          : 6;
    uint32 lbm_macda_check_en                                               : 1;

    uint32 bridge_mac_high                                                  : 16;
    uint32 tp_csf_los                                                       : 3;
    uint32 tp_csf_fdi                                                       : 3;
    uint32 tp_csf_rdi                                                       : 3;
    uint32 tp_csf_clear                                                     : 3;
    uint32 eth_csf_rdi                                                      : 3;
    uint32 tp_cv_to_cpu                                                     : 1;

    uint32 bridge_mac_low                                                   : 32;

    uint32 port_mac                                                         : 32;

    uint32 max_bfd_interval                                                 : 32;

    uint32 ether_defect_to_rdi0                                             : 32;

    uint32 ether_defect_to_rdi1                                             : 32;
};
typedef struct oam_rx_proc_ether_ctl_s  oam_rx_proc_ether_ctl_t;

struct oam_tbl_addr_ctl_s
{
    uint32 mp_base_addr                                                     : 12;
    uint32 ma_base_addr                                                     : 12;
    uint32 rsv_0                                                            : 8;

    uint32 ma_name_base_addr                                                : 12;
    uint32 rsv_1                                                            : 20;
};
typedef struct oam_tbl_addr_ctl_s  oam_tbl_addr_ctl_t;

struct oam_update_aps_ctl_s
{
    uint32 global_aps_en                                                    : 1;
    uint32 eth_rmep_aps_sig_fail_mask                                       : 5;
    uint32 eth_mep_aps_sig_fail_mask                                        : 3;
    uint32 rsv_0                                                            : 4;
    uint32 src_chip_id                                                      : 5;
    uint32 rsv_1                                                            : 14;

    uint32 sig_fail_next_hop_ptr                                            : 18;
    uint32 rsv_2                                                            : 2;
    uint32 bfd_rmep_up_to_down                                              : 1;
    uint32 rsv_3                                                            : 11;

    uint32 macda_high                                                       : 16;
    uint32 dest_chip_id                                                     : 5;
    uint32 rsv_4                                                            : 11;

    uint32 macda_low                                                        : 32;

    uint32 macsa_high                                                       : 16;
    uint32 dest_port_id                                                     : 16;

    uint32 macsa_low                                                        : 32;

    uint32 vlan                                                             : 16;
    uint32 tpid                                                             : 16;
};
typedef struct oam_update_aps_ctl_s  oam_update_aps_ctl_t;

struct oam_update_ctl_s
{
    uint32 upd_interval                                                     : 16;
    uint32 cci_while_cfg                                                    : 3;
    uint32 rsv_0                                                            : 1;
    uint32 upd_en                                                           : 1;
    uint32 sf_fail_while_cfg0                                               : 6;
    uint32 bfd_upd_en                                                       : 1;
    uint32 cv_while_cfg                                                     : 3;
    uint32 rsv_1                                                            : 1;

    uint32 ccm_max_ptr                                                      : 16;
    uint32 ccm_min_ptr                                                      : 16;

    uint32 rsv_2                                                            : 8;
    uint32 gen_rdi_by_dloc                                                  : 1;
    uint32 cnt_shift_while_cfg                                              : 3;
    uint32 itu_defect_clear_mode                                            : 1;
    uint32 sf_fail_while_cfg1                                               : 6;
    uint32 rsv_3                                                            : 13;

    uint32 bfd_upd_interval                                                 : 16;
    uint32 rsv_4                                                            : 16;

    uint32 bfd_max_ptr                                                      : 16;
    uint32 bfd_minptr                                                       : 16;

    uint32 oam_up_phy_num                                                   : 16;
    uint32 oam_bfd_phy_num                                                  : 16;
};
typedef struct oam_update_ctl_s  oam_update_ctl_t;

struct oam_update_status_s
{
    uint32 ccm_upd_ptr                                                      : 16;
    uint32 ccm_quater_flag                                                  : 6;
    uint32 rsv_0                                                            : 2;
    uint32 ccm_quater_flag_seen                                             : 6;
    uint32 rsv_1                                                            : 2;

    uint32 bfd_upd_ptr                                                      : 16;
    uint32 rsv_2                                                            : 16;
};
typedef struct oam_update_status_s  oam_update_status_t;

struct ds_oob_fc_calendar_s
{
    uint32 calendar_lo                                                      : 7;
    uint32 rsv_0                                                            : 2;
    uint32 calendar_hi                                                      : 7;
    uint32 rsv_1                                                            : 16;
};
typedef struct ds_oob_fc_calendar_s  ds_oob_fc_calendar_t;

struct ds_oob_fc_grp_map_s
{
    uint32 grp_id_lo                                                        : 8;
    uint32 grp_id_hi                                                        : 8;
    uint32 rsv_0                                                            : 16;
};
typedef struct ds_oob_fc_grp_map_s  ds_oob_fc_grp_map_t;

struct oob_fc_interrupt_fatal_s
{
    uint32 oob_fc_tx_fifo_overrun                                           : 1;
    uint32 oob_fc_rx_frame_collision                                        : 1;
    uint32 oob_fc_cfg_violation                                             : 1;
    uint32 rsv_0                                                            : 29;
};
typedef struct oob_fc_interrupt_fatal_s  oob_fc_interrupt_fatal_t;

struct oob_fc_interrupt_normal_s
{
    uint32 ds_oob_fc_calendar_parity_error                                  : 1;
    uint32 ds_oob_fc_grp_map_parity_error                                   : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct oob_fc_interrupt_normal_s  oob_fc_interrupt_normal_t;

struct oob_fc_cfg_chan_num_s
{
    uint32 cfg_chan_num                                                     : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct oob_fc_cfg_chan_num_s  oob_fc_cfg_chan_num_t;

struct oob_fc_cfg_flow_ctl_s
{
    uint32 ings_flow_ctrl_en                                                : 1;
    uint32 rsv_0                                                            : 7;
    uint32 egs_flow_ctrl_en                                                 : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct oob_fc_cfg_flow_ctl_s  oob_fc_cfg_flow_ctl_t;

struct oob_fc_cfg_ings_mode_s
{
    uint32 int_lk_en                                                        : 1;
    uint32 rsv_0                                                            : 7;
    uint32 local_phy_port_priority_en                                       : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct oob_fc_cfg_ings_mode_s  oob_fc_cfg_ings_mode_t;

struct oob_fc_cfg_port_num_s
{
    uint32 cfg_port_num                                                     : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct oob_fc_cfg_port_num_s  oob_fc_cfg_port_num_t;

struct oob_fc_cfg_rx_proc_s
{
    uint32 rx_priority_mask                                                 : 8;
    uint32 rsv_0                                                            : 8;
    uint32 rx_fcs_chk_en                                                    : 1;
    uint32 rsv_1                                                            : 7;
    uint32 rx_gcn_proc_en                                                   : 1;
    uint32 rsv_2                                                            : 7;
};
typedef struct oob_fc_cfg_rx_proc_s  oob_fc_cfg_rx_proc_t;

struct oob_fc_cfg_spi_mode_s
{
    uint32 spi_stall_info_sel                                               : 1;
    uint32 rsv_0                                                            : 7;
    uint32 spi_mode_en                                                      : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct oob_fc_cfg_spi_mode_s  oob_fc_cfg_spi_mode_t;

struct oob_fc_debug_stats_s
{
    uint32 tx_normal_frame_cnt                                              : 4;
    uint32 tx_spi_frame_cnt                                                 : 4;
    uint32 rx_normal_frame_cnt                                              : 4;
    uint32 rx_spi_frame_cnt                                                 : 4;
    uint32 buf_store_req_violation_cnt                                      : 4;
    uint32 q_mgr_req_violation_cnt                                          : 4;
    uint32 rx_dip2_chk_fail_frame_cnt                                       : 4;
    uint32 rx_crc4_chk_fail_frame_cnt                                       : 4;
};
typedef struct oob_fc_debug_stats_s  oob_fc_debug_stats_t;

struct oob_fc_egs_vec_reg_s
{
    uint32 egs_vec_reg_data0                                                : 32;

    uint32 egs_vec_reg_data1                                                : 32;

    uint32 egs_vec_reg_data2                                                : 32;

    uint32 egs_vec_reg_data3                                                : 32;

    uint32 egs_vec_reg_data4                                                : 32;

    uint32 egs_vec_reg_data5                                                : 32;

    uint32 egs_vec_reg_data6                                                : 32;

    uint32 egs_vec_reg_data7                                                : 32;

    uint32 egs_vec_reg_data8                                                : 32;

    uint32 egs_vec_reg_data9                                                : 32;

    uint32 egs_vec_reg_data10                                               : 32;

    uint32 egs_vec_reg_data11                                               : 32;

    uint32 egs_vec_reg_data12                                               : 32;

    uint32 egs_vec_reg_data13                                               : 32;

    uint32 egs_vec_reg_data14                                               : 32;

    uint32 egs_vec_reg_data15                                               : 32;
};
typedef struct oob_fc_egs_vec_reg_s  oob_fc_egs_vec_reg_t;

struct oob_fc_error_stats_s
{
    uint32 rx_ings_only_error_cnt                                           : 4;
    uint32 rx_egs_only_error_cnt                                            : 4;
    uint32 rx_ings_egs_both_cfg_error_cnt                                   : 4;
    uint32 rx_ings_port_base_error_cnt                                      : 4;
    uint32 rx_egs_port_base_error_cnt                                       : 4;
    uint32 rx_type_error_cnt                                                : 4;
    uint32 rx_gcn_error_cnt                                                 : 4;
    uint32 rx_ings_egs_no_cfg_error_cnt                                     : 4;

    uint32 rx_version_error_cnt                                             : 4;
    uint32 rx_port_base_error_cnt                                           : 4;
    uint32 rsv_0                                                            : 24;
};
typedef struct oob_fc_error_stats_s  oob_fc_error_stats_t;

struct oob_fc_frame_gap_num_s
{
    uint32 frame_gap_num                                                    : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct oob_fc_frame_gap_num_s  oob_fc_frame_gap_num_t;

struct oob_fc_frame_update_state_s
{
    uint32 ings_frame_update_state                                          : 1;
    uint32 egs_frame_update_state                                           : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct oob_fc_frame_update_state_s  oob_fc_frame_update_state_t;

struct oob_fc_ings_vec_reg_s
{
    uint32 ings_vec_reg_data0                                               : 32;

    uint32 ings_vec_reg_data1                                               : 32;

    uint32 ings_vec_reg_data2                                               : 32;

    uint32 ings_vec_reg_data3                                               : 32;

    uint32 ings_vec_reg_data4                                               : 32;

    uint32 ings_vec_reg_data5                                               : 32;

    uint32 ings_vec_reg_data6                                               : 32;

    uint32 ings_vec_reg_data7                                               : 32;
};
typedef struct oob_fc_ings_vec_reg_s  oob_fc_ings_vec_reg_t;

struct oob_fc_init_s
{
    uint32 oob_fc_init                                                      : 1;
    uint32 rsv_0                                                            : 7;
    uint32 calendar_init                                                    : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct oob_fc_init_s  oob_fc_init_t;

struct oob_fc_init_done_s
{
    uint32 oob_fc_init_done                                                 : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct oob_fc_init_done_s  oob_fc_init_done_t;

struct oob_fc_parity_en_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 7;
    uint32 ds_oob_fc_calendar_parity_en                                     : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct oob_fc_parity_en_s  oob_fc_parity_en_t;

struct oob_fc_rx_rcv_en_s
{
    uint32 rx_rcv_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct oob_fc_rx_rcv_en_s  oob_fc_rx_rcv_en_t;

struct oob_fc_tx_fifo_a_full_thrd_s
{
    uint32 oob_fc_tx_fifo_a_full_thrd                                       : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct oob_fc_tx_fifo_a_full_thrd_s  oob_fc_tx_fifo_a_full_thrd_t;

struct parser_interrupt_fatal_s
{
    uint32 parser_ipe_hdr_adj_parser_fifo_overrun                           : 1;
    uint32 parser_ipe_intf_map_parser_fifo_overrun                          : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct parser_interrupt_fatal_s  parser_interrupt_fatal_t;

struct ipe_intf_map_parser_credit_thrd_s
{
    uint32 ipe_intf_map_parser_credit_thrd                                  : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct ipe_intf_map_parser_credit_thrd_s  ipe_intf_map_parser_credit_thrd_t;

struct parser_ethernet_ctl_s
{
    uint32 mac_hash_disable                                                 : 4;
    uint32 cos_ecmp_hash_en                                                 : 1;
    uint32 vlan_hash_mode                                                   : 1;
    uint32 port_hash_en                                                     : 1;
    uint32 chip_id_hash_en                                                  : 1;
    uint32 rsv_0                                                            : 4;
    uint32 allow_non_zero_oui                                               : 1;
    uint32 layer2_header_protocol_hash_en                                   : 1;
    uint32 cos_hash_en                                                      : 1;
    uint32 vlan_hash_en                                                     : 1;
    uint32 cvlan_tpid                                                       : 16;

    uint32 max_length_field                                                 : 16;
    uint32 ipv4_type_en                                                     : 1;
    uint32 ipv6_type_en                                                     : 1;
    uint32 mpls_type_en                                                     : 1;
    uint32 mpls_mcast_type_en                                               : 1;
    uint32 arp_type_en                                                      : 1;
    uint32 fcoe_type_en                                                     : 1;
    uint32 trill_type_en                                                    : 1;
    uint32 eth_oam_type_en                                                  : 1;
    uint32 pbb_type_en                                                      : 1;
    uint32 slow_protocol_type_en                                            : 1;
    uint32 ieee1588_type_en                                                 : 1;
    uint32 mac_ecmp_hash_type                                               : 1;
    uint32 mac_link_agg_hash_type                                           : 1;
    uint32 rsv_1                                                            : 3;

    uint32 rsv_2                                                            : 16;
    uint32 chip_id                                                          : 5;
    uint32 rsv_3                                                            : 11;

    uint32 vlan_parsing_num                                                 : 2;
    uint32 rsv_4                                                            : 3;
    uint32 parsing_quad_vlan                                                : 1;
    uint32 rsv_5                                                            : 26;

    uint32 svlan_tpid1                                                      : 16;
    uint32 svlan_tpid0                                                      : 16;

    uint32 svlan_tpid3                                                      : 16;
    uint32 svlan_tpid2                                                      : 16;

    uint32 rsv_6                                                            : 16;
    uint32 cn_tpid                                                          : 16;
};
typedef struct parser_ethernet_ctl_s  parser_ethernet_ctl_t;

struct parser_fcoe_ctl_s
{
    uint32 fcoe_agg_hash_en                                                 : 2;
    uint32 fcoe_ecmp_hash_en                                                : 2;
    uint32 use_fcoe_hash                                                    : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct parser_fcoe_ctl_s  parser_fcoe_ctl_t;

struct parser_ip_hash_ctl_s
{
    uint32 ip_ip_hash_disable                                               : 4;
    uint32 rsv_0                                                            : 4;
    uint32 ip_flow_label_ecmp_hash_en                                       : 1;
    uint32 ip_protocol_hash_en                                              : 1;
    uint32 ip_dscp_ecmp_hash_en                                             : 1;
    uint32 ip_protocol_ecmp_hash_en                                         : 1;
    uint32 use_ip_hash                                                      : 1;
    uint32 rsv_1                                                            : 3;
    uint32 small_fragment_offset                                            : 2;
    uint32 rsv_2                                                            : 14;
};
typedef struct parser_ip_hash_ctl_s  parser_ip_hash_ctl_t;

struct parser_layer2_flex_ctl_s
{
    uint32 layer2_byte_select3                                              : 5;
    uint32 rsv_0                                                            : 3;
    uint32 layer2_byte_select2                                              : 5;
    uint32 rsv_1                                                            : 3;
    uint32 layer2_byte_select1                                              : 5;
    uint32 rsv_2                                                            : 3;
    uint32 layer2_byte_select0                                              : 5;
    uint32 rsv_3                                                            : 3;

    uint32 layer2_protocol_byte_select1                                     : 5;
    uint32 rsv_4                                                            : 3;
    uint32 layer2_protocol_byte_select0                                     : 5;
    uint32 rsv_5                                                            : 3;
    uint32 layer2_byte_select5                                              : 5;
    uint32 rsv_6                                                            : 3;
    uint32 layer2_byte_select4                                              : 5;
    uint32 rsv_7                                                            : 3;

    uint32 layer2_basic_offset                                              : 6;
    uint32 rsv_8                                                            : 2;
    uint32 layer2_min_length                                                : 8;
    uint32 rsv_9                                                            : 16;
};
typedef struct parser_layer2_flex_ctl_s  parser_layer2_flex_ctl_t;

struct parser_layer2_protocol_cam_s
{
    uint32 l2_cam_value0                                                    : 23;
    uint32 rsv_0                                                            : 1;
    uint32 l2_cam_additional_offset0                                        : 4;
    uint32 l2_cam_layer3_type0                                              : 4;

    uint32 l2_cam_value1                                                    : 23;
    uint32 rsv_1                                                            : 1;
    uint32 l2_cam_additional_offset1                                        : 4;
    uint32 l2_cam_layer3_type1                                              : 4;

    uint32 l2_cam_value2                                                    : 23;
    uint32 rsv_2                                                            : 1;
    uint32 l2_cam_additional_offset2                                        : 4;
    uint32 l2_cam_layer3_type2                                              : 4;

    uint32 l2_cam_value3                                                    : 23;
    uint32 rsv_3                                                            : 1;
    uint32 l2_cam_additional_offset3                                        : 4;
    uint32 l2_cam_layer3_type3                                              : 4;

    uint32 l2_cam_mask0                                                     : 23;
    uint32 rsv_4                                                            : 9;

    uint32 l2_cam_mask1                                                     : 23;
    uint32 rsv_5                                                            : 9;

    uint32 l2_cam_mask2                                                     : 23;
    uint32 rsv_6                                                            : 9;

    uint32 l2_cam_mask3                                                     : 23;
    uint32 rsv_7                                                            : 9;
};
typedef struct parser_layer2_protocol_cam_s  parser_layer2_protocol_cam_t;

struct parser_layer2_protocol_cam_valid_s
{
    uint32 layer2_cam_entry_valid                                           : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct parser_layer2_protocol_cam_valid_s  parser_layer2_protocol_cam_valid_t;

struct parser_layer3_flex_ctl_s
{
    uint32 layer3_byte_select3                                              : 5;
    uint32 rsv_0                                                            : 3;
    uint32 layer3_byte_select2                                              : 5;
    uint32 rsv_1                                                            : 3;
    uint32 layer3_byte_select1                                              : 5;
    uint32 rsv_2                                                            : 3;
    uint32 layer3_byte_select0                                              : 5;
    uint32 rsv_3                                                            : 3;

    uint32 layer3_byte_select7                                              : 5;
    uint32 rsv_4                                                            : 3;
    uint32 layer3_byte_select6                                              : 5;
    uint32 rsv_5                                                            : 3;
    uint32 layer3_byte_select5                                              : 5;
    uint32 rsv_6                                                            : 3;
    uint32 layer3_byte_select4                                              : 5;
    uint32 rsv_7                                                            : 3;

    uint32 layer3_basic_offset                                              : 8;
    uint32 layer3_protocol_byte_select                                      : 5;
    uint32 rsv_8                                                            : 3;
    uint32 layer3_min_length                                                : 8;
    uint32 rsv_9                                                            : 8;
};
typedef struct parser_layer3_flex_ctl_s  parser_layer3_flex_ctl_t;

struct parser_layer3_hash_ctl_s
{
    uint32 layer3_link_agg_hash_type                                        : 1;
    uint32 layer3_ecmp_hash_type                                            : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct parser_layer3_hash_ctl_s  parser_layer3_hash_ctl_t;

struct parser_layer3_protocol_cam_s
{
    uint32 l3_cam_layer3_header_protocol0                                   : 8;
    uint32 l3_cam_layer3_header_protocol_mask0                              : 8;
    uint32 l3_cam_layer3_type0                                              : 4;
    uint32 l3_cam_layer3_type_mask0                                         : 4;
    uint32 l3_cam_additional_offset0                                        : 4;
    uint32 l3_cam_layer4_type0                                              : 4;

    uint32 l3_cam_layer3_header_protocol1                                   : 8;
    uint32 l3_cam_layer3_header_protocol_mask1                              : 8;
    uint32 l3_cam_layer3_type1                                              : 4;
    uint32 l3_cam_layer3_type_mask1                                         : 4;
    uint32 l3_cam_additional_offset1                                        : 4;
    uint32 l3_cam_layer4_type1                                              : 4;

    uint32 l3_cam_layer3_header_protocol2                                   : 8;
    uint32 l3_cam_layer3_header_protocol_mask2                              : 8;
    uint32 l3_cam_layer3_type2                                              : 4;
    uint32 l3_cam_layer3_type_mask2                                         : 4;
    uint32 l3_cam_additional_offset2                                        : 4;
    uint32 l3_cam_layer4_type2                                              : 4;

    uint32 l3_cam_layer3_header_protocol3                                   : 8;
    uint32 l3_cam_layer3_header_protocol_mask3                              : 8;
    uint32 l3_cam_layer3_type3                                              : 4;
    uint32 l3_cam_layer3_type_mask3                                         : 4;
    uint32 l3_cam_additional_offset3                                        : 4;
    uint32 l3_cam_layer4_type3                                              : 4;
};
typedef struct parser_layer3_protocol_cam_s  parser_layer3_protocol_cam_t;

struct parser_layer3_protocol_cam_valid_s
{
    uint32 layer3_cam_entry_valid                                           : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct parser_layer3_protocol_cam_valid_s  parser_layer3_protocol_cam_valid_t;

struct parser_layer3_protocol_ctl_s
{
    uint32 tcp_type_en                                                      : 1;
    uint32 udp_type_en                                                      : 1;
    uint32 gre_type_en                                                      : 1;
    uint32 icmp_type_en                                                     : 1;
    uint32 igmp_type_en                                                     : 1;
    uint32 ipinip_type_en                                                   : 1;
    uint32 v6inip_type_en                                                   : 1;
    uint32 ipinv6_type_en                                                   : 1;
    uint32 v6inv6_type_en                                                   : 1;
    uint32 pbb_itag_oam_type_en                                             : 1;
    uint32 rdp_type_en                                                      : 1;
    uint32 sctp_type_en                                                     : 1;
    uint32 dccp_type_en                                                     : 1;
    uint32 rsv_0                                                            : 19;
};
typedef struct parser_layer3_protocol_ctl_s  parser_layer3_protocol_ctl_t;

struct parser_layer4_ach_ctl_s
{
    uint32 ach_y1731_type                                                   : 16;
    uint32 ach_bfd_cc_type                                                  : 16;

    uint32 ach_bfd_cv_type                                                  : 16;
    uint32 ach_dm_type                                                      : 16;

    uint32 ach_dlm_dm_type                                                  : 16;
    uint32 ach_dlm_type                                                     : 16;

    uint32 ach_ilm_dm_type                                                  : 16;
    uint32 ach_ilm_type                                                     : 16;
};
typedef struct parser_layer4_ach_ctl_s  parser_layer4_ach_ctl_t;

struct parser_layer4_app_ctl_s
{
    uint32 ptp_en                                                           : 1;
    uint32 bfd_en                                                           : 1;
    uint32 capwap_en                                                        : 1;
    uint32 ntp_en                                                           : 1;
    uint32 state_bits                                                       : 2;
    uint32 rsv_0                                                            : 10;
    uint32 ntp_port                                                         : 16;

    uint32 ptp_port0                                                        : 16;
    uint32 ptp_port1                                                        : 16;

    uint32 bfd_port0                                                        : 16;
    uint32 bfd_port1                                                        : 16;

    uint32 capwap_port0                                                     : 16;
    uint32 capwap_port1                                                     : 16;
};
typedef struct parser_layer4_app_ctl_s  parser_layer4_app_ctl_t;

struct parser_layer4_app_data_ctl_s
{
    uint32 l4_dest_port_value0                                              : 16;
    uint32 l4_dest_port_mask0                                               : 16;

    uint32 l4_dest_port_value1                                              : 16;
    uint32 l4_dest_port_mask1                                               : 16;

    uint32 l4_dest_port_value2                                              : 16;
    uint32 l4_dest_port_mask2                                               : 16;

    uint32 l4_dest_port_value3                                              : 16;
    uint32 l4_dest_port_mask3                                               : 16;

    uint32 is_tcp_value0                                                    : 1;
    uint32 is_tcp_mask0                                                     : 1;
    uint32 is_udp_value0                                                    : 1;
    uint32 is_udp_mask0                                                     : 1;
    uint32 rsv_0                                                            : 4;
    uint32 is_tcp_value1                                                    : 1;
    uint32 is_tcp_mask1                                                     : 1;
    uint32 is_udp_value1                                                    : 1;
    uint32 is_udp_mask1                                                     : 1;
    uint32 rsv_1                                                            : 4;
    uint32 is_tcp_value2                                                    : 1;
    uint32 is_tcp_mask2                                                     : 1;
    uint32 is_udp_value2                                                    : 1;
    uint32 is_udp_mask2                                                     : 1;
    uint32 rsv_2                                                            : 4;
    uint32 is_tcp_value3                                                    : 1;
    uint32 is_tcp_mask3                                                     : 1;
    uint32 is_udp_value3                                                    : 1;
    uint32 is_udp_mask3                                                     : 1;
    uint32 rsv_3                                                            : 4;
};
typedef struct parser_layer4_app_data_ctl_s  parser_layer4_app_data_ctl_t;

struct parser_layer4_flag_op_ctl_s
{
    uint32 flags_mask0                                                      : 6;
    uint32 rsv_0                                                            : 2;
    uint32 op_and_or0                                                       : 1;
    uint32 rsv_1                                                            : 23;

    uint32 flags_mask1                                                      : 6;
    uint32 rsv_2                                                            : 2;
    uint32 op_and_or1                                                       : 1;
    uint32 rsv_3                                                            : 23;

    uint32 flags_mask2                                                      : 6;
    uint32 rsv_4                                                            : 2;
    uint32 op_and_or2                                                       : 1;
    uint32 rsv_5                                                            : 23;

    uint32 flags_mask3                                                      : 6;
    uint32 rsv_6                                                            : 2;
    uint32 op_and_or3                                                       : 1;
    uint32 rsv_7                                                            : 23;
};
typedef struct parser_layer4_flag_op_ctl_s  parser_layer4_flag_op_ctl_t;

struct parser_layer4_flex_ctl_s
{
    uint32 layer4_byte_select1                                              : 5;
    uint32 rsv_0                                                            : 3;
    uint32 layer4_byte_select0                                              : 5;
    uint32 rsv_1                                                            : 3;
    uint32 layer4_min_length                                                : 5;
    uint32 rsv_2                                                            : 11;
};
typedef struct parser_layer4_flex_ctl_s  parser_layer4_flex_ctl_t;

struct parser_layer4_hash_ctl_s
{
    uint32 dest_port_hash_en                                                : 1;
    uint32 source_port_hash_en                                              : 1;
    uint32 dest_port_ecmp_hash_en                                           : 1;
    uint32 source_port_ecmp_hash_en                                         : 1;
    uint32 use_layer4_hash                                                  : 1;
    uint32 layer4_ecmp_hash_type                                            : 1;
    uint32 layer4_link_agg_hash_type                                        : 1;
    uint32 gre_key_ecmp_hash_en                                             : 1;
    uint32 gre_key_hash_en                                                  : 1;
    uint32 rsv_0                                                            : 23;
};
typedef struct parser_layer4_hash_ctl_s  parser_layer4_hash_ctl_t;

struct parser_layer4_port_op_ctl_s
{
    uint32 port_min0                                                        : 16;
    uint32 port_max0                                                        : 16;

    uint32 port_min1                                                        : 16;
    uint32 port_max1                                                        : 16;

    uint32 port_min2                                                        : 16;
    uint32 port_max2                                                        : 16;

    uint32 port_min3                                                        : 16;
    uint32 port_max3                                                        : 16;

    uint32 port_min4                                                        : 16;
    uint32 port_max4                                                        : 16;

    uint32 port_min5                                                        : 16;
    uint32 port_max5                                                        : 16;

    uint32 port_min6                                                        : 16;
    uint32 port_max6                                                        : 16;

    uint32 port_min7                                                        : 16;
    uint32 port_max7                                                        : 16;
};
typedef struct parser_layer4_port_op_ctl_s  parser_layer4_port_op_ctl_t;

struct parser_layer4_port_op_sel_s
{
    uint32 op_dest_port                                                     : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct parser_layer4_port_op_sel_s  parser_layer4_port_op_sel_t;

struct parser_mpls_ctl_s
{
    uint32 mpls_ip_hash_disable                                             : 4;
    uint32 rsv_0                                                            : 4;
    uint32 mpls_flow_label_ecmp_hash_en                                     : 1;
    uint32 mpls_protocol_hash_en                                            : 1;
    uint32 mpls_dscp_ecmp_hash_en                                           : 1;
    uint32 rsv_1                                                            : 1;
    uint32 mpls_protocol_ecmp_hash_en                                       : 1;
    uint32 use_mpls_hash                                                    : 1;
    uint32 rsv_2                                                            : 2;
    uint32 mpls_ecmp_use_reserve_label                                      : 1;
    uint32 rsv_3                                                            : 15;

    uint32 max_reserve_label                                                : 20;
    uint32 rsv_4                                                            : 12;
};
typedef struct parser_mpls_ctl_s  parser_mpls_ctl_t;

struct parser_packet_type_map_s
{
    uint32 layer3_type0                                                     : 4;
    uint32 layer2_type0                                                     : 4;
    uint32 rsv_0                                                            : 24;

    uint32 layer3_type1                                                     : 4;
    uint32 layer2_type1                                                     : 4;
    uint32 rsv_1                                                            : 24;
};
typedef struct parser_packet_type_map_s  parser_packet_type_map_t;

struct parser_parity_en_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct parser_parity_en_s  parser_parity_en_t;

struct parser_pbb_ctl_s
{
    uint32 c_mac_hash_disable                                               : 4;
    uint32 rsv_0                                                            : 8;
    uint32 pbb_vlan_parsing_num                                             : 2;
    uint32 rsv_1                                                            : 2;
    uint32 pbb_cos_hash_en                                                  : 1;
    uint32 rsv_2                                                            : 3;
    uint32 pbb_outer_vlan_is_cvlan                                          : 1;
    uint32 rsv_3                                                            : 3;
    uint32 pbb_vlan_hash_en                                                 : 1;
    uint32 nca_value                                                        : 1;
    uint32 pbb_cos_ecmp_hash_en                                             : 1;
    uint32 rsv_4                                                            : 5;

    uint32 rsv_5                                                            : 16;
    uint32 pbb_oam_ether_type_offset                                        : 1;
    uint32 rsv_6                                                            : 15;
};
typedef struct parser_pbb_ctl_s  parser_pbb_ctl_t;

struct parser_trill_ctl_s
{
    uint32 trill_bfd_oam_channel_protocol0                                  : 12;
    uint32 trill_channel_no_check_inner_mac                                 : 1;
    uint32 usetrill_hash                                                    : 1;
    uint32 trill_agg_hash_en                                                : 2;
    uint32 trill_inner_tpid                                                 : 16;

    uint32 trill_bfd_oam_channel_protocol1                                  : 12;
    uint32 inner_vlan_tpid_mode                                             : 1;
    uint32 trill_ecmp_hash_en                                               : 3;
    uint32 r_bridge_channel_ether_type                                      : 16;

    uint32 trill_bfd_echo_channel_protocol                                  : 12;
    uint32 esadi_no_check_ether_type                                        : 1;
    uint32 rsv_0                                                            : 19;
};
typedef struct parser_trill_ctl_s  parser_trill_ctl_t;

struct hdr_wr_req_fifo_s
{
    uint32 hdr_wr_req_fifo_field0                                           : 19;
    uint32 rsv_0                                                            : 13;

    uint32 hdr_wr_req_fifo_field1                                           : 32;

    uint32 hdr_wr_req_fifo_field2                                           : 32;

    uint32 hdr_wr_req_fifo_field3                                           : 32;

    uint32 hdr_wr_req_fifo_field4                                           : 32;

    uint32 hdr_wr_req_fifo_field5                                           : 32;

    uint32 hdr_wr_req_fifo_field6                                           : 32;

    uint32 hdr_wr_req_fifo_field7                                           : 32;
};
typedef struct hdr_wr_req_fifo_s  hdr_wr_req_fifo_t;

struct pb_ctl_hdr_buf_s
{
    uint32 hdr_d0                                                           : 5;
    uint32 rsv_0                                                            : 27;

    uint32 hdr_d1                                                           : 32;

    uint32 hdr_d2                                                           : 32;

    uint32 hdr_d3                                                           : 32;

    uint32 hdr_d4                                                           : 32;

    uint32 hdr_d5                                                           : 32;

    uint32 hdr_d6                                                           : 32;

    uint32 hdr_d7                                                           : 32;
};
typedef struct pb_ctl_hdr_buf_s  pb_ctl_hdr_buf_t;

struct pb_ctl_interrupt_fatal_s
{
    uint32 pkt_wr_req_fifo_overrun                                          : 1;
    uint32 hdr_wr_req_fifo_overrun                                          : 1;
    uint32 pkt_rd_ack_fifo_overrun                                          : 1;
    uint32 hdr_rd_ack_fifo_overrun                                          : 1;
    uint32 pkt_rd_req_fifo_overrun                                          : 1;
    uint32 hdr_rd_req_fifo_overrun                                          : 1;
    uint32 rsv_0                                                            : 26;
};
typedef struct pb_ctl_interrupt_fatal_s  pb_ctl_interrupt_fatal_t;

struct pb_ctl_interrupt_normal_s
{
    uint32 hdr_rd_data_ecc_error                                            : 1;
    uint32 pkt_rd_data_ecc_error                                            : 1;
    uint32 pkt_wr_req_fifo_parity_error                                     : 1;
    uint32 hdr_wr_req_fifo_parity_error                                     : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct pb_ctl_interrupt_normal_s  pb_ctl_interrupt_normal_t;

struct pb_ctl_pkt_buf_s
{
    uint32 pkt_d0                                                           : 32;

    uint32 pkt_d1                                                           : 32;

    uint32 pkt_d2                                                           : 32;

    uint32 pkt_d3                                                           : 32;

    uint32 pkt_d4                                                           : 32;

    uint32 pkt_d5                                                           : 32;

    uint32 pkt_d6                                                           : 32;

    uint32 pkt_d7                                                           : 32;

    uint32 pkt_d8                                                           : 32;

    uint32 pkt_d9                                                           : 32;

    uint32 pkt_d10                                                          : 32;

    uint32 pkt_d11                                                          : 32;

    uint32 pkt_d12                                                          : 32;

    uint32 pkt_d13                                                          : 32;

    uint32 pkt_d14                                                          : 32;

    uint32 pkt_d15                                                          : 32;
};
typedef struct pb_ctl_pkt_buf_s  pb_ctl_pkt_buf_t;

struct pkt_wr_req_fifo_s
{
    uint32 pkt_wr_req_fifo_field0                                           : 17;
    uint32 rsv_0                                                            : 15;

    uint32 pkt_wr_req_fifo_field1                                           : 32;

    uint32 pkt_wr_req_fifo_field2                                           : 32;

    uint32 pkt_wr_req_fifo_field3                                           : 32;

    uint32 pkt_wr_req_fifo_field4                                           : 32;

    uint32 pkt_wr_req_fifo_field5                                           : 32;

    uint32 pkt_wr_req_fifo_field6                                           : 32;

    uint32 pkt_wr_req_fifo_field7                                           : 32;

    uint32 pkt_wr_req_fifo_field8                                           : 32;

    uint32 pkt_wr_req_fifo_field9                                           : 32;

    uint32 pkt_wr_req_fifo_field10                                          : 32;

    uint32 pkt_wr_req_fifo_field11                                          : 32;

    uint32 pkt_wr_req_fifo_field12                                          : 32;

    uint32 pkt_wr_req_fifo_field13                                          : 32;

    uint32 pkt_wr_req_fifo_field14                                          : 32;

    uint32 pkt_wr_req_fifo_field15                                          : 32;

    uint32 pkt_wr_req_fifo_field16                                          : 32;
};
typedef struct pkt_wr_req_fifo_s  pkt_wr_req_fifo_t;

struct pb_ctl_debug_stats_s
{
    uint32 fr_buf_store_pkt_req_cnt                                         : 4;
    uint32 fr_buf_store_invalid_cnt                                         : 4;
    uint32 fr_buf_store_hdr_req_cnt                                         : 4;
    uint32 pb_ctl_wr_pkt_valid_cnt                                          : 4;
    uint32 pb_ctl_wr_hdr_valid_cnt                                          : 4;
    uint32 fr_buf_retrv_req_cnt                                             : 4;
    uint32 fr_buf_retrv_sop_cnt                                             : 4;
    uint32 pb_ctl_rd_valid_cnt                                              : 4;

    uint32 pkt_buf_rd_sbe_cnt                                               : 4;
    uint32 hdr_buf_rd_sbe_cnt                                               : 4;
    uint32 rsv_0                                                            : 24;
};
typedef struct pb_ctl_debug_stats_s  pb_ctl_debug_stats_t;

struct pb_ctl_ecc_ctl_s
{
    uint32 rsv_0                                                            : 4;
    uint32 cfg_ecc_check_en                                                 : 1;
    uint32 rsv_1                                                            : 3;
    uint32 cfg_ecc_correct_dis                                              : 1;
    uint32 rsv_2                                                            : 3;
    uint32 cfg_report_single_bit_error                                      : 1;
    uint32 rsv_3                                                            : 19;
};
typedef struct pb_ctl_ecc_ctl_s  pb_ctl_ecc_ctl_t;

struct pb_ctl_init_s
{
    uint32 tab_init                                                         : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct pb_ctl_init_s  pb_ctl_init_t;

struct pb_ctl_init_done_s
{
    uint32 tab_init_done                                                    : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct pb_ctl_init_done_s  pb_ctl_init_done_t;

struct pb_ctl_parity_ctl_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct pb_ctl_parity_ctl_s  pb_ctl_parity_ctl_t;

struct pb_ctl_parity_fail_record_s
{
    uint32 pkt_buf_parity_fail_addr                                         : 14;
    uint32 pkt_buf_parity_fail_wrap                                         : 2;
    uint32 pkt_buf_parity_fail                                              : 1;
    uint32 rsv_0                                                            : 15;

    uint32 hdr_buf_parity_fail_addr                                         : 14;
    uint32 rsv_1                                                            : 2;
    uint32 hdr_buf_parity_fail                                              : 1;
    uint32 rsv_2                                                            : 15;
};
typedef struct pb_ctl_parity_fail_record_s  pb_ctl_parity_fail_record_t;

struct pb_ctl_rd_credit_ctl_s
{
    uint32 pkt_rd_credit_thrd                                               : 4;
    uint32 hdr_rd_credit_thrd                                               : 4;
    uint32 rsv_0                                                            : 8;
    uint32 pkt_rd_credit_used                                               : 4;
    uint32 hdr_rd_credit_used                                               : 4;
    uint32 rsv_1                                                            : 8;
};
typedef struct pb_ctl_rd_credit_ctl_s  pb_ctl_rd_credit_ctl_t;

struct pb_ctl_ref_ctl_s
{
    uint32 ref_enable                                                       : 1;
    uint32 rsv_0                                                            : 3;
    uint32 ref_consecutive                                                  : 1;
    uint32 rsv_1                                                            : 3;
    uint32 ref_interval                                                     : 8;
    uint32 rsv_2                                                            : 16;
};
typedef struct pb_ctl_ref_ctl_s  pb_ctl_ref_ctl_t;

struct pb_ctl_req_hold_stats_s
{
    uint32 pb_ctl_wr_hdr_hold_cnt                                           : 16;
    uint32 pb_ctl_wr_pkt_hold_cnt                                           : 16;

    uint32 pb_ctl_rd_hdr_hold_cnt                                           : 16;
    uint32 pb_ctl_rd_pkt_hold_cnt                                           : 16;
};
typedef struct pb_ctl_req_hold_stats_s  pb_ctl_req_hold_stats_t;

struct pb_ctl_weight_cfg_s
{
    uint32 pkt_wr_weight_cfg                                                : 5;
    uint32 rsv_0                                                            : 3;
    uint32 hdr_wr_weight_cfg                                                : 5;
    uint32 rsv_1                                                            : 19;
};
typedef struct pb_ctl_weight_cfg_s  pb_ctl_weight_cfg_t;

struct desc_rx_mem_base_s
{
    uint32 rsv_0                                                            : 4;
    uint32 data                                                             : 28;
};
typedef struct desc_rx_mem_base_s  desc_rx_mem_base_t;

struct desc_rx_mem_depth_s
{
    uint32 data                                                             : 11;
    uint32 rsv_0                                                            : 21;
};
typedef struct desc_rx_mem_depth_s  desc_rx_mem_depth_t;

struct desc_rx_vld_num_s
{
    uint32 data                                                             : 11;
    uint32 rsv_0                                                            : 21;
};
typedef struct desc_rx_vld_num_s  desc_rx_vld_num_t;

struct desc_tx_mem_base_s
{
    uint32 rsv_0                                                            : 4;
    uint32 data                                                             : 28;
};
typedef struct desc_tx_mem_base_s  desc_tx_mem_base_t;

struct desc_tx_mem_depth_s
{
    uint32 data                                                             : 11;
    uint32 rsv_0                                                            : 21;
};
typedef struct desc_tx_mem_depth_s  desc_tx_mem_depth_t;

struct desc_tx_vld_num_s
{
    uint32 data                                                             : 11;
    uint32 rsv_0                                                            : 21;
};
typedef struct desc_tx_vld_num_s  desc_tx_vld_num_t;

struct desc_wrbk_fifo_s
{
    uint32 desc_wrbk_fifo_field0                                            : 29;
    uint32 rsv_0                                                            : 3;

    uint32 desc_wrbk_fifo_field1                                            : 32;

    uint32 desc_wrbk_fifo_field2                                            : 32;
};
typedef struct desc_wrbk_fifo_s  desc_wrbk_fifo_t;

struct dma_chan_map_s
{
    uint32 cos                                                              : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct dma_chan_map_s  dma_chan_map_t;

struct dma_rx_ptr_tab_s
{
    uint32 ptr                                                              : 10;
    uint32 rsv_0                                                            : 6;
    uint32 num                                                              : 4;
    uint32 rsv_1                                                            : 12;
};
typedef struct dma_rx_ptr_tab_s  dma_rx_ptr_tab_t;

struct dma_tx_ptr_tab_s
{
    uint32 ptr                                                              : 10;
    uint32 rsv_0                                                            : 6;
    uint32 num                                                              : 4;
    uint32 rsv_1                                                            : 12;
};
typedef struct dma_tx_ptr_tab_s  dma_tx_ptr_tab_t;

struct gbif_reg_mem_s
{
    uint32 data                                                             : 32;
};
typedef struct gbif_reg_mem_s  gbif_reg_mem_t;

struct learn_info_fifo_s
{
    uint32 learn_info_fifo_field0                                           : 2;
    uint32 rsv_0                                                            : 30;

    uint32 learn_info_fifo_field1                                           : 32;

    uint32 learn_info_fifo_field2                                           : 32;

    uint32 learn_info_fifo_field3                                           : 32;
};
typedef struct learn_info_fifo_s  learn_info_fifo_t;

struct pci_exp_core_interrupt_normal_s
{
    uint32 pkt_rx_async_fifo_overrun                                        : 1;
    uint32 pkt_tx_async_fifo_overrun                                        : 1;
    uint32 learn_async_fifo_overrun                                         : 1;
    uint32 learn_done_fifo_overrun                                          : 1;
    uint32 tab_wr_data_fifo_underrun                                        : 1;
    uint32 pkt_tx_info_fifo_overrun                                         : 1;
    uint32 pkt_tx_data_fifo_overrun                                         : 1;
    uint32 pkt_rx_data_fifo_overrun                                         : 1;
    uint32 reg_rd_data_fifo_overrun                                         : 1;
    uint32 reg_rd_info_fifo_overrun                                         : 1;
    uint32 tab_wr_data_fifo_overrun                                         : 1;
    uint32 desc_wrbk_fifo_overrun                                           : 1;
    uint32 learn_info_fifo_overrun                                          : 1;
    uint32 tab_wr_info_fifo_overrun                                         : 1;
    uint32 tab_rd_req_fifo_overrun                                          : 1;
    uint32 pci_exp_desc_mem_ecc_error                                       : 1;
    uint32 pkt_tx_data_fifo_parity_error                                    : 1;
    uint32 pkt_rx_data_fifo_parity_error                                    : 1;
    uint32 reg_rd_data_fifo_parity_error                                    : 1;
    uint32 tab_wr_data_fifo_parity_error                                    : 1;
    uint32 outbound_poisoned                                                : 1;
    uint32 outbound_ecc_error                                               : 1;
    uint32 out_rd_done_error                                                : 1;
    uint32 out_rd_done_error_ur                                             : 1;
    uint32 out_rd_done_retry                                                : 1;
    uint32 stats_dma_overlap                                                : 1;
    uint32 pkt_tx_desc_empty_intr                                           : 1;
    uint32 tab_rd_desc_empty_intr                                           : 1;
    uint32 pkt_rx_desc_empty_intr                                           : 1;
    uint32 tab_wr_desc_empty_intr                                           : 1;
    uint32 stats_desc_empty_intr                                            : 1;
    uint32 learn_mem_empty_intr                                             : 1;

    uint32 tab_wr_timeout_intr                                              : 1;
    uint32 tab_rd_timeout_intr                                              : 1;
    uint32 desc_fetch_error_intr                                            : 1;
    uint32 tab_wr_error_intr                                                : 1;
    uint32 pkt_rx_error_intr                                                : 1;
    uint32 desc_mem_rd_error_intr                                           : 1;
    uint32 pkt_tx_info_timeout                                              : 1;
    uint32 pkt_rx_info_timeout                                              : 1;
    uint32 desc_wrbk_fifo_underrun                                          : 1;
    uint32 learn_info_fifo_underrun                                         : 1;
    uint32 pkt_rx_data_fifo_underrun                                        : 1;
    uint32 pkt_tx_data_fifo_underrun                                        : 1;
    uint32 pkt_tx_info_fifo_underrun                                        : 1;
    uint32 reg_rd_data_fifo_underrun                                        : 1;
    uint32 reg_rd_info_fifo_underrun                                        : 1;
    uint32 tab_wr_info_fifo_underrun                                        : 1;
    uint32 rsv_0                                                            : 16;
};
typedef struct pci_exp_core_interrupt_normal_s  pci_exp_core_interrupt_normal_t;

struct pci_exp_desc_mem_s
{
    uint32 desc_len                                                         : 16;
    uint32 desc_sop                                                         : 1;
    uint32 desc_eop                                                         : 1;
    uint32 desc_non_crc                                                     : 1;
    uint32 desc_crc_valid                                                   : 1;
    uint32 rsv_0                                                            : 4;
    uint32 desc_words                                                       : 4;
    uint32 desc_data_error                                                  : 1;
    uint32 desc_timeout                                                     : 1;
    uint32 desc_error                                                       : 1;
    uint32 desc_done                                                        : 1;

    uint32 rsv_1                                                            : 4;
    uint32 desc_mem_addr_low                                                : 28;

    uint32 rsv_2                                                            : 2;
    uint32 desc_cfg_addr                                                    : 30;
};
typedef struct pci_exp_desc_mem_s  pci_exp_desc_mem_t;

struct pcie_func_intr_s
{
    uint32 pcie_func_intr                                                   : 17;
    uint32 rsv_0                                                            : 15;
};
typedef struct pcie_func_intr_s  pcie_func_intr_t;

struct pkt_tx_info_fifo_s
{
    uint32 pkt_tx_info_fifo_field                                           : 19;
    uint32 rsv_0                                                            : 13;
};
typedef struct pkt_tx_info_fifo_s  pkt_tx_info_fifo_t;

struct reg_rd_info_fifo_s
{
    uint32 reg_rd_info_fifo_field                                           : 11;
    uint32 rsv_0                                                            : 21;
};
typedef struct reg_rd_info_fifo_s  reg_rd_info_fifo_t;

struct sys_mem_base_tab_s
{
    uint32 data                                                             : 32;
};
typedef struct sys_mem_base_tab_s  sys_mem_base_tab_t;

struct tab_wr_info_fifo_s
{
    uint32 tab_wr_info_fifo_field0                                          : 6;
    uint32 rsv_0                                                            : 26;

    uint32 tab_wr_info_fifo_field1                                          : 32;
};
typedef struct tab_wr_info_fifo_s  tab_wr_info_fifo_t;

struct desc_wrbk_fifo__fifo_almost_full_thrd_s
{
    uint32 desc_wrbk_fifo_a_full_thrd                                       : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct desc_wrbk_fifo__fifo_almost_full_thrd_s  desc_wrbk_fifo__fifo_almost_full_thrd_t;

struct dma_chan_cfg_s
{
    uint32 cfg_dma_tab_wr_chan                                              : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_dma_tab_rd_chan                                              : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_dma_stats_chan                                               : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_dma_learn_chan                                               : 3;
    uint32 rsv_3                                                            : 17;
};
typedef struct dma_chan_cfg_s  dma_chan_cfg_t;

struct dma_debug_stats_s
{
    uint32 to_buf_store_sop_cnt                                             : 4;
    uint32 to_buf_store_eop_cnt                                             : 4;
    uint32 to_buf_store_error_cnt                                           : 4;
    uint32 fr_pcie_intf_push_cnt                                            : 4;
    uint32 to_buf_store_byte_cnt                                            : 8;
    uint32 fr_buf_retrv_drop_cnt                                            : 4;
    uint32 to_pcie_intf_pop_cnt                                             : 4;

    uint32 dma_wr_valid_cnt                                                 : 4;
    uint32 dma_reg_err_cnt                                                  : 4;
    uint32 dma_rd_valid_cnt                                                 : 4;
    uint32 to_cpu_learn_info_cnt                                            : 4;
    uint32 desc_mem_sbe_cnt                                                 : 4;
    uint32 fr_buf_retrv_miss_sop_cnt                                        : 4;
    uint32 fr_buf_retrv_miss_eop_cnt                                        : 4;
    uint32 stats_overlap                                                    : 1;
    uint32 stats_in_proc                                                    : 1;
    uint32 tab_rd_in_proc                                                   : 1;
    uint32 rsv_0                                                            : 1;
};
typedef struct dma_debug_stats_s  dma_debug_stats_t;

struct dma_desc_error_rec_s
{
    uint32 desc_error_value_set                                             : 32;

    uint32 desc_error_value_clr                                             : 32;

    uint32 desc_error_mask_set                                              : 32;

    uint32 desc_error_mask_clr                                              : 32;
};
typedef struct dma_desc_error_rec_s  dma_desc_error_rec_t;

struct dma_ecc_ctl_s
{
    uint32 cfg_correct_dis                                                  : 1;
    uint32 cfg_ecc_check_en                                                 : 1;
    uint32 cfg_report_sbe                                                   : 1;
    uint32 cfg_parity_chk_en                                                : 1;
    uint32 rsv_0                                                            : 4;
    uint32 pci_exp_desc_mem_ecc_correct_dis                                 : 1;
    uint32 pci_exp_desc_mem_ecc_detect_dis                                  : 1;
    uint32 rsv_1                                                            : 22;
};
typedef struct dma_ecc_ctl_s  dma_ecc_ctl_t;

struct dma_endian_cfg_s
{
    uint32 cfg_dma_endian                                                   : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct dma_endian_cfg_s  dma_endian_cfg_t;

struct dma_fifo_depth_s
{
    uint32 desc_wrbk_fifo_fifo_depth                                        : 3;
    uint32 rsv_0                                                            : 1;
    uint32 reg_rd_info_fifo_fifo_depth                                      : 2;
    uint32 tab_wr_info_fifo_fifo_depth                                      : 2;
    uint32 tab_rd_req_fifo_fifo_depth                                       : 5;
    uint32 rsv_1                                                            : 3;
    uint32 pkt_tx_info_fifo_fifo_depth                                      : 4;
    uint32 pkt_rx_data_fifo_fifo_depth                                      : 6;
    uint32 rsv_2                                                            : 6;
};
typedef struct dma_fifo_depth_s  dma_fifo_depth_t;

struct dma_fifo_thrd_cfg_s
{
    uint32 pkt_rx_async_fifo_a_full_thrd                                    : 5;
    uint32 rsv_0                                                            : 3;
    uint32 pkt_tx_async_fifo_a_full_thrd                                    : 5;
    uint32 rsv_1                                                            : 3;
    uint32 pkt_rx_credit_thrd                                               : 5;
    uint32 rsv_2                                                            : 3;
    uint32 pkt_rx_credit_used                                               : 5;
    uint32 rsv_3                                                            : 3;
};
typedef struct dma_fifo_thrd_cfg_s  dma_fifo_thrd_cfg_t;

struct dma_gen_intr_ctl_s
{
    uint32 cfg_dma_intr_desc_cnt0                                           : 8;
    uint32 cfg_dma_intr_desc_cnt1                                           : 8;
    uint32 cfg_dma_intr_desc_cnt2                                           : 8;
    uint32 cfg_dma_intr_desc_cnt3                                           : 8;

    uint32 cfg_dma_intr_desc_cnt4                                           : 8;
    uint32 cfg_dma_intr_desc_cnt5                                           : 8;
    uint32 cfg_dma_intr_desc_cnt6                                           : 8;
    uint32 cfg_dma_intr_desc_cnt7                                           : 8;

    uint32 cfg_dma_tx_intr_cnt_sel0                                         : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_dma_tx_intr_cnt_sel1                                         : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_dma_tx_intr_cnt_sel2                                         : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cfg_dma_tx_intr_cnt_sel3                                         : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cfg_dma_tx_intr_cnt_sel4                                         : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cfg_dma_tx_intr_cnt_sel5                                         : 3;
    uint32 rsv_5                                                            : 1;
    uint32 cfg_dma_tx_intr_cnt_sel6                                         : 3;
    uint32 rsv_6                                                            : 1;
    uint32 cfg_dma_tx_intr_cnt_sel7                                         : 3;
    uint32 rsv_7                                                            : 1;

    uint32 cfg_dma_rx_intr_cnt_sel0                                         : 3;
    uint32 rsv_8                                                            : 1;
    uint32 cfg_dma_rx_intr_cnt_sel1                                         : 3;
    uint32 rsv_9                                                            : 1;
    uint32 cfg_dma_rx_intr_cnt_sel2                                         : 3;
    uint32 rsv_10                                                           : 1;
    uint32 cfg_dma_rx_intr_cnt_sel3                                         : 3;
    uint32 rsv_11                                                           : 1;
    uint32 cfg_dma_rx_intr_cnt_sel4                                         : 3;
    uint32 rsv_12                                                           : 1;
    uint32 cfg_dma_rx_intr_cnt_sel5                                         : 3;
    uint32 rsv_13                                                           : 1;
    uint32 cfg_dma_rx_intr_cnt_sel6                                         : 3;
    uint32 rsv_14                                                           : 1;
    uint32 cfg_dma_rx_intr_cnt_sel7                                         : 3;
    uint32 rsv_15                                                           : 1;
};
typedef struct dma_gen_intr_ctl_s  dma_gen_intr_ctl_t;

struct dma_init_ctl_s
{
    uint32 init_dma_en                                                      : 1;
    uint32 rsv_0                                                            : 3;
    uint32 init_dma_done                                                    : 1;
    uint32 rsv_1                                                            : 3;
    uint32 init                                                             : 1;
    uint32 rsv_2                                                            : 3;
    uint32 init_done                                                        : 1;
    uint32 rsv_3                                                            : 19;
};
typedef struct dma_init_ctl_s  dma_init_ctl_t;

struct dma_learn_mem_ctl_s
{
    uint32 learn_mem0_avail                                                 : 1;
    uint32 learn_mem1_avail                                                 : 1;
    uint32 learn_mem2_avail                                                 : 1;
    uint32 learn_mem3_avail                                                 : 1;
    uint32 rsv_0                                                            : 4;
    uint32 learn_mem_slot                                                   : 2;
    uint32 rsv_1                                                            : 6;
    uint32 learn_info_fifo_depth                                            : 5;
    uint32 rsv_2                                                            : 11;

    uint32 learn_mem0_depth                                                 : 16;
    uint32 learn_mem1_depth                                                 : 16;

    uint32 learn_mem2_depth                                                 : 16;
    uint32 learn_mem3_depth                                                 : 16;

    uint32 rsv_3                                                            : 4;
    uint32 learn_mem0_addr_low                                              : 28;

    uint32 rsv_4                                                            : 4;
    uint32 learn_mem1_addr_low                                              : 28;

    uint32 rsv_5                                                            : 4;
    uint32 learn_mem2_addr_low                                              : 28;

    uint32 rsv_6                                                            : 4;
    uint32 learn_mem3_addr_low                                              : 28;

    uint32 learn_mem_addr_high                                              : 32;
};
typedef struct dma_learn_mem_ctl_s  dma_learn_mem_ctl_t;

struct dma_learn_misc_ctl_s
{
    uint32 cfg_dma_learn_entry                                              : 5;
    uint32 rsv_0                                                            : 3;
    uint32 cfg_dma_learn_mem_num                                            : 3;
    uint32 rsv_1                                                            : 17;
    uint32 cfg_learn_done_fifo_a_full_thrd                                  : 4;

    uint32 cfg_dma_learn_timer                                              : 32;
};
typedef struct dma_learn_misc_ctl_s  dma_learn_misc_ctl_t;

struct dma_learn_valid_ctl_s
{
    uint32 learn_mem0_valid_cnt                                             : 16;
    uint32 learn_mem1_valid_cnt                                             : 16;

    uint32 learn_mem2_valid_cnt                                             : 16;
    uint32 learn_mem3_valid_cnt                                             : 16;
};
typedef struct dma_learn_valid_ctl_s  dma_learn_valid_ctl_t;

struct dma_misc_ctl_s
{
    uint32 dma_tx_chan_en                                                   : 8;
    uint32 dma_rx_chan_en                                                   : 8;
    uint32 cfg_dma_en                                                       : 1;
    uint32 cfg_dma_stats_en                                                 : 1;
    uint32 cfg_dma_tab_rd_en                                                : 1;
    uint32 cfg_dma_tab_wr_en                                                : 1;
    uint32 cfg_dma_learn_en                                                 : 1;
    uint32 clear_on_read                                                    : 1;
    uint32 incr_hold                                                        : 1;
    uint32 incr_saturate                                                    : 1;
    uint32 stats_dma_reset                                                  : 1;
    uint32 cfg_stats_priority                                               : 1;
    uint32 cfg_ignore_outbound_err                                          : 1;
    uint32 rsv_0                                                            : 5;
};
typedef struct dma_misc_ctl_s  dma_misc_ctl_t;

struct dma_pkt_misc_ctl_s
{
    uint32 cfg_pad_tx_crc_en                                                : 1;
    uint32 cfg_pkt_tx_crc_chk_en                                            : 1;
    uint32 rsv_0                                                            : 2;
    uint32 cfg_pkt_truncat_en                                               : 1;
    uint32 rsv_1                                                            : 3;
    uint32 cfg_pad_rx_crc_en                                                : 1;
    uint32 rsv_2                                                            : 23;
};
typedef struct dma_pkt_misc_ctl_s  dma_pkt_misc_ctl_t;

struct dma_pkt_stats_s
{
    uint32 dma_rx_good_frames_cnt                                           : 28;
    uint32 rsv_0                                                            : 4;

    uint32 dma_rx_good_bytes_cnt                                            : 32;

    uint32 dma_rx_bad_frames_cnt                                            : 28;
    uint32 rsv_1                                                            : 4;

    uint32 dma_rx_bad_bytes_cnt                                             : 32;

    uint32 dma_tx_total_frames_cnt                                          : 28;
    uint32 rsv_2                                                            : 4;

    uint32 dma_tx_total_bytes_cnt                                           : 32;

    uint32 dma_tx_error_frames_cnt                                          : 8;
    uint32 rsv_3                                                            : 24;
};
typedef struct dma_pkt_stats_s  dma_pkt_stats_t;

struct dma_pkt_timer_ctl_s
{
    uint32 cfg_dma_pkt_tx_timer                                             : 24;
    uint32 rsv_0                                                            : 7;
    uint32 cfg_dma_pkt_tx_timer_chk                                         : 1;

    uint32 cfg_dma_pkt_rx_timer                                             : 24;
    uint32 rsv_1                                                            : 7;
    uint32 cfg_dma_pkt_rx_timer_chk                                         : 1;
};
typedef struct dma_pkt_timer_ctl_s  dma_pkt_timer_ctl_t;

struct dma_pkt_tx_debug_stats_s
{
    uint32 pkt_tx_chan0_desc_cnt                                            : 4;
    uint32 pkt_tx_chan1_desc_cnt                                            : 4;
    uint32 pkt_tx_chan2_desc_cnt                                            : 4;
    uint32 pkt_tx_chan3_desc_cnt                                            : 4;
    uint32 pkt_tx_chan4_desc_cnt                                            : 4;
    uint32 pkt_tx_chan5_desc_cnt                                            : 4;
    uint32 pkt_tx_chan6_desc_cnt                                            : 4;
    uint32 pkt_tx_chan7_desc_cnt                                            : 4;

    uint32 pkt_rx_chan0_desc_cnt                                            : 4;
    uint32 pkt_rx_chan1_desc_cnt                                            : 4;
    uint32 pkt_rx_chan2_desc_cnt                                            : 4;
    uint32 pkt_rx_chan3_desc_cnt                                            : 4;
    uint32 pkt_rx_chan4_desc_cnt                                            : 4;
    uint32 pkt_rx_chan5_desc_cnt                                            : 4;
    uint32 pkt_rx_chan6_desc_cnt                                            : 4;
    uint32 pkt_rx_chan7_desc_cnt                                            : 4;
};
typedef struct dma_pkt_tx_debug_stats_s  dma_pkt_tx_debug_stats_t;

struct dma_rd_timer_ctl_s
{
    uint32 cfg_tab_rd_timer                                                 : 30;
    uint32 cfg_stats_timer_chk                                              : 1;
    uint32 cfg_tab_rd_timer_chk                                             : 1;
};
typedef struct dma_rd_timer_ctl_s  dma_rd_timer_ctl_t;

struct dma_state_debug_s
{
    uint32 dma_rx_state                                                     : 2;
    uint32 rsv_0                                                            : 2;
    uint32 data_rx_state                                                    : 3;
    uint32 rsv_1                                                            : 1;
    uint32 dma_tx_state                                                     : 4;
    uint32 rsv_2                                                            : 20;
};
typedef struct dma_state_debug_s  dma_state_debug_t;

struct dma_stats_bmp_cfg_s
{
    uint32 qmac_stats_en_bmp                                                : 12;
    uint32 sgmac_stats_en_bmp                                               : 12;
    uint32 inbd_rx_stats_en                                                 : 1;
    uint32 inbd_tx_stats_en                                                 : 1;
    uint32 inbd_txp_stats_en                                                : 1;
    uint32 eee_stats_en                                                     : 1;
    uint32 user_stats_en                                                    : 1;
    uint32 rsv_0                                                            : 3;
};
typedef struct dma_stats_bmp_cfg_s  dma_stats_bmp_cfg_t;

struct dma_stats_entry_cfg_s
{
    uint32 qmac_stats_entry_num                                             : 8;
    uint32 inbd_stats_entry_num                                             : 8;
    uint32 eee_stats_entry_num                                              : 8;
    uint32 rsv_0                                                            : 8;
};
typedef struct dma_stats_entry_cfg_s  dma_stats_entry_cfg_t;

struct dma_stats_interval_cfg_s
{
    uint32 cfg_stats_interval_high                                          : 8;
    uint32 rsv_0                                                            : 24;

    uint32 cfg_stats_interval_low                                           : 32;
};
typedef struct dma_stats_interval_cfg_s  dma_stats_interval_cfg_t;

struct dma_stats_offset_cfg_s
{
    uint32 qmac_stats_offset                                                : 8;
    uint32 sgmac_stats_offset                                               : 8;
    uint32 global_stats_offset                                              : 8;
    uint32 rsv_0                                                            : 8;

    uint32 inbd_rx_stats_offset                                             : 8;
    uint32 inbd_tx_stats_offset                                             : 8;
    uint32 inbd_txp_stats_offset                                            : 8;
    uint32 eee_stats_offset                                                 : 8;
};
typedef struct dma_stats_offset_cfg_s  dma_stats_offset_cfg_t;

struct dma_stats_user_cfg_s
{
    uint32 user_stats_entry_num                                             : 16;
    uint32 rsv_0                                                            : 4;
    uint32 user_stats_entry_words                                           : 4;
    uint32 rsv_1                                                            : 8;

    uint32 rsv_2                                                            : 2;
    uint32 user_stats_offset                                                : 26;
    uint32 rsv_3                                                            : 4;
};
typedef struct dma_stats_user_cfg_s  dma_stats_user_cfg_t;

struct dma_tag_stats_s
{
    uint32 dma_rx_tag_cnt                                                   : 4;
    uint32 rsv_0                                                            : 4;
    uint32 pkt_rx_tag_cnt                                                   : 4;
    uint32 tab_wr_tag_cnt                                                   : 4;
    uint32 out_rd_tag_avail                                                 : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct dma_tag_stats_s  dma_tag_stats_t;

struct dma_wr_timer_ctl_s
{
    uint32 cfg_tab_wr_timer                                                 : 30;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_tab_wr_timer_chk                                             : 1;
};
typedef struct dma_wr_timer_ctl_s  dma_wr_timer_ctl_t;

struct pci_exp_desc_mem__reg_ram__ram_chk_rec_s
{
    uint32 pci_exp_desc_mem_parity_fail_addr                                : 7;
    uint32 rsv_0                                                            : 24;
    uint32 pci_exp_desc_mem_parity_fail                                     : 1;
};
typedef struct pci_exp_desc_mem__reg_ram__ram_chk_rec_s  pci_exp_desc_mem__reg_ram__ram_chk_rec_t;

struct pcie_intr_cfg_s
{
    uint32 cfg_intr_gen_tc                                                  : 3;
    uint32 rsv_0                                                            : 5;
    uint32 cfg_pkt_eop_intr_en                                              : 8;
    uint32 rsv_1                                                            : 16;
};
typedef struct pcie_intr_cfg_s  pcie_intr_cfg_t;

struct pcie_outbound_stats_s
{
    uint32 dma_rx_rd_done_cnt                                               : 4;
    uint32 dma_rx_rd_error_cnt                                              : 4;
    uint32 dma_rx_rd_error_ur_cnt                                           : 4;
    uint32 dma_rx_rd_retry_cnt                                              : 4;
    uint32 dma_rx_rd_bytes_err_cnt                                          : 4;
    uint32 al_out_wr_done_cnt                                               : 4;
    uint32 out_rd_data_sbe_cnt                                              : 4;
    uint32 out_rd_data_ue_cnt                                               : 4;
};
typedef struct pcie_outbound_stats_s  pcie_outbound_stats_t;

struct pcie_tag_ctl_s
{
    uint32 dma_max_tag_num                                                  : 4;
    uint32 rsv_0                                                            : 4;
    uint32 pkt_tab_tag_num                                                  : 4;
    uint32 rsv_1                                                            : 4;
    uint32 max_read_req_size                                                : 3;
    uint32 rsv_2                                                            : 13;
};
typedef struct pcie_tag_ctl_s  pcie_tag_ctl_t;

struct pkt_rx_data_fifo__fifo_almost_full_thrd_s
{
    uint32 pkt_rx_data_fifo_a_full_thrd                                     : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct pkt_rx_data_fifo__fifo_almost_full_thrd_s  pkt_rx_data_fifo__fifo_almost_full_thrd_t;

struct pkt_tx_data_fifo__fifo_almost_full_thrd_s
{
    uint32 pkt_tx_data_fifo_a_full_thrd                                     : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct pkt_tx_data_fifo__fifo_almost_full_thrd_s  pkt_tx_data_fifo__fifo_almost_full_thrd_t;

struct pkt_tx_info_fifo__fifo_almost_full_thrd_s
{
    uint32 pkt_tx_info_fifo_a_full_thrd                                     : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct pkt_tx_info_fifo__fifo_almost_full_thrd_s  pkt_tx_info_fifo__fifo_almost_full_thrd_t;

struct reg_rd_info_fifo__fifo_almost_full_thrd_s
{
    uint32 reg_rd_info_fifo_a_full_thrd                                     : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct reg_rd_info_fifo__fifo_almost_full_thrd_s  reg_rd_info_fifo__fifo_almost_full_thrd_t;

struct tab_wr_data_fifo__fifo_almost_full_thrd_s
{
    uint32 tab_wr_data_fifo_a_full_thrd                                     : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct tab_wr_data_fifo__fifo_almost_full_thrd_s  tab_wr_data_fifo__fifo_almost_full_thrd_t;

struct tab_wr_info_fifo__fifo_almost_full_thrd_s
{
    uint32 tab_wr_info_fifo_a_full_thrd                                     : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct tab_wr_info_fifo__fifo_almost_full_thrd_s  tab_wr_info_fifo__fifo_almost_full_thrd_t;

struct ds_policer_control_s
{
    uint32 profile0                                                         : 8;
    uint32 profile1                                                         : 8;
    uint32 profile2                                                         : 8;
    uint32 profile3                                                         : 8;

    uint32 share_flag0                                                      : 1;
    uint32 share_flag1                                                      : 1;
    uint32 share_flag2                                                      : 1;
    uint32 share_flag3                                                      : 1;
    uint32 coupling_flag0                                                   : 1;
    uint32 coupling_flag1                                                   : 1;
    uint32 coupling_flag2                                                   : 1;
    uint32 coupling_flag3                                                   : 1;
    uint32 sr_tcm_mode0                                                     : 1;
    uint32 sr_tcm_mode1                                                     : 1;
    uint32 sr_tcm_mode2                                                     : 1;
    uint32 sr_tcm_mode3                                                     : 1;
    uint32 use_layer3_length0                                               : 1;
    uint32 use_layer3_length1                                               : 1;
    uint32 use_layer3_length2                                               : 1;
    uint32 use_layer3_length3                                               : 1;
    uint32 color_drop_code0                                                 : 2;
    uint32 color_drop_code1                                                 : 2;
    uint32 color_drop_code2                                                 : 2;
    uint32 color_drop_code3                                                 : 2;
    uint32 color_blind_mode0                                                : 1;
    uint32 color_blind_mode1                                                : 1;
    uint32 color_blind_mode2                                                : 1;
    uint32 color_blind_mode3                                                : 1;
    uint32 stats_en0                                                        : 1;
    uint32 stats_en1                                                        : 1;
    uint32 stats_en2                                                        : 1;
    uint32 stats_en3                                                        : 1;

    uint32 weight                                                           : 10;
    uint32 rsv_0                                                            : 2;
    uint32 tp_sp_en                                                         : 1;
    uint32 tc_sp_en                                                         : 1;
    uint32 coupling_flag_total                                              : 1;
    uint32 rsv_1                                                            : 1;
    uint32 rfc4115_mode0                                                    : 1;
    uint32 rfc4115_mode1                                                    : 1;
    uint32 rfc4115_mode2                                                    : 1;
    uint32 rfc4115_mode3                                                    : 1;
    uint32 rsv_2                                                            : 12;
};
typedef struct ds_policer_control_s  ds_policer_control_t;

struct ds_policer_count_s
{
    uint32 peak_count0                                                      : 24;
    uint32 commit_count_over3                                               : 8;

    uint32 commit_count0                                                    : 24;
    uint32 commit_count_over2                                               : 8;

    uint32 peak_count1                                                      : 24;
    uint32 commit_count_over1                                               : 8;

    uint32 commit_count1                                                    : 24;
    uint32 rsv_0                                                            : 8;

    uint32 peak_count2                                                      : 24;
    uint32 rsv_1                                                            : 8;

    uint32 commit_count2                                                    : 24;
    uint32 rsv_2                                                            : 8;

    uint32 peak_count3                                                      : 24;
    uint32 rsv_3                                                            : 8;

    uint32 commit_count3                                                    : 24;
    uint32 rsv_4                                                            : 8;
};
typedef struct ds_policer_count_s  ds_policer_count_t;

struct ds_policer_profile_s
{
    uint32 commit_count_shift                                               : 4;
    uint32 rsv_0                                                            : 4;
    uint32 peak_count_shift                                                 : 4;
    uint32 rsv_1                                                            : 20;

    uint32 peak_rate                                                        : 16;
    uint32 peak_threshold_shift                                             : 4;
    uint32 peak_threshold                                                   : 12;

    uint32 commit_rate                                                      : 16;
    uint32 commit_threshold_shift                                           : 4;
    uint32 commit_threshold                                                 : 12;

    uint32 commit_rate_max                                                  : 16;
    uint32 peak_rate_max                                                    : 16;
};
typedef struct ds_policer_profile_s  ds_policer_profile_t;

struct policing_epe_fifo_s
{
    uint32 policing_epe_fifo_field0                                         : 2;
    uint32 rsv_0                                                            : 30;

    uint32 policing_epe_fifo_field1                                         : 32;

    uint32 policing_epe_fifo_field2                                         : 32;
};
typedef struct policing_epe_fifo_s  policing_epe_fifo_t;

struct policing_interrupt_fatal_s
{
    uint32 policing_ipe_fifo_overrun                                        : 1;
    uint32 policing_epe_fifo_overrun                                        : 1;
    uint32 policing_upd_fifo_overrun                                        : 1;
    uint32 ptr0_track_fifo_overrun                                          : 1;
    uint32 ptr1_track_fifo_overrun                                          : 1;
    uint32 ptr0_result_fifo_overrun                                         : 1;
    uint32 ptr1_result_fifo_overrun                                         : 1;
    uint32 policing_req_fifo_overrun                                        : 1;
    uint32 policing_req_fifo_underrun                                       : 1;
    uint32 rsv_0                                                            : 23;
};
typedef struct policing_interrupt_fatal_s  policing_interrupt_fatal_t;

struct policing_interrupt_normal_s
{
    uint32 pkt_length_error                                                 : 1;
    uint32 ds_policer_control_ecc_error                                     : 1;
    uint32 ds_policer_count_ecc_error                                       : 1;
    uint32 ds_policer_profile0_ecc_error                                    : 1;
    uint32 ds_policer_profile1_ecc_error                                    : 1;
    uint32 ds_policer_profile2_ecc_error                                    : 1;
    uint32 ds_policer_profile3_ecc_error                                    : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct policing_interrupt_normal_s  policing_interrupt_normal_t;

struct policing_ipe_fifo_s
{
    uint32 policing_ipe_fifo_field0                                         : 2;
    uint32 rsv_0                                                            : 30;

    uint32 policing_ipe_fifo_field1                                         : 32;

    uint32 policing_ipe_fifo_field2                                         : 32;
};
typedef struct policing_ipe_fifo_s  policing_ipe_fifo_t;

struct ds_policer_control__ram_chk_rec_s
{
    uint32 ds_policer_control_parity_fail_addr                              : 11;
    uint32 rsv_0                                                            : 20;
    uint32 ds_policer_control_parity_fail                                   : 1;
};
typedef struct ds_policer_control__ram_chk_rec_s  ds_policer_control__ram_chk_rec_t;

struct ds_policer_count__ram_chk_rec_s
{
    uint32 ds_policer_count_parity_fail_addr                                : 11;
    uint32 rsv_0                                                            : 20;
    uint32 ds_policer_count_parity_fail                                     : 1;
};
typedef struct ds_policer_count__ram_chk_rec_s  ds_policer_count__ram_chk_rec_t;

struct ds_policer_profile_ram_chk_rec_s
{
    uint32 ds_policer_profile_parity_fail_mem                               : 4;
    uint32 rsv_0                                                            : 27;
    uint32 ds_policer_profile_parity_fail                                   : 1;

    uint32 ds_policer_profile0_parity_fail_addr                             : 8;
    uint32 ds_policer_profile1_parity_fail_addr                             : 8;
    uint32 ds_policer_profile2_parity_fail_addr                             : 8;
    uint32 ds_policer_profile3_parity_fail_addr                             : 8;
};
typedef struct ds_policer_profile_ram_chk_rec_s  ds_policer_profile_ram_chk_rec_t;

struct ipe_policing_ctl_s
{
    uint32 update_en                                                        : 1;
    uint32 stats_en_not_confirm                                             : 1;
    uint32 stats_en_confirm                                                 : 1;
    uint32 stats_en_violate                                                 : 1;
    uint32 sequential_policing                                              : 1;
    uint32 min_length_check_en                                              : 1;
    uint32 rsv_0                                                            : 1;
    uint32 ts_tick_gen_en                                                   : 1;
    uint32 update_interval                                                  : 4;
    uint32 ipg_en                                                           : 1;
    uint32 hbwp_share_mode                                                  : 1;
    uint32 rsv_1                                                            : 2;
    uint32 ts_tick_gen_interval                                             : 12;
    uint32 rsv_2                                                            : 4;

    uint32 min_ptr                                                          : 16;
    uint32 max_ptr                                                          : 16;

    uint32 max_phy_ptr                                                      : 16;
    uint32 rsv_3                                                            : 16;
};
typedef struct ipe_policing_ctl_s  ipe_policing_ctl_t;

struct policing_debug_stats_s
{
    uint32 ds_policer_count_sbe_cnt                                         : 4;
    uint32 ds_policer_control_sbe_cnt                                       : 4;
    uint32 ds_policer_profile_sbe_cnt                                       : 4;
    uint32 rsv_0                                                            : 20;
};
typedef struct policing_debug_stats_s  policing_debug_stats_t;

struct policing_ecc_ctl_s
{
    uint32 ds_policer_count_ecc_correct_dis                                 : 1;
    uint32 ds_policer_count_ecc_detect_dis                                  : 1;
    uint32 rsv_0                                                            : 2;
    uint32 ds_policer_control_ecc_correct_dis                               : 1;
    uint32 ds_policer_control_ecc_detect_dis                                : 1;
    uint32 rsv_1                                                            : 2;
    uint32 ds_policer_profile_ecc_correct_dis                               : 1;
    uint32 ds_policer_profile_ecc_detect_dis                                : 1;
    uint32 rsv_2                                                            : 22;
};
typedef struct policing_ecc_ctl_s  policing_ecc_ctl_t;

struct policing_epe_fifo__fifo_almost_full_thrd_s
{
    uint32 policing_epe_fifo_a_full_thrd                                    : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct policing_epe_fifo__fifo_almost_full_thrd_s  policing_epe_fifo__fifo_almost_full_thrd_t;

struct policing_init_ctl_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct policing_init_ctl_s  policing_init_ctl_t;

struct policing_ipe_fifo__fifo_almost_full_thrd_s
{
    uint32 policing_ipe_fifo_a_full_thrd                                    : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct policing_ipe_fifo__fifo_almost_full_thrd_s  policing_ipe_fifo__fifo_almost_full_thrd_t;

struct policing_misc_ctl_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 3;
    uint32 ds_policer_profile_mem_sel                                       : 2;
    uint32 rsv_1                                                            : 10;
    uint32 stats_confirm_base_ptr                                           : 12;
    uint32 rsv_2                                                            : 4;

    uint32 stats_not_confirm_base_ptr                                       : 12;
    uint32 rsv_3                                                            : 4;
    uint32 stats_violate_base_ptr                                           : 12;
    uint32 rsv_4                                                            : 4;
};
typedef struct policing_misc_ctl_s  policing_misc_ctl_t;

struct update_req_ignore_record_s
{
    uint32 ignore_upd_req_ptr                                               : 11;
    uint32 rsv_0                                                            : 5;
    uint32 ignore_upd_req_record                                            : 1;
    uint32 rsv_1                                                            : 7;
    uint32 ignore_upd_req_cnt                                               : 8;
};
typedef struct update_req_ignore_record_s  update_req_ignore_record_t;

struct ptp_captured_adj_frc_s
{
    uint32 adj_frc_second                                                   : 32;

    uint32 adj_frc_ns                                                       : 30;
    uint32 rsv_0                                                            : 2;

    uint32 adj_frc_seq_id                                                   : 4;
    uint32 adj_frc_bitmap                                                   : 9;
    uint32 rsv_1                                                            : 19;
};
typedef struct ptp_captured_adj_frc_s  ptp_captured_adj_frc_t;

struct ptp_engine_interrupt_fatal_s
{
    uint32 frc_async_fifo_overrun                                           : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct ptp_engine_interrupt_fatal_s  ptp_engine_interrupt_fatal_t;

struct ptp_engine_interrupt_normal_s
{
    uint32 tod_rx_start_bit_error                                           : 1;
    uint32 tod_rx_bit_overflow                                              : 1;
    uint32 ptp_mac_tx_ts_capture_fifo_parity_error                          : 1;
    uint32 ptp_mac_tx_ts_capture_fifo_overrun                               : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct ptp_engine_interrupt_normal_s  ptp_engine_interrupt_normal_t;

struct ptp_mac_tx_capture_ts_s
{
    uint32 mac_tx_bitmap0                                                   : 32;

    uint32 mac_tx_bitmap1                                                   : 28;
    uint32 rsv_0                                                            : 4;

    uint32 mac_tx_seq_id0                                                   : 32;

    uint32 mac_tx_seq_id1                                                   : 32;

    uint32 mac_tx_seq_id2                                                   : 32;

    uint32 mac_tx_seq_id3                                                   : 24;
    uint32 rsv_1                                                            : 8;

    uint32 mac_tx_ns                                                        : 30;
    uint32 rsv_2                                                            : 2;

    uint32 mac_tx_second                                                    : 32;
};
typedef struct ptp_mac_tx_capture_ts_s  ptp_mac_tx_capture_ts_t;

struct ptp_sync_intf_half_period_s
{
    uint32 half_period_ns                                                   : 30;
    uint32 rsv_0                                                            : 2;

    uint32 half_period_frac_ns                                              : 30;
    uint32 rsv_1                                                            : 2;
};
typedef struct ptp_sync_intf_half_period_s  ptp_sync_intf_half_period_t;

struct ptp_sync_intf_toggle_s
{
    uint32 toggle_second                                                    : 32;

    uint32 toggle_ns                                                        : 30;
    uint32 rsv_0                                                            : 2;

    uint32 toggle_frac_ns                                                   : 30;
    uint32 rsv_1                                                            : 2;
};
typedef struct ptp_sync_intf_toggle_s  ptp_sync_intf_toggle_t;

struct ptp_tod_tow_s
{
    uint32 week_to_s                                                        : 32;

    uint32 week                                                             : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct ptp_tod_tow_s  ptp_tod_tow_t;

struct ptp_engine_fifo_depth_record_s
{
    uint32 mac_tx_ts_capture_fifo_fifo_depth                                : 8;
    uint32 ts_capture_fifo_fifo_depth                                       : 5;
    uint32 rsv_0                                                            : 19;
};
typedef struct ptp_engine_fifo_depth_record_s  ptp_engine_fifo_depth_record_t;

struct ptp_frc_quanta_s
{
    uint32 quanta                                                           : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct ptp_frc_quanta_s  ptp_frc_quanta_t;

struct ptp_mac_tx_capture_ts_ctrl_s
{
    uint32 mac_tx_ts_capture_intr_threshold                                 : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct ptp_mac_tx_capture_ts_ctrl_s  ptp_mac_tx_capture_ts_ctrl_t;

struct ptp_parity_en_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct ptp_parity_en_s  ptp_parity_en_t;

struct ptp_sync_intf_cfg_s
{
    uint32 accuracy                                                         : 8;
    uint32 epoch                                                            : 6;
    uint32 ignore_sync_code_in_rdy                                          : 1;
    uint32 lock                                                             : 1;
    uint32 sync_pulse_out_enable                                            : 1;
    uint32 sync_code_out_enable                                             : 1;
    uint32 sync_clock_out_en                                                : 1;
    uint32 sync_intf_mode                                                   : 1;
    uint32 sync_pulse_in_intr_en                                            : 1;
    uint32 sync_code_in_overwrite                                           : 1;
    uint32 ts_capture_en                                                    : 1;
    uint32 rsv_0                                                            : 9;

    uint32 sync_pulse_out_num                                               : 16;
    uint32 rsv_1                                                            : 16;

    uint32 sync_pulse_out_threshold                                         : 26;
    uint32 rsv_2                                                            : 6;

    uint32 sync_pulse_out_period                                            : 26;
    uint32 rsv_3                                                            : 6;
};
typedef struct ptp_sync_intf_cfg_s  ptp_sync_intf_cfg_t;

struct ptp_sync_intf_input_code_s
{
    uint32 data31_to0                                                       : 32;

    uint32 data63_to32                                                      : 32;

    uint32 data88_to64                                                      : 25;
    uint32 rsv_0                                                            : 7;

    uint32 crc                                                              : 8;
    uint32 crc_err                                                          : 1;
    uint32 rsv_1                                                            : 22;
    uint32 sync_code_in_rdy                                                 : 1;
};
typedef struct ptp_sync_intf_input_code_s  ptp_sync_intf_input_code_t;

struct ptp_sync_intf_input_ts_s
{
    uint32 capture_adj_frc_second_sync_intf                                 : 32;

    uint32 capture_adj_frc_ns_sync_intf                                     : 30;
    uint32 rsv_0                                                            : 2;
};
typedef struct ptp_sync_intf_input_ts_s  ptp_sync_intf_input_ts_t;

struct ptp_tod_cfg_s
{
    uint32 tod_tx_stop_bit_num                                              : 16;
    uint32 tod_pulse_out_enable                                             : 1;
    uint32 tod_code_out_enable                                              : 1;
    uint32 ignore_tod_code_in_rdy                                           : 1;
    uint32 tod_intf_mode                                                    : 1;
    uint32 tod_pulse_in_intr_en                                             : 1;
    uint32 tod_code_in_overwrite                                            : 1;
    uint32 tod_ts_capture_en                                                : 1;
    uint32 rsv_0                                                            : 9;

    uint32 tod_pulse_out_high_period                                        : 18;
    uint32 tod_epoch                                                        : 12;
    uint32 rsv_1                                                            : 2;

    uint32 tod_code_sample_threshold                                        : 4;
    uint32 rsv_2                                                            : 28;
};
typedef struct ptp_tod_cfg_s  ptp_tod_cfg_t;

struct ptp_tod_code_cfg_s
{
    uint32 tod_msg_class                                                    : 8;
    uint32 tod_msg_id                                                       : 8;
    uint32 tod_payload_len                                                  : 16;

    uint32 tod_clock_src_status                                             : 16;
    uint32 tod_leap_s                                                       : 8;
    uint32 tod_pulse_status                                                 : 8;

    uint32 tod_tacc                                                         : 8;
    uint32 tod_clock_src                                                    : 8;
    uint32 tod_monitor_alarm                                                : 16;
};
typedef struct ptp_tod_code_cfg_s  ptp_tod_code_cfg_t;

struct ptp_tod_input_code_s
{
    uint32 tod_rcv_msg_byte0                                                : 8;
    uint32 tod_rcv_msg_byte1                                                : 8;
    uint32 tod_rcv_msg_byte2                                                : 8;
    uint32 tod_rcv_msg_byte3                                                : 8;

    uint32 tod_rcv_msg_byte4                                                : 8;
    uint32 tod_rcv_msg_byte5                                                : 8;
    uint32 tod_rcv_msg_byte6                                                : 8;
    uint32 tod_rcv_msg_byte7                                                : 8;

    uint32 tod_rcv_msg_byte8                                                : 8;
    uint32 tod_rcv_msg_byte9                                                : 8;
    uint32 tod_rcv_msg_byte10                                               : 8;
    uint32 tod_rcv_msg_byte11                                               : 8;

    uint32 tod_rcv_msg_byte12                                               : 8;
    uint32 tod_rcv_msg_byte13                                               : 8;
    uint32 tod_rcv_msg_byte14                                               : 8;
    uint32 tod_rcv_msg_byte15                                               : 8;

    uint32 tod_rcv_msg_byte16                                               : 8;
    uint32 tod_rcv_msg_byte17                                               : 8;
    uint32 tod_rcv_msg_byte18                                               : 8;
    uint32 tod_rcv_msg_byte19                                               : 8;

    uint32 tod_rcv_msg_crc                                                  : 8;
    uint32 tod_rcv_msg_crc_err                                              : 1;
    uint32 rsv_0                                                            : 22;
    uint32 tod_code_in_rdy                                                  : 1;
};
typedef struct ptp_tod_input_code_s  ptp_tod_input_code_t;

struct ptp_tod_input_ts_s
{
    uint32 capture_adj_frc_second_tod                                       : 32;

    uint32 capture_adj_frc_ns_tod                                           : 30;
    uint32 rsv_0                                                            : 2;
};
typedef struct ptp_tod_input_ts_s  ptp_tod_input_ts_t;

struct ptp_ts_capture_ctrl_s
{
    uint32 ts_capture_mask                                                  : 9;
    uint32 rsv_0                                                            : 3;
    uint32 ts_capture_fifo_intr_threshold                                   : 5;
    uint32 rsv_1                                                            : 15;
};
typedef struct ptp_ts_capture_ctrl_s  ptp_ts_capture_ctrl_t;

struct ptp_ts_capture_drop_cnt_s
{
    uint32 ts_capture_drop_cnt                                              : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct ptp_ts_capture_drop_cnt_s  ptp_ts_capture_drop_cnt_t;

struct ptp_drift_rate_adjust_s
{
    uint32 drift_rate_ref                                                   : 30;
    uint32 rsv_0                                                            : 1;
    uint32 sign_ref                                                         : 1;
};
typedef struct ptp_drift_rate_adjust_s  ptp_drift_rate_adjust_t;

struct ptp_offset_adjust_s
{
    uint32 offset_second_ref                                                : 32;

    uint32 offset_ns_ref                                                    : 30;
    uint32 rsv_0                                                            : 2;
};
typedef struct ptp_offset_adjust_s  ptp_offset_adjust_t;

struct ptp_ref_frc_s
{
    uint32 frc_second_ref                                                   : 32;

    uint32 frc_ns_ref                                                       : 30;
    uint32 rsv_0                                                            : 2;

    uint32 frc_frac_ns_ref                                                  : 30;
    uint32 rsv_1                                                            : 2;
};
typedef struct ptp_ref_frc_s  ptp_ref_frc_t;

struct ptp_frc_ctl_s
{
    uint32 frc_en_ref                                                       : 1;
    uint32 rsv_0                                                            : 3;
    uint32 frc_fifo_full_threshold_ref                                      : 4;
    uint32 rsv_1                                                            : 24;
};
typedef struct ptp_frc_ctl_s  ptp_frc_ctl_t;

struct ds_chan_active_link_s
{
    uint32 ch_sch_pri0_head_que0                                            : 10;
    uint32 rsv_0                                                            : 6;
    uint32 ch_sch_pri0_head_grp_id0                                         : 8;
    uint32 ch_sch_pri0_head_offset0                                         : 3;
    uint32 rsv_1                                                            : 5;

    uint32 ch_sch_pri0_tail_que0                                            : 10;
    uint32 rsv_2                                                            : 6;
    uint32 ch_sch_pri0_tail_grp_id0                                         : 8;
    uint32 rsv_3                                                            : 8;

    uint32 ch_sch_pri1_head_que0                                            : 10;
    uint32 rsv_4                                                            : 6;
    uint32 ch_sch_pri1_head_grp_id0                                         : 8;
    uint32 ch_sch_pri1_head_offset0                                         : 3;
    uint32 rsv_5                                                            : 5;

    uint32 ch_sch_pri1_tail_que0                                            : 10;
    uint32 rsv_6                                                            : 6;
    uint32 ch_sch_pri1_tail_grp_id0                                         : 8;
    uint32 rsv_7                                                            : 8;

    uint32 ch_sch_pri2_head_que0                                            : 10;
    uint32 rsv_8                                                            : 6;
    uint32 ch_sch_pri2_head_grp_id0                                         : 8;
    uint32 ch_sch_pri2_head_offset0                                         : 3;
    uint32 rsv_9                                                            : 5;

    uint32 ch_sch_pri2_tail_que0                                            : 10;
    uint32 rsv_10                                                           : 6;
    uint32 ch_sch_pri2_tail_grp_id0                                         : 8;
    uint32 rsv_11                                                           : 8;

    uint32 ch_sch_pri3_head_que0                                            : 10;
    uint32 rsv_12                                                           : 6;
    uint32 ch_sch_pri3_head_grp_id0                                         : 8;
    uint32 ch_sch_pri3_head_offset0                                         : 3;
    uint32 rsv_13                                                           : 5;

    uint32 ch_sch_pri3_tail_que0                                            : 10;
    uint32 rsv_14                                                           : 6;
    uint32 ch_sch_pri3_tail_grp_id0                                         : 8;
    uint32 rsv_15                                                           : 8;
};
typedef struct ds_chan_active_link_s  ds_chan_active_link_t;

struct ds_chan_backup_link_s
{
    uint32 ch_sch_pri0_head_que1                                            : 10;
    uint32 rsv_0                                                            : 6;
    uint32 ch_sch_pri0_head_grp_id1                                         : 8;
    uint32 ch_sch_pri0_head_offset1                                         : 3;
    uint32 rsv_1                                                            : 4;
    uint32 ch_sch_pri0_ch_state1                                            : 1;

    uint32 ch_sch_pri0_tail_que1                                            : 10;
    uint32 rsv_2                                                            : 6;
    uint32 ch_sch_pri0_tail_grp_id1                                         : 8;
    uint32 rsv_3                                                            : 8;

    uint32 ch_sch_pri1_head_que1                                            : 10;
    uint32 rsv_4                                                            : 6;
    uint32 ch_sch_pri1_head_grp_id1                                         : 8;
    uint32 ch_sch_pri1_head_offset1                                         : 3;
    uint32 rsv_5                                                            : 4;
    uint32 ch_sch_pri1_ch_state1                                            : 1;

    uint32 ch_sch_pri1_tail_que1                                            : 10;
    uint32 rsv_6                                                            : 6;
    uint32 ch_sch_pri1_tail_grp_id1                                         : 8;
    uint32 rsv_7                                                            : 8;

    uint32 ch_sch_pri2_head_que1                                            : 10;
    uint32 rsv_8                                                            : 6;
    uint32 ch_sch_pri2_head_grp_id1                                         : 8;
    uint32 ch_sch_pri2_head_offset1                                         : 3;
    uint32 rsv_9                                                            : 4;
    uint32 ch_sch_pri2_ch_state1                                            : 1;

    uint32 ch_sch_pri2_tail_que1                                            : 10;
    uint32 rsv_10                                                           : 6;
    uint32 ch_sch_pri2_tail_grp_id1                                         : 8;
    uint32 rsv_11                                                           : 8;

    uint32 ch_sch_pri3_head_que1                                            : 10;
    uint32 rsv_12                                                           : 6;
    uint32 ch_sch_pri3_head_grp_id1                                         : 8;
    uint32 ch_sch_pri3_head_offset1                                         : 3;
    uint32 rsv_13                                                           : 4;
    uint32 ch_sch_pri3_ch_state1                                            : 1;

    uint32 ch_sch_pri3_tail_que1                                            : 10;
    uint32 rsv_14                                                           : 6;
    uint32 ch_sch_pri3_tail_grp_id1                                         : 8;
    uint32 rsv_15                                                           : 8;
};
typedef struct ds_chan_backup_link_s  ds_chan_backup_link_t;

struct ds_chan_credit_s
{
    uint32 credit                                                           : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct ds_chan_credit_s  ds_chan_credit_t;

struct ds_chan_shp_old_token_s
{
    uint32 token                                                            : 24;
    uint32 rsv_0                                                            : 8;
};
typedef struct ds_chan_shp_old_token_s  ds_chan_shp_old_token_t;

struct ds_chan_shp_profile_s
{
    uint32 token_rate_frac                                                  : 8;
    uint32 token_rate                                                       : 22;
    uint32 rsv_0                                                            : 2;

    uint32 token_thrd                                                       : 8;
    uint32 rsv_1                                                            : 8;
    uint32 token_thrd_shift                                                 : 4;
    uint32 rsv_2                                                            : 12;
};
typedef struct ds_chan_shp_profile_s  ds_chan_shp_profile_t;

struct ds_chan_shp_token_s
{
    uint32 token                                                            : 32;
};
typedef struct ds_chan_shp_token_s  ds_chan_shp_token_t;

struct ds_chan_state_s
{
    uint32 state                                                            : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct ds_chan_state_s  ds_chan_state_t;

struct ds_dlb_token_thrd_s
{
    uint32 token_thrd0                                                      : 22;
    uint32 rsv_0                                                            : 10;

    uint32 token_thrd1                                                      : 22;
    uint32 rsv_1                                                            : 10;

    uint32 token_thrd2                                                      : 22;
    uint32 rsv_2                                                            : 10;

    uint32 token_thrd3                                                      : 22;
    uint32 rsv_3                                                            : 10;

    uint32 token_thrd4                                                      : 22;
    uint32 rsv_4                                                            : 10;

    uint32 token_thrd5                                                      : 22;
    uint32 rsv_5                                                            : 10;

    uint32 token_thrd6                                                      : 22;
    uint32 rsv_6                                                            : 10;
};
typedef struct ds_dlb_token_thrd_s  ds_dlb_token_thrd_t;

struct ds_grp_fwd_link_list0_s
{
    uint32 prev_que_ptr                                                     : 10;
    uint32 rsv_0                                                            : 6;
    uint32 prev_grp_id                                                      : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct ds_grp_fwd_link_list0_s  ds_grp_fwd_link_list0_t;

struct ds_grp_fwd_link_list1_s
{
    uint32 prev_que_ptr                                                     : 10;
    uint32 rsv_0                                                            : 6;
    uint32 prev_grp_id                                                      : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct ds_grp_fwd_link_list1_s  ds_grp_fwd_link_list1_t;

struct ds_grp_fwd_link_list2_s
{
    uint32 prev_que_ptr                                                     : 10;
    uint32 rsv_0                                                            : 6;
    uint32 prev_grp_id                                                      : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct ds_grp_fwd_link_list2_s  ds_grp_fwd_link_list2_t;

struct ds_grp_fwd_link_list3_s
{
    uint32 prev_que_ptr                                                     : 10;
    uint32 rsv_0                                                            : 6;
    uint32 prev_grp_id                                                      : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct ds_grp_fwd_link_list3_s  ds_grp_fwd_link_list3_t;

struct ds_grp_next_link_list0_s
{
    uint32 next_que_ptr                                                     : 10;
    uint32 rsv_0                                                            : 6;
    uint32 next_grp_id                                                      : 8;
    uint32 next_offset                                                      : 3;
    uint32 rsv_1                                                            : 5;
};
typedef struct ds_grp_next_link_list0_s  ds_grp_next_link_list0_t;

struct ds_grp_next_link_list1_s
{
    uint32 next_que_ptr                                                     : 10;
    uint32 rsv_0                                                            : 6;
    uint32 next_grp_id                                                      : 8;
    uint32 next_offset                                                      : 3;
    uint32 rsv_1                                                            : 5;
};
typedef struct ds_grp_next_link_list1_s  ds_grp_next_link_list1_t;

struct ds_grp_next_link_list2_s
{
    uint32 next_que_ptr                                                     : 10;
    uint32 rsv_0                                                            : 6;
    uint32 next_grp_id                                                      : 8;
    uint32 next_offset                                                      : 3;
    uint32 rsv_1                                                            : 5;
};
typedef struct ds_grp_next_link_list2_s  ds_grp_next_link_list2_t;

struct ds_grp_next_link_list3_s
{
    uint32 next_que_ptr                                                     : 10;
    uint32 rsv_0                                                            : 6;
    uint32 next_grp_id                                                      : 8;
    uint32 next_offset                                                      : 3;
    uint32 rsv_1                                                            : 5;
};
typedef struct ds_grp_next_link_list3_s  ds_grp_next_link_list3_t;

struct ds_grp_shp_profile_s
{
    uint32 bucket0_token_rate_frac                                          : 8;
    uint32 bucket0_token_rate                                               : 22;
    uint32 rsv_0                                                            : 2;

    uint32 bucket1_token_rate_frac                                          : 8;
    uint32 bucket1_token_rate                                               : 22;
    uint32 rsv_1                                                            : 2;

    uint32 bucket2_token_rate_frac                                          : 8;
    uint32 bucket2_token_rate                                               : 22;
    uint32 rsv_2                                                            : 2;

    uint32 bucket3_token_rate_frac                                          : 8;
    uint32 bucket3_token_rate                                               : 22;
    uint32 rsv_3                                                            : 2;

    uint32 bucket4_token_rate_frac                                          : 8;
    uint32 bucket4_token_rate                                               : 22;
    uint32 rsv_4                                                            : 2;

    uint32 bucket5_token_rate_frac                                          : 8;
    uint32 bucket5_token_rate                                               : 22;
    uint32 rsv_5                                                            : 2;

    uint32 bucket6_token_rate_frac                                          : 8;
    uint32 bucket6_token_rate                                               : 22;
    uint32 rsv_6                                                            : 2;

    uint32 bucket7_token_rate_frac                                          : 8;
    uint32 bucket7_token_rate                                               : 22;
    uint32 rsv_7                                                            : 2;

    uint32 bucket8_token_rate_frac                                          : 8;
    uint32 bucket8_token_rate                                               : 22;
    uint32 rsv_8                                                            : 2;

    uint32 bucket9_token_rate_frac                                          : 8;
    uint32 bucket9_token_rate                                               : 22;
    uint32 rsv_9                                                            : 2;

    uint32 bucket0_token_thrd_shift                                         : 4;
    uint32 rsv_10                                                           : 4;
    uint32 bucket0_token_thrd                                               : 8;
    uint32 bucket1_token_thrd_shift                                         : 4;
    uint32 rsv_11                                                           : 4;
    uint32 bucket1_token_thrd                                               : 8;

    uint32 bucket2_token_thrd_shift                                         : 4;
    uint32 rsv_12                                                           : 4;
    uint32 bucket2_token_thrd                                               : 8;
    uint32 bucket3_token_thrd_shift                                         : 4;
    uint32 rsv_13                                                           : 4;
    uint32 bucket3_token_thrd                                               : 8;

    uint32 bucket4_token_thrd_shift                                         : 4;
    uint32 rsv_14                                                           : 4;
    uint32 bucket4_token_thrd                                               : 8;
    uint32 bucket5_token_thrd_shift                                         : 4;
    uint32 rsv_15                                                           : 4;
    uint32 bucket5_token_thrd                                               : 8;

    uint32 bucket6_token_thrd_shift                                         : 4;
    uint32 rsv_16                                                           : 4;
    uint32 bucket6_token_thrd                                               : 8;
    uint32 bucket7_token_thrd_shift                                         : 4;
    uint32 rsv_17                                                           : 4;
    uint32 bucket7_token_thrd                                               : 8;

    uint32 bucket8_token_thrd_shift                                         : 4;
    uint32 rsv_18                                                           : 4;
    uint32 bucket8_token_thrd                                               : 8;
    uint32 bucket9_token_thrd_shift                                         : 4;
    uint32 rsv_19                                                           : 4;
    uint32 bucket9_token_thrd                                               : 8;
};
typedef struct ds_grp_shp_profile_s  ds_grp_shp_profile_t;

struct ds_grp_shp_state_s
{
    uint32 bucket0_shp_state                                                : 1;
    uint32 bucket1_shp_state                                                : 1;
    uint32 bucket2_shp_state                                                : 1;
    uint32 bucket3_shp_state                                                : 1;
    uint32 bucket4_shp_state                                                : 1;
    uint32 bucket5_shp_state                                                : 1;
    uint32 bucket6_shp_state                                                : 1;
    uint32 bucket7_shp_state                                                : 1;
    uint32 bucket8_shp_state                                                : 1;
    uint32 bucket9_shp_state                                                : 1;
    uint32 rsv_0                                                            : 22;
};
typedef struct ds_grp_shp_state_s  ds_grp_shp_state_t;

struct ds_grp_shp_token_s
{
    uint32 bucket0_token                                                    : 32;

    uint32 bucket1_token                                                    : 32;

    uint32 bucket2_token                                                    : 32;

    uint32 bucket3_token                                                    : 32;

    uint32 bucket4_token                                                    : 32;

    uint32 bucket5_token                                                    : 32;

    uint32 bucket6_token                                                    : 32;

    uint32 bucket7_token                                                    : 32;

    uint32 bucket8_token                                                    : 32;

    uint32 bucket9_token                                                    : 32;
};
typedef struct ds_grp_shp_token_s  ds_grp_shp_token_t;

struct ds_grp_shp_wfq_ctl_s
{
    uint32 start_que_id                                                     : 10;
    uint32 rsv_0                                                            : 2;
    uint32 grp_shp_prof_id                                                  : 6;
    uint32 rsv_1                                                            : 2;
    uint32 bucket_debit_prof_id                                             : 3;
    uint32 rsv_2                                                            : 1;
    uint32 grp_shp_en                                                       : 1;
    uint32 rsv_3                                                            : 3;
    uint32 grp_bucket_bonding                                               : 1;
    uint32 rsv_4                                                            : 2;
    uint32 grp_flush_valid                                                  : 1;

    uint32 grp_sch_pri0_remap_ch_pri                                        : 2;
    uint32 rsv_5                                                            : 2;
    uint32 grp_sch_pri1_remap_ch_pri                                        : 2;
    uint32 rsv_6                                                            : 2;
    uint32 grp_sch_pri2_remap_ch_pri                                        : 2;
    uint32 rsv_7                                                            : 2;
    uint32 grp_sch_pri3_remap_ch_pri                                        : 2;
    uint32 rsv_8                                                            : 2;
    uint32 grp_sch_pri4_remap_ch_pri                                        : 2;
    uint32 rsv_9                                                            : 2;
    uint32 grp_sch_pri5_remap_ch_pri                                        : 2;
    uint32 rsv_10                                                           : 2;
    uint32 grp_sch_pri6_remap_ch_pri                                        : 2;
    uint32 rsv_11                                                           : 2;
    uint32 grp_sch_pri7_remap_ch_pri                                        : 2;
    uint32 rsv_12                                                           : 2;

    uint32 weight_shift                                                     : 4;
    uint32 rsv_13                                                           : 12;
    uint32 weight                                                           : 10;
    uint32 rsv_14                                                           : 6;

    uint32 sub_grp0_weight_shift                                            : 4;
    uint32 rsv_15                                                           : 12;
    uint32 sub_grp0_weight                                                  : 10;
    uint32 rsv_16                                                           : 6;

    uint32 sub_grp1_weight_shift                                            : 4;
    uint32 rsv_17                                                           : 12;
    uint32 sub_grp1_weight                                                  : 10;
    uint32 rsv_18                                                           : 6;

    uint32 que_offset0_sel_cir                                              : 5;
    uint32 rsv_19                                                           : 3;
    uint32 que_offset1_sel_cir                                              : 5;
    uint32 rsv_20                                                           : 3;
    uint32 que_offset2_sel_cir                                              : 5;
    uint32 rsv_21                                                           : 3;
    uint32 que_offset3_sel_cir                                              : 5;
    uint32 rsv_22                                                           : 3;

    uint32 que_offset4_sel_cir                                              : 5;
    uint32 rsv_23                                                           : 3;
    uint32 que_offset5_sel_cir                                              : 5;
    uint32 rsv_24                                                           : 3;
    uint32 que_offset6_sel_cir                                              : 5;
    uint32 rsv_25                                                           : 3;
    uint32 que_offset7_sel_cir                                              : 5;
    uint32 rsv_26                                                           : 3;

    uint32 que_offset0_sel_pir0                                             : 4;
    uint32 que_offset1_sel_pir0                                             : 4;
    uint32 que_offset2_sel_pir0                                             : 4;
    uint32 que_offset3_sel_pir0                                             : 4;
    uint32 que_offset4_sel_pir0                                             : 4;
    uint32 que_offset5_sel_pir0                                             : 4;
    uint32 que_offset6_sel_pir0                                             : 4;
    uint32 que_offset7_sel_pir0                                             : 4;

    uint32 que_offset0_green_remap_sch_pri                                  : 4;
    uint32 que_offset1_green_remap_sch_pri                                  : 4;
    uint32 que_offset2_green_remap_sch_pri                                  : 4;
    uint32 que_offset3_green_remap_sch_pri                                  : 4;
    uint32 que_offset4_green_remap_sch_pri                                  : 4;
    uint32 que_offset5_green_remap_sch_pri                                  : 4;
    uint32 que_offset6_green_remap_sch_pri                                  : 4;
    uint32 que_offset7_green_remap_sch_pri                                  : 4;

    uint32 que_offset0_yellow_remap_sch_pri                                 : 4;
    uint32 que_offset1_yellow_remap_sch_pri                                 : 4;
    uint32 que_offset2_yellow_remap_sch_pri                                 : 4;
    uint32 que_offset3_yellow_remap_sch_pri                                 : 4;
    uint32 que_offset4_yellow_remap_sch_pri                                 : 4;
    uint32 que_offset5_yellow_remap_sch_pri                                 : 4;
    uint32 que_offset6_yellow_remap_sch_pri                                 : 4;
    uint32 que_offset7_yellow_remap_sch_pri                                 : 4;

    uint32 que_offset0_red_remap_sch_pri                                    : 4;
    uint32 que_offset1_red_remap_sch_pri                                    : 4;
    uint32 que_offset2_red_remap_sch_pri                                    : 4;
    uint32 que_offset3_red_remap_sch_pri                                    : 4;
    uint32 que_offset4_red_remap_sch_pri                                    : 4;
    uint32 que_offset5_red_remap_sch_pri                                    : 4;
    uint32 que_offset6_red_remap_sch_pri                                    : 4;
    uint32 que_offset7_red_remap_sch_pri                                    : 4;

    uint32 sub_grp_sp0_pri_sel                                              : 8;
    uint32 sub_grp_sp1_pri_sel                                              : 8;
    uint32 sub_grp_sp2_pri_sel                                              : 8;
    uint32 rsv_27                                                           : 8;
};
typedef struct ds_grp_shp_wfq_ctl_s  ds_grp_shp_wfq_ctl_t;

struct ds_grp_state_s
{
    uint32 grp_in_ch_list                                                   : 2;
    uint32 rsv_0                                                            : 6;
    uint32 grp_in_ch_que_id_offset                                          : 3;
    uint32 rsv_1                                                            : 5;
    uint32 sel_grp_sch_pri                                                  : 3;
    uint32 rsv_2                                                            : 5;
    uint32 grp_sch_avail                                                    : 1;
    uint32 rsv_3                                                            : 6;
    uint32 force_que_cir_state                                              : 1;
};
typedef struct ds_grp_state_s  ds_grp_state_t;

struct ds_grp_wfq_deficit_s
{
    uint32 deficit0                                                         : 26;
    uint32 rsv_0                                                            : 6;

    uint32 deficit1                                                         : 26;
    uint32 rsv_1                                                            : 6;

    uint32 deficit2                                                         : 26;
    uint32 rsv_2                                                            : 6;

    uint32 deficit3                                                         : 26;
    uint32 rsv_3                                                            : 6;

    uint32 sub_grp0_deficit                                                 : 26;
    uint32 rsv_4                                                            : 6;

    uint32 sub_grp1_deficit                                                 : 26;
    uint32 rsv_5                                                            : 6;
};
typedef struct ds_grp_wfq_deficit_s  ds_grp_wfq_deficit_t;

struct ds_grp_wfq_state_s
{
    uint32 grp_wfq_rnd_cnt0                                                 : 2;
    uint32 rsv_0                                                            : 6;
    uint32 grp_wfq_rnd_cnt1                                                 : 2;
    uint32 rsv_1                                                            : 6;
    uint32 grp_wfq_rnd_cnt2                                                 : 2;
    uint32 rsv_2                                                            : 6;
    uint32 grp_wfq_rnd_cnt3                                                 : 2;
    uint32 rsv_3                                                            : 6;
};
typedef struct ds_grp_wfq_state_s  ds_grp_wfq_state_t;

struct ds_oob_fc_pri_state_s
{
    uint32 pri_state                                                        : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct ds_oob_fc_pri_state_s  ds_oob_fc_pri_state_t;

struct ds_packet_link_list_s
{
    uint32 next_ptr                                                         : 14;
    uint32 rsv_0                                                            : 18;

    uint32 pkt_len                                                          : 14;
    uint32 rsv_1                                                            : 2;
    uint32 rep_cnt                                                          : 5;
    uint32 rsv_2                                                            : 11;
};
typedef struct ds_packet_link_list_s  ds_packet_link_list_t;

struct ds_packet_link_state_s
{
    uint32 que_pkt_not_empty                                                : 1;
    uint32 rsv_0                                                            : 7;
    uint32 last_one                                                         : 1;
    uint32 rsv_1                                                            : 23;

    uint32 pkt_len                                                          : 14;
    uint32 rsv_2                                                            : 2;
    uint32 rep_cnt                                                          : 5;
    uint32 rsv_3                                                            : 11;

    uint32 tail_ptr                                                         : 14;
    uint32 rsv_4                                                            : 2;
    uint32 head_ptr                                                         : 14;
    uint32 rsv_5                                                            : 2;
};
typedef struct ds_packet_link_state_s  ds_packet_link_state_t;

struct ds_que_entry_aging_s
{
    uint32 cnt0                                                             : 2;
    uint32 cnt1                                                             : 2;
    uint32 cnt2                                                             : 2;
    uint32 cnt3                                                             : 2;
    uint32 cnt4                                                             : 2;
    uint32 cnt5                                                             : 2;
    uint32 cnt6                                                             : 2;
    uint32 cnt7                                                             : 2;
    uint32 cnt8                                                             : 2;
    uint32 cnt9                                                             : 2;
    uint32 cnt10                                                            : 2;
    uint32 cnt11                                                            : 2;
    uint32 cnt12                                                            : 2;
    uint32 cnt13                                                            : 2;
    uint32 cnt14                                                            : 2;
    uint32 cnt15                                                            : 2;
};
typedef struct ds_que_entry_aging_s  ds_que_entry_aging_t;

struct ds_que_map_s
{
    uint32 chan_id                                                          : 6;
    uint32 rsv_0                                                            : 10;
    uint32 grp_id                                                           : 8;
    uint32 offset                                                           : 3;
    uint32 rsv_1                                                            : 5;
};
typedef struct ds_que_map_s  ds_que_map_t;

struct ds_que_shp_ctl_s
{
    uint32 que_shp_en_vec                                                   : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct ds_que_shp_ctl_s  ds_que_shp_ctl_t;

struct ds_que_shp_profile_s
{
    uint32 token_rate_frac                                                  : 8;
    uint32 token_rate                                                       : 22;
    uint32 rsv_0                                                            : 2;

    uint32 token_thrd                                                       : 8;
    uint32 rsv_1                                                            : 8;
    uint32 token_thrd_shift                                                 : 4;
    uint32 rsv_2                                                            : 12;
};
typedef struct ds_que_shp_profile_s  ds_que_shp_profile_t;

struct ds_que_shp_state_s
{
    uint32 que_shp_state                                                    : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct ds_que_shp_state_s  ds_que_shp_state_t;

struct ds_que_shp_token_s
{
    uint32 token                                                            : 32;
};
typedef struct ds_que_shp_token_s  ds_que_shp_token_t;

struct ds_que_shp_wfq_ctl_s
{
    uint32 que_shp_prof_id                                                  : 6;
    uint32 rsv_0                                                            : 25;
    uint32 que_flush_valid                                                  : 1;

    uint32 cir_weight                                                       : 10;
    uint32 rsv_1                                                            : 6;
    uint32 cir_weight_shift                                                 : 4;
    uint32 rsv_2                                                            : 12;

    uint32 pir_weight                                                       : 10;
    uint32 rsv_3                                                            : 6;
    uint32 pir_weight_shift                                                 : 4;
    uint32 rsv_4                                                            : 12;
};
typedef struct ds_que_shp_wfq_ctl_s  ds_que_shp_wfq_ctl_t;

struct ds_que_state_s
{
    uint32 que_not_empty                                                    : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct ds_que_state_s  ds_que_state_t;

struct ds_que_wfq_deficit_s
{
    uint32 cir_deficit                                                      : 26;
    uint32 rsv_0                                                            : 6;

    uint32 pir_deficit                                                      : 26;
    uint32 rsv_1                                                            : 6;
};
typedef struct ds_que_wfq_deficit_s  ds_que_wfq_deficit_t;

struct ds_que_wfq_state_s
{
    uint32 grp_sch_wfq_pir_active_que                                       : 8;
    uint32 grp_sch_wfq_cir_active_que                                       : 8;
    uint32 sub_grp_wfq_active_req                                           : 2;
    uint32 rsv_0                                                            : 13;
    uint32 sub_grp_wfq_ptr                                                  : 1;

    uint32 grp_sch_pri0_wfq_ptr                                             : 3;
    uint32 rsv_1                                                            : 1;
    uint32 grp_sch_pri1_wfq_ptr                                             : 3;
    uint32 rsv_2                                                            : 1;
    uint32 grp_sch_pri2_wfq_ptr                                             : 3;
    uint32 rsv_3                                                            : 1;
    uint32 grp_sch_pri3_wfq_ptr                                             : 3;
    uint32 rsv_4                                                            : 1;
    uint32 grp_sch_pri4_wfq_ptr                                             : 3;
    uint32 rsv_5                                                            : 1;
    uint32 grp_sch_pri5_wfq_ptr                                             : 3;
    uint32 rsv_6                                                            : 1;
    uint32 grp_sch_pri6_wfq_ptr                                             : 3;
    uint32 rsv_7                                                            : 1;
    uint32 grp_sch_pri7_wfq_ptr                                             : 3;
    uint32 rsv_8                                                            : 1;
};
typedef struct ds_que_wfq_state_s  ds_que_wfq_state_t;

struct q_mgr_deq_interrupt_fatal_s
{
    uint32 q_mgr_br_rtn_stats_fifo_overrun                                  : 1;
    uint32 q_mgr_q_read_track_fifo_overrun                                  : 1;
    uint32 q_mgr_q_read_ack_fifo_overrun                                    : 1;
    uint32 ds_grp_state_ecc_error                                           : 1;
    uint32 ds_grp_next_link_list0_ecc_error                                 : 1;
    uint32 ds_grp_next_link_list1_ecc_error                                 : 1;
    uint32 ds_grp_next_link_list2_ecc_error                                 : 1;
    uint32 ds_grp_next_link_list3_ecc_error                                 : 1;
    uint32 ds_grp_fwd_link_list0_ecc_error                                  : 1;
    uint32 ds_grp_fwd_link_list1_ecc_error                                  : 1;
    uint32 ds_grp_fwd_link_list2_ecc_error                                  : 1;
    uint32 ds_grp_fwd_link_list3_ecc_error                                  : 1;
    uint32 ds_chan_active_link_ecc_error                                    : 1;
    uint32 ds_packet_link_state_ecc_error                                   : 1;
    uint32 ds_packet_link_list_ecc_error                                    : 1;
    uint32 ds_chan_backup_link_ecc_error                                    : 1;
    uint32 q_mgr_deq_enq_que_id_fifo_overrun                                : 1;
    uint32 rsv_0                                                            : 15;
};
typedef struct q_mgr_deq_interrupt_fatal_s  q_mgr_deq_interrupt_fatal_t;

struct q_mgr_deq_interrupt_normal_s
{
    uint32 ds_que_shp_token_parity_error                                    : 1;
    uint32 ds_grp_shp_token_parity_error                                    : 1;
    uint32 ds_que_shp_state_parity_error                                    : 1;
    uint32 ds_grp_shp_state_parity_error                                    : 1;
    uint32 ds_que_wfq_state_parity_error                                    : 1;
    uint32 ds_que_wfq_deficit_parity_error                                  : 1;
    uint32 ds_chan_shp_token_parity_error                                   : 1;
    uint32 ds_grp_wfq_deficit_parity_error                                  : 1;
    uint32 ds_que_shp_ctl_parity_error                                      : 1;
    uint32 ds_chan_shp_profile_parity_error                                 : 1;
    uint32 ds_chan_shp_old_token_parity_error                               : 1;
    uint32 ds_grp_shp_profile_parity_error                                  : 1;
    uint32 ds_que_state_ecc_error                                           : 1;
    uint32 ds_que_shp_wfq_ctl_single_bit_error                              : 1;
    uint32 ds_que_map_ecc_error                                             : 1;
    uint32 ds_oob_fc_pri_state_ecc_error                                    : 1;
    uint32 ds_que_shp_profile_ecc_error                                     : 1;
    uint32 ds_que_shp_wfq_ctl_ecc_error                                     : 1;
    uint32 ds_que_shp_profile_single_bit_error                              : 1;
    uint32 ds_grp_state_single_bit_error                                    : 1;
    uint32 ds_grp_next_link_list0_single_bit_error                          : 1;
    uint32 ds_grp_next_link_list1_single_bit_error                          : 1;
    uint32 ds_grp_next_link_list2_single_bit_error                          : 1;
    uint32 ds_grp_next_link_list3_single_bit_error                          : 1;
    uint32 ds_grp_fwd_link_list0_single_bit_error                           : 1;
    uint32 ds_grp_fwd_link_list1_single_bit_error                           : 1;
    uint32 ds_grp_fwd_link_list2_single_bit_error                           : 1;
    uint32 ds_grp_fwd_link_list3_single_bit_error                           : 1;
    uint32 ds_packet_link_list_single_bit_error                             : 1;
    uint32 grp_wfq_wt_too_small                                             : 1;
    uint32 ds_que_state_single_bit_error                                    : 1;
    uint32 ds_chan_active_link_single_bit_error                             : 1;

    uint32 ds_chan_backup_link_single_bit_error                             : 1;
    uint32 ds_grp_shp_wfq_ctl_parity_error                                  : 1;
    uint32 ds_que_map_single_bit_error                                      : 1;
    uint32 ds_packet_link_state_single_bit_error                            : 1;
    uint32 ds_oob_fc_pri_state_single_bit_error                             : 1;
    uint32 que_cir_wfq_wt_too_small                                         : 1;
    uint32 que_pir_wfq_wt_too_small                                         : 1;
    uint32 sub_grp0_wfq_wt_too_small                                        : 1;
    uint32 sub_grp1_wfq_wt_too_small                                        : 1;
    uint32 ds_chan_credit_ecc_error                                         : 1;
    uint32 ds_chan_credit_single_bit_error                                  : 1;
    uint32 rsv_0                                                            : 21;
};
typedef struct q_mgr_deq_interrupt_normal_s  q_mgr_deq_interrupt_normal_t;

struct q_mgr_network_wt_cfg_mem_s
{
    uint32 weight_cfg                                                       : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct q_mgr_network_wt_cfg_mem_s  q_mgr_network_wt_cfg_mem_t;

struct q_mgr_network_wt_mem_s
{
    uint32 weight                                                           : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct q_mgr_network_wt_mem_s  q_mgr_network_wt_mem_t;

struct ds_chan_active_link__reg_ram__ram_chk_rec_s
{
    uint32 ds_chan_active_link_parity_fail_addr                             : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_chan_active_link_parity_fail                                  : 1;
};
typedef struct ds_chan_active_link__reg_ram__ram_chk_rec_s  ds_chan_active_link__reg_ram__ram_chk_rec_t;

struct ds_chan_backup_link__reg_ram__ram_chk_rec_s
{
    uint32 ds_chan_backup_link_parity_fail_addr                             : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_chan_backup_link_parity_fail                                  : 1;
};
typedef struct ds_chan_backup_link__reg_ram__ram_chk_rec_s  ds_chan_backup_link__reg_ram__ram_chk_rec_t;

struct ds_chan_credit__reg_ram__ram_chk_rec_s
{
    uint32 ds_chan_credit_parity_fail_addr                                  : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_chan_credit_parity_fail                                       : 1;
};
typedef struct ds_chan_credit__reg_ram__ram_chk_rec_s  ds_chan_credit__reg_ram__ram_chk_rec_t;

struct ds_chan_shp_old_token__reg_ram__ram_chk_rec_s
{
    uint32 ds_chan_shp_old_token_parity_fail_addr                           : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_chan_shp_old_token_parity_fail                                : 1;
};
typedef struct ds_chan_shp_old_token__reg_ram__ram_chk_rec_s  ds_chan_shp_old_token__reg_ram__ram_chk_rec_t;

struct ds_chan_shp_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_chan_shp_profile_parity_fail_addr                             : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_chan_shp_profile_parity_fail                                  : 1;
};
typedef struct ds_chan_shp_profile__reg_ram__ram_chk_rec_s  ds_chan_shp_profile__reg_ram__ram_chk_rec_t;

struct ds_chan_shp_token__reg_ram__ram_chk_rec_s
{
    uint32 ds_chan_shp_token_parity_fail_addr                               : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_chan_shp_token_parity_fail                                    : 1;
};
typedef struct ds_chan_shp_token__reg_ram__ram_chk_rec_s  ds_chan_shp_token__reg_ram__ram_chk_rec_t;

struct ds_grp_fwd_link_list0__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_fwd_link_list0_parity_fail_addr                           : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_fwd_link_list0_parity_fail                                : 1;
};
typedef struct ds_grp_fwd_link_list0__reg_ram__ram_chk_rec_s  ds_grp_fwd_link_list0__reg_ram__ram_chk_rec_t;

struct ds_grp_fwd_link_list1__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_fwd_link_list1_parity_fail_addr                           : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_fwd_link_list1_parity_fail                                : 1;
};
typedef struct ds_grp_fwd_link_list1__reg_ram__ram_chk_rec_s  ds_grp_fwd_link_list1__reg_ram__ram_chk_rec_t;

struct ds_grp_fwd_link_list2__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_fwd_link_list2_parity_fail_addr                           : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_fwd_link_list2_parity_fail                                : 1;
};
typedef struct ds_grp_fwd_link_list2__reg_ram__ram_chk_rec_s  ds_grp_fwd_link_list2__reg_ram__ram_chk_rec_t;

struct ds_grp_fwd_link_list3__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_fwd_link_list3_parity_fail_addr                           : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_fwd_link_list3_parity_fail                                : 1;
};
typedef struct ds_grp_fwd_link_list3__reg_ram__ram_chk_rec_s  ds_grp_fwd_link_list3__reg_ram__ram_chk_rec_t;

struct ds_grp_next_link_list0__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_next_link_list0_parity_fail_addr                          : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_next_link_list0_parity_fail                               : 1;
};
typedef struct ds_grp_next_link_list0__reg_ram__ram_chk_rec_s  ds_grp_next_link_list0__reg_ram__ram_chk_rec_t;

struct ds_grp_next_link_list1__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_next_link_list1_parity_fail_addr                          : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_next_link_list1_parity_fail                               : 1;
};
typedef struct ds_grp_next_link_list1__reg_ram__ram_chk_rec_s  ds_grp_next_link_list1__reg_ram__ram_chk_rec_t;

struct ds_grp_next_link_list2__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_next_link_list2_parity_fail_addr                          : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_next_link_list2_parity_fail                               : 1;
};
typedef struct ds_grp_next_link_list2__reg_ram__ram_chk_rec_s  ds_grp_next_link_list2__reg_ram__ram_chk_rec_t;

struct ds_grp_next_link_list3__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_next_link_list3_parity_fail_addr                          : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_next_link_list3_parity_fail                               : 1;
};
typedef struct ds_grp_next_link_list3__reg_ram__ram_chk_rec_s  ds_grp_next_link_list3__reg_ram__ram_chk_rec_t;

struct ds_grp_shp_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_shp_profile_parity_fail_addr                              : 5;
    uint32 rsv_0                                                            : 26;
    uint32 ds_grp_shp_profile_parity_fail                                   : 1;
};
typedef struct ds_grp_shp_profile__reg_ram__ram_chk_rec_s  ds_grp_shp_profile__reg_ram__ram_chk_rec_t;

struct ds_grp_shp_state__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_shp_state_parity_fail_addr                                : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_grp_shp_state_parity_fail                                     : 1;
};
typedef struct ds_grp_shp_state__reg_ram__ram_chk_rec_s  ds_grp_shp_state__reg_ram__ram_chk_rec_t;

struct ds_grp_shp_token__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_shp_token_parity_fail_addr                                : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_grp_shp_token_parity_fail                                     : 1;
};
typedef struct ds_grp_shp_token__reg_ram__ram_chk_rec_s  ds_grp_shp_token__reg_ram__ram_chk_rec_t;

struct ds_grp_shp_wfq_ctl__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_shp_wfq_ctl_parity_fail_addr                              : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_shp_wfq_ctl_parity_fail                                   : 1;
};
typedef struct ds_grp_shp_wfq_ctl__reg_ram__ram_chk_rec_s  ds_grp_shp_wfq_ctl__reg_ram__ram_chk_rec_t;

struct ds_grp_state__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_state_parity_fail_addr                                    : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_state_parity_fail                                         : 1;
};
typedef struct ds_grp_state__reg_ram__ram_chk_rec_s  ds_grp_state__reg_ram__ram_chk_rec_t;

struct ds_grp_wfq_deficit__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_wfq_deficit_parity_fail_addr                              : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_wfq_deficit_parity_fail                                   : 1;
};
typedef struct ds_grp_wfq_deficit__reg_ram__ram_chk_rec_s  ds_grp_wfq_deficit__reg_ram__ram_chk_rec_t;

struct ds_oob_fc_pri_state__reg_ram__ram_chk_rec_s
{
    uint32 ds_oob_fc_pri_state_parity_fail_addr                             : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_oob_fc_pri_state_parity_fail                                  : 1;
};
typedef struct ds_oob_fc_pri_state__reg_ram__ram_chk_rec_s  ds_oob_fc_pri_state__reg_ram__ram_chk_rec_t;

struct ds_packet_link_list__reg_ram__ram_chk_rec_s
{
    uint32 ds_packet_link_list_parity_fail_addr                             : 14;
    uint32 rsv_0                                                            : 17;
    uint32 ds_packet_link_list_parity_fail                                  : 1;
};
typedef struct ds_packet_link_list__reg_ram__ram_chk_rec_s  ds_packet_link_list__reg_ram__ram_chk_rec_t;

struct ds_packet_link_state__reg_ram__ram_chk_rec_s
{
    uint32 ds_packet_link_state_parity_fail_addr                            : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_packet_link_state_parity_fail                                 : 1;
};
typedef struct ds_packet_link_state__reg_ram__ram_chk_rec_s  ds_packet_link_state__reg_ram__ram_chk_rec_t;

struct ds_que_map__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_map_parity_fail_addr                                      : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_que_map_parity_fail                                           : 1;
};
typedef struct ds_que_map__reg_ram__ram_chk_rec_s  ds_que_map__reg_ram__ram_chk_rec_t;

struct ds_que_shp_ctl__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_shp_ctl_parity_fail_addr                                  : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_que_shp_ctl_parity_fail                                       : 1;
};
typedef struct ds_que_shp_ctl__reg_ram__ram_chk_rec_s  ds_que_shp_ctl__reg_ram__ram_chk_rec_t;

struct ds_que_shp_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_shp_profile_parity_fail_addr                              : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_que_shp_profile_parity_fail                                   : 1;
};
typedef struct ds_que_shp_profile__reg_ram__ram_chk_rec_s  ds_que_shp_profile__reg_ram__ram_chk_rec_t;

struct ds_que_shp_state__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_shp_state_parity_fail_addr                                : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_que_shp_state_parity_fail                                     : 1;
};
typedef struct ds_que_shp_state__reg_ram__ram_chk_rec_s  ds_que_shp_state__reg_ram__ram_chk_rec_t;

struct ds_que_shp_token__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_shp_token_parity_fail_addr                                : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_que_shp_token_parity_fail                                     : 1;
};
typedef struct ds_que_shp_token__reg_ram__ram_chk_rec_s  ds_que_shp_token__reg_ram__ram_chk_rec_t;

struct ds_que_shp_wfq_ctl__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_shp_wfq_ctl_parity_fail_addr                              : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_que_shp_wfq_ctl_parity_fail                                   : 1;
};
typedef struct ds_que_shp_wfq_ctl__reg_ram__ram_chk_rec_s  ds_que_shp_wfq_ctl__reg_ram__ram_chk_rec_t;

struct ds_que_state__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_state_parity_fail_addr                                    : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_que_state_parity_fail                                         : 1;
};
typedef struct ds_que_state__reg_ram__ram_chk_rec_s  ds_que_state__reg_ram__ram_chk_rec_t;

struct ds_que_wfq_deficit__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_wfq_deficit_parity_fail_addr                              : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_que_wfq_deficit_parity_fail                                   : 1;
};
typedef struct ds_que_wfq_deficit__reg_ram__ram_chk_rec_s  ds_que_wfq_deficit__reg_ram__ram_chk_rec_t;

struct ds_que_wfq_state__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_wfq_state_parity_fail_addr                                : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_que_wfq_state_parity_fail                                     : 1;
};
typedef struct ds_que_wfq_state__reg_ram__ram_chk_rec_s  ds_que_wfq_state__reg_ram__ram_chk_rec_t;

struct q_dlb_chan_speed_mode_ctl_s
{
    uint32 speed_mode0                                                      : 2;
    uint32 rsv_0                                                            : 2;
    uint32 speed_mode1                                                      : 2;
    uint32 rsv_1                                                            : 2;
    uint32 speed_mode2                                                      : 2;
    uint32 rsv_2                                                            : 2;
    uint32 speed_mode3                                                      : 2;
    uint32 rsv_3                                                            : 2;
    uint32 speed_mode4                                                      : 2;
    uint32 rsv_4                                                            : 2;
    uint32 speed_mode5                                                      : 2;
    uint32 rsv_5                                                            : 2;
    uint32 speed_mode6                                                      : 2;
    uint32 rsv_6                                                            : 2;
    uint32 speed_mode7                                                      : 2;
    uint32 rsv_7                                                            : 2;

    uint32 speed_mode8                                                      : 2;
    uint32 rsv_8                                                            : 2;
    uint32 speed_mode9                                                      : 2;
    uint32 rsv_9                                                            : 2;
    uint32 speed_mode10                                                     : 2;
    uint32 rsv_10                                                           : 2;
    uint32 speed_mode11                                                     : 2;
    uint32 rsv_11                                                           : 2;
    uint32 speed_mode12                                                     : 2;
    uint32 rsv_12                                                           : 2;
    uint32 speed_mode13                                                     : 2;
    uint32 rsv_13                                                           : 2;
    uint32 speed_mode14                                                     : 2;
    uint32 rsv_14                                                           : 2;
    uint32 speed_mode15                                                     : 2;
    uint32 rsv_15                                                           : 2;

    uint32 speed_mode16                                                     : 2;
    uint32 rsv_16                                                           : 2;
    uint32 speed_mode17                                                     : 2;
    uint32 rsv_17                                                           : 2;
    uint32 speed_mode18                                                     : 2;
    uint32 rsv_18                                                           : 2;
    uint32 speed_mode19                                                     : 2;
    uint32 rsv_19                                                           : 2;
    uint32 speed_mode20                                                     : 2;
    uint32 rsv_20                                                           : 2;
    uint32 speed_mode21                                                     : 2;
    uint32 rsv_21                                                           : 2;
    uint32 speed_mode22                                                     : 2;
    uint32 rsv_22                                                           : 2;
    uint32 speed_mode23                                                     : 2;
    uint32 rsv_23                                                           : 2;

    uint32 speed_mode24                                                     : 2;
    uint32 rsv_24                                                           : 2;
    uint32 speed_mode25                                                     : 2;
    uint32 rsv_25                                                           : 2;
    uint32 speed_mode26                                                     : 2;
    uint32 rsv_26                                                           : 2;
    uint32 speed_mode27                                                     : 2;
    uint32 rsv_27                                                           : 2;
    uint32 speed_mode28                                                     : 2;
    uint32 rsv_28                                                           : 2;
    uint32 speed_mode29                                                     : 2;
    uint32 rsv_29                                                           : 2;
    uint32 speed_mode30                                                     : 2;
    uint32 rsv_30                                                           : 2;
    uint32 speed_mode31                                                     : 2;
    uint32 rsv_31                                                           : 2;

    uint32 speed_mode32                                                     : 2;
    uint32 rsv_32                                                           : 2;
    uint32 speed_mode33                                                     : 2;
    uint32 rsv_33                                                           : 2;
    uint32 speed_mode34                                                     : 2;
    uint32 rsv_34                                                           : 2;
    uint32 speed_mode35                                                     : 2;
    uint32 rsv_35                                                           : 2;
    uint32 speed_mode36                                                     : 2;
    uint32 rsv_36                                                           : 2;
    uint32 speed_mode37                                                     : 2;
    uint32 rsv_37                                                           : 2;
    uint32 speed_mode38                                                     : 2;
    uint32 rsv_38                                                           : 2;
    uint32 speed_mode39                                                     : 2;
    uint32 rsv_39                                                           : 2;

    uint32 speed_mode40                                                     : 2;
    uint32 rsv_40                                                           : 2;
    uint32 speed_mode41                                                     : 2;
    uint32 rsv_41                                                           : 2;
    uint32 speed_mode42                                                     : 2;
    uint32 rsv_42                                                           : 2;
    uint32 speed_mode43                                                     : 2;
    uint32 rsv_43                                                           : 2;
    uint32 speed_mode44                                                     : 2;
    uint32 rsv_44                                                           : 2;
    uint32 speed_mode45                                                     : 2;
    uint32 rsv_45                                                           : 2;
    uint32 speed_mode46                                                     : 2;
    uint32 rsv_46                                                           : 2;
    uint32 speed_mode47                                                     : 2;
    uint32 rsv_47                                                           : 2;

    uint32 speed_mode48                                                     : 2;
    uint32 rsv_48                                                           : 2;
    uint32 speed_mode49                                                     : 2;
    uint32 rsv_49                                                           : 2;
    uint32 speed_mode50                                                     : 2;
    uint32 rsv_50                                                           : 2;
    uint32 speed_mode51                                                     : 2;
    uint32 rsv_51                                                           : 2;
    uint32 speed_mode52                                                     : 2;
    uint32 rsv_52                                                           : 2;
    uint32 speed_mode53                                                     : 2;
    uint32 rsv_53                                                           : 2;
    uint32 speed_mode54                                                     : 2;
    uint32 rsv_54                                                           : 2;
    uint32 speed_mode55                                                     : 2;
    uint32 rsv_55                                                           : 2;

    uint32 speed_mode56                                                     : 2;
    uint32 rsv_56                                                           : 2;
    uint32 speed_mode57                                                     : 2;
    uint32 rsv_57                                                           : 2;
    uint32 speed_mode58                                                     : 2;
    uint32 rsv_58                                                           : 2;
    uint32 speed_mode59                                                     : 2;
    uint32 rsv_59                                                           : 2;
    uint32 speed_mode60                                                     : 2;
    uint32 rsv_60                                                           : 2;
    uint32 speed_mode61                                                     : 2;
    uint32 rsv_61                                                           : 2;
    uint32 speed_mode62                                                     : 2;
    uint32 rsv_62                                                           : 2;
    uint32 speed_mode63                                                     : 2;
    uint32 rsv_63                                                           : 2;
};
typedef struct q_dlb_chan_speed_mode_ctl_s  q_dlb_chan_speed_mode_ctl_t;

struct q_mgr_aging_ctl_s
{
    uint32 aging_en                                                         : 1;
    uint32 rsv_0                                                            : 31;

    uint32 aging_max_ptr                                                    : 14;
    uint32 rsv_1                                                            : 18;

    uint32 aging_interval                                                   : 24;
    uint32 rsv_2                                                            : 8;
};
typedef struct q_mgr_aging_ctl_s  q_mgr_aging_ctl_t;

struct q_mgr_aging_mem_init_ctl_s
{
    uint32 aging_mem_init                                                   : 1;
    uint32 rsv_0                                                            : 31;

    uint32 aging_mem_init_done                                              : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct q_mgr_aging_mem_init_ctl_s  q_mgr_aging_mem_init_ctl_t;

struct q_mgr_chan_flush_ctl_s
{
    uint32 chan_flush_valid63_to32                                          : 32;

    uint32 chan_flush_valid31_to0                                           : 32;
};
typedef struct q_mgr_chan_flush_ctl_s  q_mgr_chan_flush_ctl_t;

struct q_mgr_chan_shape_ctl_s
{
    uint32 chan_shp_glb_en                                                  : 1;
    uint32 rsv_0                                                            : 15;
    uint32 chan_shp_upd_en                                                  : 1;
    uint32 rsv_1                                                            : 15;

    uint32 chan_shp_min_ptr                                                 : 16;
    uint32 chan_shp_max_ptr                                                 : 16;

    uint32 chan_shp_max_physical_ptr                                        : 16;
    uint32 rsv_2                                                            : 16;

    uint32 chan_shp_upd_max_cnt                                             : 8;
    uint32 rsv_3                                                            : 24;

    uint32 chan_shp_en63_to32                                               : 32;

    uint32 chan_shp_en31_to0                                                : 32;
};
typedef struct q_mgr_chan_shape_ctl_s  q_mgr_chan_shape_ctl_t;

struct q_mgr_chan_shape_state_s
{
    uint32 chan_shp_state63_to32                                            : 32;

    uint32 chan_shp_state31_to0                                             : 32;
};
typedef struct q_mgr_chan_shape_state_s  q_mgr_chan_shape_state_t;

struct q_mgr_deq_debug_stats_s
{
    uint32 fr_q_mgr_enq_valid_cnt                                           : 4;
    uint32 fr_que_entry_valid_cnt                                           : 4;
    uint32 to_que_entry_valid_cnt                                           : 4;
    uint32 rel_list_valid_cnt                                               : 4;
    uint32 get_list_valid_cnt                                               : 4;
    uint32 rsv_0                                                            : 4;
    uint32 pkt_link_list_ecc_err_cnt                                        : 4;
    uint32 pkt_link_list_single_bit_err_cnt                                 : 4;

    uint32 age_discard_cnt                                                  : 32;

    uint32 ds_grp_fwd_link_list0_single_bit_err_cnt                         : 4;
    uint32 ds_grp_fwd_link_list0_ecc_err_cnt                                : 4;
    uint32 ds_grp_fwd_link_list1_single_bit_err_cnt                         : 4;
    uint32 ds_grp_fwd_link_list1_ecc_err_cnt                                : 4;
    uint32 ds_grp_fwd_link_list2_single_bit_err_cnt                         : 4;
    uint32 ds_grp_fwd_link_list2_ecc_err_cnt                                : 4;
    uint32 ds_grp_fwd_link_list3_single_bit_err_cnt                         : 4;
    uint32 ds_grp_fwd_link_list3_ecc_err_cnt                                : 4;

    uint32 ds_grp_next_link_list0_single_bit_err_cnt                        : 4;
    uint32 ds_grp_next_link_list0_ecc_err_cnt                               : 4;
    uint32 ds_grp_next_link_list1_single_bit_err_cnt                        : 4;
    uint32 ds_grp_next_link_list1_ecc_err_cnt                               : 4;
    uint32 ds_grp_next_link_list2_single_bit_err_cnt                        : 4;
    uint32 ds_grp_next_link_list2_ecc_err_cnt                               : 4;
    uint32 ds_grp_next_link_list3_single_bit_err_cnt                        : 4;
    uint32 ds_grp_next_link_list3_ecc_err_cnt                               : 4;

    uint32 ds_grp_state_single_bit_err_cnt                                  : 4;
    uint32 ds_grp_state_ecc_err_cnt                                         : 4;
    uint32 rsv_1                                                            : 24;
};
typedef struct q_mgr_deq_debug_stats_s  q_mgr_deq_debug_stats_t;

struct q_mgr_deq_ecc_ctl_s
{
    uint32 mem_ecc_correct_dis                                              : 1;
    uint32 rsv_0                                                            : 15;
    uint32 mem_ecc_detect_dis                                               : 1;
    uint32 rsv_1                                                            : 15;
};
typedef struct q_mgr_deq_ecc_ctl_s  q_mgr_deq_ecc_ctl_t;

struct q_mgr_deq_fifo_depth_s
{
    uint32 q_mgr_pkt_rel_fifo_fifo_depth                                    : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct q_mgr_deq_fifo_depth_s  q_mgr_deq_fifo_depth_t;

struct q_mgr_deq_free_pkt_list_ctl_s
{
    uint32 free_list_tail                                                   : 14;
    uint32 rsv_0                                                            : 2;
    uint32 free_list_head                                                   : 14;
    uint32 rsv_1                                                            : 2;

    uint32 free_list_cnt                                                    : 14;
    uint32 rsv_2                                                            : 18;
};
typedef struct q_mgr_deq_free_pkt_list_ctl_s  q_mgr_deq_free_pkt_list_ctl_t;

struct q_mgr_deq_init_ctl_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct q_mgr_deq_init_ctl_s  q_mgr_deq_init_ctl_t;

struct q_mgr_deq_parity_enable_s
{
    uint32 parity_en                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct q_mgr_deq_parity_enable_s  q_mgr_deq_parity_enable_t;

struct q_mgr_deq_pkt_link_list_init_ctl_s
{
    uint32 pkt_link_list_init_end_addr                                      : 14;
    uint32 rsv_0                                                            : 17;
    uint32 pkt_link_list_init                                               : 1;

    uint32 pkt_link_list_init_done                                          : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct q_mgr_deq_pkt_link_list_init_ctl_s  q_mgr_deq_pkt_link_list_init_ctl_t;

struct q_mgr_deq_pri_to_cos_map_s
{
    uint32 cos_map_bit0                                                     : 3;
    uint32 rsv_0                                                            : 1;
    uint32 cos_map_bit1                                                     : 3;
    uint32 rsv_1                                                            : 1;
    uint32 cos_map_bit2                                                     : 3;
    uint32 rsv_2                                                            : 1;
    uint32 cos_map_bit3                                                     : 3;
    uint32 rsv_3                                                            : 1;
    uint32 cos_map_bit4                                                     : 3;
    uint32 rsv_4                                                            : 1;
    uint32 cos_map_bit5                                                     : 3;
    uint32 rsv_5                                                            : 1;
    uint32 cos_map_bit6                                                     : 3;
    uint32 rsv_6                                                            : 1;
    uint32 cos_map_bit7                                                     : 3;
    uint32 rsv_7                                                            : 1;
};
typedef struct q_mgr_deq_pri_to_cos_map_s  q_mgr_deq_pri_to_cos_map_t;

struct q_mgr_deq_sch_ctl_s
{
    uint32 sch_based_on_pkt_len                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct q_mgr_deq_sch_ctl_s  q_mgr_deq_sch_ctl_t;

struct q_mgr_deq_stall_init_ctl_s
{
    uint32 stall_init                                                       : 1;
    uint32 rsv_0                                                            : 31;

    uint32 stall_init_done                                                  : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct q_mgr_deq_stall_init_ctl_s  q_mgr_deq_stall_init_ctl_t;

struct q_mgr_dlb_ctl_s
{
    uint32 qmgr_dlb_en                                                      : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct q_mgr_dlb_ctl_s  q_mgr_dlb_ctl_t;

struct q_mgr_drain_ctl_s
{
    uint32 network_drain_en_hi                                              : 32;

    uint32 network_drain_en_lo                                              : 32;

    uint32 i_loop_drain_en                                                  : 1;
    uint32 rsv_0                                                            : 31;

    uint32 oam_drain_en                                                     : 1;
    uint32 rsv_1                                                            : 31;

    uint32 e_loop_drain_en                                                  : 1;
    uint32 rsv_2                                                            : 31;

    uint32 cpu_drain_en                                                     : 1;
    uint32 rsv_3                                                            : 31;

    uint32 dma_drain_en                                                     : 1;
    uint32 rsv_4                                                            : 31;

    uint32 int_lk_pm_drain_en                                               : 1;
    uint32 rsv_5                                                            : 31;
};
typedef struct q_mgr_drain_ctl_s  q_mgr_drain_ctl_t;

struct q_mgr_free_list_fifo_credit_ctl_s
{
    uint32 free_list_fifo_credit_thd                                        : 3;
    uint32 rsv_0                                                            : 29;

    uint32 free_list_fifo_credit_used                                       : 3;
    uint32 rsv_1                                                            : 29;
};
typedef struct q_mgr_free_list_fifo_credit_ctl_s  q_mgr_free_list_fifo_credit_ctl_t;

struct q_mgr_grp_shape_ctl_s
{
    uint32 grp_shp_glb_en                                                   : 1;
    uint32 rsv_0                                                            : 31;

    uint32 grp_bucket0_debit_vec_set0                                       : 4;
    uint32 rsv_1                                                            : 4;
    uint32 grp_bucket1_debit_vec_set0                                       : 4;
    uint32 rsv_2                                                            : 4;
    uint32 grp_bucket2_debit_vec_set0                                       : 4;
    uint32 rsv_3                                                            : 4;
    uint32 grp_bucket3_debit_vec_set0                                       : 4;
    uint32 rsv_4                                                            : 4;

    uint32 grp_bucket0_debit_vec_set1                                       : 4;
    uint32 rsv_5                                                            : 4;
    uint32 grp_bucket1_debit_vec_set1                                       : 4;
    uint32 rsv_6                                                            : 4;
    uint32 grp_bucket2_debit_vec_set1                                       : 4;
    uint32 rsv_7                                                            : 4;
    uint32 grp_bucket3_debit_vec_set1                                       : 4;
    uint32 rsv_8                                                            : 4;

    uint32 grp_bucket0_debit_vec_set2                                       : 4;
    uint32 rsv_9                                                            : 4;
    uint32 grp_bucket1_debit_vec_set2                                       : 4;
    uint32 rsv_10                                                           : 4;
    uint32 grp_bucket2_debit_vec_set2                                       : 4;
    uint32 rsv_11                                                           : 4;
    uint32 grp_bucket3_debit_vec_set2                                       : 4;
    uint32 rsv_12                                                           : 4;

    uint32 grp_bucket0_debit_vec_set3                                       : 4;
    uint32 rsv_13                                                           : 4;
    uint32 grp_bucket1_debit_vec_set3                                       : 4;
    uint32 rsv_14                                                           : 4;
    uint32 grp_bucket2_debit_vec_set3                                       : 4;
    uint32 rsv_15                                                           : 4;
    uint32 grp_bucket3_debit_vec_set3                                       : 4;
    uint32 rsv_16                                                           : 4;

    uint32 grp_bucket0_debit_vec_set4                                       : 4;
    uint32 rsv_17                                                           : 4;
    uint32 grp_bucket1_debit_vec_set4                                       : 4;
    uint32 rsv_18                                                           : 4;
    uint32 grp_bucket2_debit_vec_set4                                       : 4;
    uint32 rsv_19                                                           : 4;
    uint32 grp_bucket3_debit_vec_set4                                       : 4;
    uint32 rsv_20                                                           : 4;

    uint32 grp_bucket0_debit_vec_set5                                       : 4;
    uint32 rsv_21                                                           : 4;
    uint32 grp_bucket1_debit_vec_set5                                       : 4;
    uint32 rsv_22                                                           : 4;
    uint32 grp_bucket2_debit_vec_set5                                       : 4;
    uint32 rsv_23                                                           : 4;
    uint32 grp_bucket3_debit_vec_set5                                       : 4;
    uint32 rsv_24                                                           : 4;

    uint32 grp_bucket0_debit_vec_set6                                       : 4;
    uint32 rsv_25                                                           : 4;
    uint32 grp_bucket1_debit_vec_set6                                       : 4;
    uint32 rsv_26                                                           : 4;
    uint32 grp_bucket2_debit_vec_set6                                       : 4;
    uint32 rsv_27                                                           : 4;
    uint32 grp_bucket3_debit_vec_set6                                       : 4;
    uint32 rsv_28                                                           : 4;

    uint32 grp_bucket0_debit_vec_set7                                       : 4;
    uint32 rsv_29                                                           : 4;
    uint32 grp_bucket1_debit_vec_set7                                       : 4;
    uint32 rsv_30                                                           : 4;
    uint32 grp_bucket2_debit_vec_set7                                       : 4;
    uint32 rsv_31                                                           : 4;
    uint32 grp_bucket3_debit_vec_set7                                       : 4;
    uint32 rsv_32                                                           : 4;
};
typedef struct q_mgr_grp_shape_ctl_s  q_mgr_grp_shape_ctl_t;

struct q_mgr_int_lk_stall_ctl_s
{
    uint32 int_lk_base_grp_id                                               : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct q_mgr_int_lk_stall_ctl_s  q_mgr_int_lk_stall_ctl_t;

struct q_mgr_intf_wrr_wt_ctl_s
{
    uint32 net_work_wt_cfg                                                  : 8;
    uint32 rsv_0                                                            : 24;

    uint32 misc_wt_cfg                                                      : 8;
    uint32 rsv_1                                                            : 24;

    uint32 cpu_wt_cfg                                                       : 8;
    uint32 rsv_2                                                            : 24;

    uint32 dma_wt_cfg                                                       : 8;
    uint32 rsv_3                                                            : 24;
};
typedef struct q_mgr_intf_wrr_wt_ctl_s  q_mgr_intf_wrr_wt_ctl_t;

struct q_mgr_misc_intf_wrr_wt_ctl_s
{
    uint32 i_loop_wt_cfg                                                    : 8;
    uint32 rsv_0                                                            : 24;

    uint32 oam_wt_cfg                                                       : 8;
    uint32 rsv_1                                                            : 24;

    uint32 e_loop_wt_cfg                                                    : 8;
    uint32 rsv_2                                                            : 24;

    uint32 int_lk_pm_wt_cfg                                                 : 8;
    uint32 rsv_3                                                            : 24;
};
typedef struct q_mgr_misc_intf_wrr_wt_ctl_s  q_mgr_misc_intf_wrr_wt_ctl_t;

struct q_mgr_oob_fc_ctl_s
{
    uint32 oob_fc_grp_en                                                    : 1;
    uint32 rsv_0                                                            : 7;
    uint32 oob_fc_pri_en                                                    : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct q_mgr_oob_fc_ctl_s  q_mgr_oob_fc_ctl_t;

struct q_mgr_oob_fc_status_s
{
    uint32 oob_fc_grp_stall_state0                                          : 32;

    uint32 oob_fc_grp_stall_state1                                          : 32;

    uint32 oob_fc_grp_stall_state2                                          : 32;

    uint32 oob_fc_grp_stall_state3                                          : 32;

    uint32 oob_fc_grp_stall_state4                                          : 32;

    uint32 oob_fc_grp_stall_state5                                          : 32;

    uint32 oob_fc_grp_stall_state6                                          : 32;

    uint32 oob_fc_grp_stall_state7                                          : 32;

    uint32 oob_fc_int_lk_stall_state                                        : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct q_mgr_oob_fc_status_s  q_mgr_oob_fc_status_t;

struct q_mgr_que_entry_credit_ctl_s
{
    uint32 que_entry_credit_thd                                             : 4;
    uint32 rsv_0                                                            : 28;

    uint32 que_entry_credit_used                                            : 4;
    uint32 rsv_1                                                            : 28;
};
typedef struct q_mgr_que_entry_credit_ctl_s  q_mgr_que_entry_credit_ctl_t;

struct q_mgr_que_shape_ctl_s
{
    uint32 que_shp_glb_en                                                   : 1;
    uint32 rsv_0                                                            : 15;
    uint32 que_shp_update_en                                                : 1;
    uint32 rsv_1                                                            : 15;

    uint32 que_shp_min_ptr                                                  : 16;
    uint32 que_shp_max_ptr                                                  : 16;

    uint32 que_shp_max_physical_ptr                                         : 16;
    uint32 rsv_2                                                            : 16;

    uint32 que_shp_upd_max_cnt                                              : 8;
    uint32 rsv_3                                                            : 24;
};
typedef struct q_mgr_que_shape_ctl_s  q_mgr_que_shape_ctl_t;

struct ds_egr_port_cnt_s
{
    uint32 port_cnt                                                         : 14;
    uint32 rsv_0                                                            : 18;
};
typedef struct ds_egr_port_cnt_s  ds_egr_port_cnt_t;

struct ds_egr_port_drop_profile_s
{
    uint32 port_drop_thrd                                                   : 10;
    uint32 rsv_0                                                            : 22;
};
typedef struct ds_egr_port_drop_profile_s  ds_egr_port_drop_profile_t;

struct ds_egr_port_fc_state_s
{
    uint32 fc_state                                                         : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct ds_egr_port_fc_state_s  ds_egr_port_fc_state_t;

struct ds_egr_resrc_ctl_s
{
    uint32 que_min_prof_id                                                  : 3;
    uint32 rsv_0                                                            : 1;
    uint32 egr_cond_dis_prof_id                                             : 2;
    uint32 rsv_1                                                            : 2;
    uint32 grp_drop_prof_id_high                                            : 3;
    uint32 rsv_2                                                            : 5;
    uint32 que_thrd_prof_id_high                                            : 3;
    uint32 rsv_3                                                            : 5;
    uint32 port_drop_prof_id_high                                           : 3;
    uint32 rsv_4                                                            : 1;
    uint32 stats_upd_en                                                     : 1;
    uint32 rsv_5                                                            : 3;

    uint32 mapped_tc                                                        : 3;
    uint32 rsv_6                                                            : 1;
    uint32 mapped_sc                                                        : 2;
    uint32 rsv_7                                                            : 2;
    uint32 wred_weight                                                      : 4;
    uint32 net_pkt_adj_index                                                : 3;
    uint32 rsv_8                                                            : 2;
    uint32 ecn_local_en                                                     : 1;
    uint32 wred_drop_mode                                                   : 1;
    uint32 force_random_drop                                                : 1;
    uint32 rsv_9                                                            : 12;
};
typedef struct ds_egr_resrc_ctl_s  ds_egr_resrc_ctl_t;

struct ds_grp_cnt_s
{
    uint32 grp_cnt                                                          : 14;
    uint32 rsv_0                                                            : 18;
};
typedef struct ds_grp_cnt_s  ds_grp_cnt_t;

struct ds_grp_drop_profile_s
{
    uint32 grp_drop_thrd                                                    : 10;
    uint32 rsv_0                                                            : 22;
};
typedef struct ds_grp_drop_profile_s  ds_grp_drop_profile_t;

struct ds_head_hash_mod_s
{
    uint32 mod7                                                             : 3;
    uint32 rsv_0                                                            : 1;
    uint32 mod6                                                             : 3;
    uint32 rsv_1                                                            : 1;
    uint32 mod5                                                             : 3;
    uint32 rsv_2                                                            : 1;
    uint32 mod3                                                             : 2;
    uint32 rsv_3                                                            : 18;
};
typedef struct ds_head_hash_mod_s  ds_head_hash_mod_t;

struct ds_link_aggregate_channel_s
{
    uint32 link_aggregation_group                                           : 7;
    uint32 link_change_en                                                   : 1;
    uint32 rsv_0                                                            : 1;
    uint32 group_en                                                         : 1;
    uint32 group_type                                                       : 2;
    uint32 rsv_1                                                            : 20;
};
typedef struct ds_link_aggregate_channel_s  ds_link_aggregate_channel_t;

struct ds_link_aggregate_channel_group_s
{
    uint32 channel_link_agg_mem_num                                         : 4;
    uint32 rsv_0                                                            : 7;
    uint32 channel_link_agg_member_ptr                                      : 5;
    uint32 channel_link_agg_mem_base                                        : 9;
    uint32 rsv_1                                                            : 3;
    uint32 channel_link_agg_flow_num                                        : 2;
    uint32 rsv_2                                                            : 1;
    uint32 channel_link_agg_remap_en                                        : 1;
};
typedef struct ds_link_aggregate_channel_group_s  ds_link_aggregate_channel_group_t;

struct ds_link_aggregate_channel_member_s
{
    uint32 channel_id                                                       : 6;
    uint32 rsv_0                                                            : 10;
    uint32 dest_chip_id                                                     : 5;
    uint32 rsv_1                                                            : 2;
    uint32 active                                                           : 1;
    uint32 old_ts                                                           : 8;
};
typedef struct ds_link_aggregate_channel_member_s  ds_link_aggregate_channel_member_t;

struct ds_link_aggregate_channel_member_set_s
{
    uint32 dest_channel0                                                    : 6;
    uint32 rsv_0                                                            : 2;
    uint32 dest_channel1                                                    : 6;
    uint32 rsv_1                                                            : 2;
    uint32 dest_channel2                                                    : 6;
    uint32 rsv_2                                                            : 2;
    uint32 dest_channel3                                                    : 6;
    uint32 rsv_3                                                            : 2;

    uint32 dest_channel4                                                    : 6;
    uint32 rsv_4                                                            : 2;
    uint32 dest_channel5                                                    : 6;
    uint32 rsv_5                                                            : 2;
    uint32 dest_channel6                                                    : 6;
    uint32 rsv_6                                                            : 2;
    uint32 dest_channel7                                                    : 6;
    uint32 rsv_7                                                            : 2;
};
typedef struct ds_link_aggregate_channel_member_set_s  ds_link_aggregate_channel_member_set_t;

struct ds_link_aggregate_group_s
{
    uint32 link_agg_mem_num                                                 : 4;
    uint32 rsv_0                                                            : 7;
    uint32 link_agg_port_member_ptr                                         : 5;
    uint32 link_agg_mem_base                                                : 10;
    uint32 rsv_1                                                            : 2;
    uint32 link_agg_flow_num                                                : 2;
    uint32 rsv_2                                                            : 1;
    uint32 link_agg_port_remap_en                                           : 1;
};
typedef struct ds_link_aggregate_group_s  ds_link_aggregate_group_t;

struct ds_link_aggregate_member_s
{
    uint32 dest_queue                                                       : 7;
    uint32 rsv_0                                                            : 9;
    uint32 dest_chip_id                                                     : 7;
    uint32 active                                                           : 1;
    uint32 old_ts                                                           : 8;
};
typedef struct ds_link_aggregate_member_s  ds_link_aggregate_member_t;

struct ds_link_aggregate_member_set_s
{
    uint32 dest_queue0                                                      : 7;
    uint32 rsv_0                                                            : 1;
    uint32 dest_channel0                                                    : 6;
    uint32 rsv_1                                                            : 2;
    uint32 dest_queue1                                                      : 7;
    uint32 rsv_2                                                            : 1;
    uint32 dest_channel1                                                    : 6;
    uint32 rsv_3                                                            : 2;

    uint32 dest_queue2                                                      : 7;
    uint32 rsv_4                                                            : 1;
    uint32 dest_channel2                                                    : 6;
    uint32 rsv_5                                                            : 2;
    uint32 dest_queue3                                                      : 7;
    uint32 rsv_6                                                            : 1;
    uint32 dest_channel3                                                    : 6;
    uint32 rsv_7                                                            : 2;

    uint32 dest_queue4                                                      : 7;
    uint32 rsv_8                                                            : 1;
    uint32 dest_channel4                                                    : 6;
    uint32 rsv_9                                                            : 2;
    uint32 dest_queue5                                                      : 7;
    uint32 rsv_10                                                           : 1;
    uint32 dest_channel5                                                    : 6;
    uint32 rsv_11                                                           : 2;

    uint32 dest_queue6                                                      : 7;
    uint32 rsv_12                                                           : 1;
    uint32 dest_channel6                                                    : 6;
    uint32 rsv_13                                                           : 2;
    uint32 dest_queue7                                                      : 7;
    uint32 rsv_14                                                           : 1;
    uint32 dest_channel7                                                    : 6;
    uint32 rsv_15                                                           : 2;
};
typedef struct ds_link_aggregate_member_set_s  ds_link_aggregate_member_set_t;

struct ds_link_aggregate_sgmac_group_s
{
    uint32 sgmac_link_agg_mem_num                                           : 4;
    uint32 sgmac_id                                                         : 6;
    uint32 sgmac_link_agg_remap_en                                          : 1;
    uint32 sgmac_link_agg_member_ptr                                        : 5;
    uint32 sgmac_link_agg_mem_base                                          : 9;
    uint32 peer_chip_id                                                     : 5;
    uint32 sgmac_link_agg_flow_num                                          : 2;
};
typedef struct ds_link_aggregate_sgmac_group_s  ds_link_aggregate_sgmac_group_t;

struct ds_link_aggregate_sgmac_member_s
{
    uint32 sgmac                                                            : 6;
    uint32 active                                                           : 1;
    uint32 rsv_0                                                            : 1;
    uint32 old_ts                                                           : 8;
    uint32 rsv_1                                                            : 16;
};
typedef struct ds_link_aggregate_sgmac_member_s  ds_link_aggregate_sgmac_member_t;

struct ds_link_aggregate_sgmac_member_set_s
{
    uint32 dest_sgmac0                                                      : 6;
    uint32 rsv_0                                                            : 2;
    uint32 dest_sgmac1                                                      : 6;
    uint32 rsv_1                                                            : 2;
    uint32 dest_sgmac2                                                      : 6;
    uint32 rsv_2                                                            : 2;
    uint32 dest_sgmac3                                                      : 6;
    uint32 rsv_3                                                            : 2;

    uint32 dest_sgmac4                                                      : 6;
    uint32 rsv_4                                                            : 2;
    uint32 dest_sgmac5                                                      : 6;
    uint32 rsv_5                                                            : 2;
    uint32 dest_sgmac6                                                      : 6;
    uint32 rsv_6                                                            : 2;
    uint32 dest_sgmac7                                                      : 6;
    uint32 rsv_7                                                            : 2;
};
typedef struct ds_link_aggregate_sgmac_member_set_s  ds_link_aggregate_sgmac_member_set_t;

struct ds_link_aggregation_port_s
{
    uint32 link_aggregation_channel_group                                   : 4;
    uint32 rsv_0                                                            : 4;
    uint32 channel_id                                                       : 6;
    uint32 rsv_1                                                            : 18;
};
typedef struct ds_link_aggregation_port_s  ds_link_aggregation_port_t;

struct ds_qcn_profile_s
{
    uint32 qcn_que_thrd                                                     : 14;
    uint32 rsv_0                                                            : 2;
    uint32 qcn_fb_max                                                       : 15;
    uint32 rsv_1                                                            : 1;

    uint32 qcn_max_prob                                                     : 15;
    uint32 rsv_2                                                            : 1;
    uint32 qcn_min_prob                                                     : 15;
    uint32 rsv_3                                                            : 1;

    uint32 qcn_factor                                                       : 3;
    uint32 rsv_4                                                            : 29;
};
typedef struct ds_qcn_profile_s  ds_qcn_profile_t;

struct ds_qcn_profile_id_s
{
    uint32 qcn_profile_id0                                                  : 4;
    uint32 qcn_en0                                                          : 1;
    uint32 rsv_0                                                            : 3;
    uint32 qcn_profile_id1                                                  : 4;
    uint32 qcn_en1                                                          : 1;
    uint32 rsv_1                                                            : 3;
    uint32 qcn_profile_id2                                                  : 4;
    uint32 qcn_en2                                                          : 1;
    uint32 rsv_2                                                            : 3;
    uint32 qcn_profile_id3                                                  : 4;
    uint32 qcn_en3                                                          : 1;
    uint32 rsv_3                                                            : 3;
};
typedef struct ds_qcn_profile_id_s  ds_qcn_profile_id_t;

struct ds_qcn_que_depth_s
{
    uint32 qcn_inst_depth                                                   : 14;
    uint32 rsv_0                                                            : 2;
    uint32 qcn_old_depth                                                    : 14;
    uint32 rsv_1                                                            : 2;
};
typedef struct ds_qcn_que_depth_s  ds_qcn_que_depth_t;

struct ds_qcn_que_id_base_s
{
    uint32 qcn_que_id_base                                                  : 4;
    uint32 rsv_0                                                            : 4;
    uint32 qcn_chan_en                                                      : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct ds_qcn_que_id_base_s  ds_qcn_que_id_base_t;

struct ds_que_cnt_s
{
    uint32 que_inst_cnt                                                     : 14;
    uint32 rsv_0                                                            : 2;
    uint32 que_avg_cnt                                                      : 14;
    uint32 rsv_1                                                            : 2;
};
typedef struct ds_que_cnt_s  ds_que_cnt_t;

struct ds_que_thrd_profile_s
{
    uint32 wred_max_thrd0                                                   : 14;
    uint32 rsv_0                                                            : 2;
    uint32 wred_min_thrd0                                                   : 14;
    uint32 rsv_1                                                            : 2;

    uint32 wred_max_thrd1                                                   : 14;
    uint32 rsv_2                                                            : 2;
    uint32 wred_min_thrd1                                                   : 14;
    uint32 rsv_3                                                            : 2;

    uint32 wred_max_thrd2                                                   : 14;
    uint32 rsv_4                                                            : 2;
    uint32 wred_min_thrd2                                                   : 14;
    uint32 rsv_5                                                            : 2;

    uint32 wred_max_thrd3                                                   : 14;
    uint32 rsv_6                                                            : 2;
    uint32 wred_min_thrd3                                                   : 14;
    uint32 rsv_7                                                            : 2;

    uint32 ecn_mark_thrd                                                    : 14;
    uint32 rsv_8                                                            : 18;

    uint32 max_drop_prob0                                                   : 7;
    uint32 rsv_9                                                            : 1;
    uint32 max_drop_prob1                                                   : 7;
    uint32 rsv_10                                                           : 1;
    uint32 max_drop_prob2                                                   : 7;
    uint32 rsv_11                                                           : 1;
    uint32 max_drop_prob3                                                   : 7;
    uint32 rsv_12                                                           : 1;

    uint32 que_xon_thrd                                                     : 14;
    uint32 rsv_13                                                           : 2;
    uint32 que_xoff_thrd                                                    : 14;
    uint32 rsv_14                                                           : 2;
};
typedef struct ds_que_thrd_profile_s  ds_que_thrd_profile_t;

struct ds_queue_hash_key_s
{
    uint32 sgmac0                                                           : 6;
    uint32 rsv_0                                                            : 2;
    uint32 hash_type0                                                       : 7;
    uint32 rsv_1                                                            : 1;
    uint32 queue_base0                                                      : 10;
    uint32 rsv_2                                                            : 6;

    uint32 dest_chip_id0                                                    : 5;
    uint32 mcast0                                                           : 1;
    uint32 rsv_3                                                            : 2;
    uint32 channel_id0                                                      : 6;
    uint32 rsv_4                                                            : 1;
    uint32 valid0                                                           : 1;
    uint32 dest_queue0                                                      : 16;

    uint32 fid0                                                             : 14;
    uint32 rsv_5                                                            : 2;
    uint32 service_id0                                                      : 14;
    uint32 rsv_6                                                            : 2;

    uint32 sgmac1                                                           : 6;
    uint32 rsv_7                                                            : 2;
    uint32 hash_type1                                                       : 7;
    uint32 rsv_8                                                            : 1;
    uint32 queue_base1                                                      : 10;
    uint32 rsv_9                                                            : 6;

    uint32 dest_chip_id1                                                    : 5;
    uint32 mcast1                                                           : 1;
    uint32 rsv_10                                                           : 2;
    uint32 channel_id1                                                      : 6;
    uint32 rsv_11                                                           : 1;
    uint32 valid1                                                           : 1;
    uint32 dest_queue1                                                      : 16;

    uint32 fid1                                                             : 14;
    uint32 rsv_12                                                           : 2;
    uint32 service_id1                                                      : 14;
    uint32 rsv_13                                                           : 2;

    uint32 sgmac2                                                           : 6;
    uint32 rsv_14                                                           : 2;
    uint32 hash_type2                                                       : 7;
    uint32 rsv_15                                                           : 1;
    uint32 queue_base2                                                      : 10;
    uint32 rsv_16                                                           : 6;

    uint32 dest_chip_id2                                                    : 5;
    uint32 mcast2                                                           : 1;
    uint32 rsv_17                                                           : 2;
    uint32 channel_id2                                                      : 6;
    uint32 rsv_18                                                           : 1;
    uint32 valid2                                                           : 1;
    uint32 dest_queue2                                                      : 16;

    uint32 fid2                                                             : 14;
    uint32 rsv_19                                                           : 2;
    uint32 service_id2                                                      : 14;
    uint32 rsv_20                                                           : 2;

    uint32 sgmac3                                                           : 6;
    uint32 rsv_21                                                           : 2;
    uint32 hash_type3                                                       : 7;
    uint32 rsv_22                                                           : 1;
    uint32 queue_base3                                                      : 10;
    uint32 rsv_23                                                           : 6;

    uint32 dest_chip_id3                                                    : 5;
    uint32 mcast3                                                           : 1;
    uint32 rsv_24                                                           : 2;
    uint32 channel_id3                                                      : 6;
    uint32 rsv_25                                                           : 1;
    uint32 valid3                                                           : 1;
    uint32 dest_queue3                                                      : 16;

    uint32 fid3                                                             : 14;
    uint32 rsv_26                                                           : 2;
    uint32 service_id3                                                      : 14;
    uint32 rsv_27                                                           : 2;
};
typedef struct ds_queue_hash_key_s  ds_queue_hash_key_t;

struct ds_queue_num_gen_ctl_s
{
    uint32 fid_mask                                                         : 16;
    uint32 fid_base                                                         : 16;

    uint32 flow_id_mask                                                     : 4;
    uint32 flow_id_base                                                     : 4;
    uint32 flow_id_shift                                                    : 4;
    uint32 channel_id_shift                                                 : 4;
    uint32 channel_id_base                                                  : 6;
    uint32 dest_chip_id_en                                                  : 1;
    uint32 sgmac_en                                                         : 1;
    uint32 service_queue_en                                                 : 1;
    uint32 channel_id_en                                                    : 1;
    uint32 mcast_en                                                         : 1;
    uint32 fid_en                                                           : 1;
    uint32 ds_queue_select_map_index                                        : 1;
    uint32 dest_queue_en                                                    : 1;
    uint32 rsv_0                                                            : 1;
    uint32 queue_gen_mode                                                   : 1;

    uint32 service_id_mask                                                  : 16;
    uint32 service_id_base                                                  : 16;

    uint32 dest_chip_id_mask                                                : 5;
    uint32 rsv_1                                                            : 5;
    uint32 sgmac_base                                                       : 6;
    uint32 dest_chip_id_base                                                : 5;
    uint32 rsv_2                                                            : 3;
    uint32 dest_chip_id_shift                                               : 4;
    uint32 rsv_3                                                            : 4;

    uint32 dest_queue_mask                                                  : 16;
    uint32 dest_queue_base                                                  : 16;

    uint32 queue_select_shift                                               : 4;
    uint32 rsv_4                                                            : 4;
    uint32 queue_select_mask                                                : 6;
    uint32 rsv_5                                                            : 2;
    uint32 service_id_shift                                                 : 4;
    uint32 rsv_6                                                            : 4;
    uint32 dest_queue_shift                                                 : 4;
    uint32 rsv_7                                                            : 4;

    uint32 queue_num_base                                                   : 10;
    uint32 sgmac_mask                                                       : 6;
    uint32 fid_shift                                                        : 4;
    uint32 channel_id_mask                                                  : 6;
    uint32 rsv_8                                                            : 2;
    uint32 sgmac_shift                                                      : 4;
};
typedef struct ds_queue_num_gen_ctl_s  ds_queue_num_gen_ctl_t;

struct ds_queue_select_map_s
{
    uint32 queue_select                                                     : 6;
    uint32 rsv_0                                                            : 2;
    uint32 drop_precedence                                                  : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct ds_queue_select_map_s  ds_queue_select_map_t;

struct ds_sgmac_head_hash_mod_s
{
    uint32 mod7                                                             : 3;
    uint32 rsv_0                                                            : 1;
    uint32 mod6                                                             : 3;
    uint32 rsv_1                                                            : 1;
    uint32 mod5                                                             : 3;
    uint32 rsv_2                                                            : 1;
    uint32 mod3                                                             : 2;
    uint32 rsv_3                                                            : 18;
};
typedef struct ds_sgmac_head_hash_mod_s  ds_sgmac_head_hash_mod_t;

struct ds_sgmac_map_s
{
    uint32 sgmac_group_id                                                   : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct ds_sgmac_map_s  ds_sgmac_map_t;

struct ds_uniform_rand_s
{
    uint32 drop_random_num                                                  : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct ds_uniform_rand_s  ds_uniform_rand_t;

struct q_mgr_enq_br_rtn_fifo_s
{
    uint32 q_mgr_enq_br_rtn_fifo_field                                      : 30;
    uint32 rsv_0                                                            : 2;
};
typedef struct q_mgr_enq_br_rtn_fifo_s  q_mgr_enq_br_rtn_fifo_t;

struct q_mgr_enq_chan_class_s
{
    uint32 chan_class                                                       : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct q_mgr_enq_chan_class_s  q_mgr_enq_chan_class_t;

struct q_mgr_enq_free_list_fifo_s
{
    uint32 q_mgr_enq_free_list_fifo_field                                   : 14;
    uint32 rsv_0                                                            : 18;
};
typedef struct q_mgr_enq_free_list_fifo_s  q_mgr_enq_free_list_fifo_t;

struct q_mgr_enq_interrupt_fatal_s
{
    uint32 q_mgr_enq_br_rtn_fifo_overrun                                    : 1;
    uint32 q_mgr_enq_sch_fifo_overrun                                       : 1;
    uint32 q_mgr_enq_track_fifo_overrun                                     : 1;
    uint32 q_mgr_enq_dly_match_fifo_overrun                                 : 1;
    uint32 q_mgr_enq_free_list_fifo_overrun                                 : 1;
    uint32 q_mgr_enq_que_map_ch_id_fifo_overrun                             : 1;
    uint32 q_mgr_enq_que_num_out_fifo_overrun                               : 1;
    uint32 q_mgr_enq_que_num_in_fifo_overrun                                : 1;
    uint32 ds_qcn_que_depth_ecc_error                                       : 1;
    uint32 q_mgr_enq_msg_fifo_overrun                                       : 1;
    uint32 ds_grp_cnt_ecc_error                                             : 1;
    uint32 ds_que_cnt_ecc_error                                             : 1;
    uint32 q_mgr_enq_que_num_in_fifo_underrun                               : 1;
    uint32 rsv_0                                                            : 19;
};
typedef struct q_mgr_enq_interrupt_fatal_s  q_mgr_enq_interrupt_fatal_t;

struct q_mgr_enq_interrupt_normal_s
{
    uint32 ds_link_aggregation_port_ecc_error                               : 1;
    uint32 ds_queue_select_map_single_bit_error                             : 1;
    uint32 ds_head_hash_mod_single_bit_error                                : 1;
    uint32 ds_queue_hash_key_ecc_error                                      : 1;
    uint32 q_mgr_enq_wred_index_parity_error                                : 1;
    uint32 ds_egr_resrc_ctl_ecc_error                                       : 1;
    uint32 ds_sgmac_head_hash_mod_ecc_error                                 : 1;
    uint32 ds_link_aggregation_port_single_bit_error                        : 1;
    uint32 ds_egr_resrc_ctl_single_bit_error                                : 1;
    uint32 ds_queue_hash_key_single_bit_error                               : 1;
    uint32 ds_queue_num_gen_ctl_single_bit_error                            : 1;
    uint32 ds_link_aggregate_member_single_bit_error                        : 1;
    uint32 ds_link_aggregate_sgmac_member_single_bit_error                  : 1;
    uint32 ds_link_aggregate_sgmac_member_ecc_error                         : 1;
    uint32 ds_sgmac_head_hash_mod_single_bit_error                          : 1;
    uint32 ds_link_aggregate_member_ecc_error                               : 1;
    uint32 ds_link_aggregate_member_set_single_bit_error                    : 1;
    uint32 ds_queue_select_map_ecc_error                                    : 1;
    uint32 ds_link_aggregate_channel_member_ecc_error                       : 1;
    uint32 ds_que_thrd_profile_parity_error                                 : 1;
    uint32 ds_queue_num_gen_ctl_ecc_error                                   : 1;
    uint32 ds_link_aggregate_member_set_ecc_error                           : 1;
    uint32 ds_head_hash_mod_ecc_error                                       : 1;
    uint32 ds_link_aggregate_channel_member_single_bit_error                : 1;
    uint32 ds_que_cnt_single_bit_error                                      : 1;
    uint32 ds_grp_cnt_single_bit_error                                      : 1;
    uint32 ds_qcn_que_depth_single_bit_error                                : 1;
    uint32 rsv_0                                                            : 5;
};
typedef struct q_mgr_enq_interrupt_normal_s  q_mgr_enq_interrupt_normal_t;

struct q_mgr_enq_msg_fifo_s
{
    uint32 q_mgr_enq_msg_fifo_field0                                        : 21;
    uint32 rsv_0                                                            : 11;

    uint32 q_mgr_enq_msg_fifo_field1                                        : 32;

    uint32 q_mgr_enq_msg_fifo_field2                                        : 32;

    uint32 q_mgr_enq_msg_fifo_field3                                        : 32;
};
typedef struct q_mgr_enq_msg_fifo_s  q_mgr_enq_msg_fifo_t;

struct q_mgr_enq_que_num_in_fifo_s
{
    uint32 q_mgr_enq_que_num_in_fifo_field0                                 : 31;
    uint32 rsv_0                                                            : 1;

    uint32 q_mgr_enq_que_num_in_fifo_field1                                 : 32;

    uint32 q_mgr_enq_que_num_in_fifo_field2                                 : 32;

    uint32 q_mgr_enq_que_num_in_fifo_field3                                 : 32;
};
typedef struct q_mgr_enq_que_num_in_fifo_s  q_mgr_enq_que_num_in_fifo_t;

struct q_mgr_enq_que_num_out_fifo_s
{
    uint32 q_mgr_enq_que_num_out_fifo_field0                                : 1;
    uint32 rsv_0                                                            : 31;

    uint32 q_mgr_enq_que_num_out_fifo_field1                                : 32;

    uint32 q_mgr_enq_que_num_out_fifo_field2                                : 32;
};
typedef struct q_mgr_enq_que_num_out_fifo_s  q_mgr_enq_que_num_out_fifo_t;

struct q_mgr_enq_sch_fifo_s
{
    uint32 q_mgr_enq_sch_fifo_field                                         : 30;
    uint32 rsv_0                                                            : 2;
};
typedef struct q_mgr_enq_sch_fifo_s  q_mgr_enq_sch_fifo_t;

struct q_mgr_enq_wred_index_s
{
    uint32 wred_free_index                                                  : 7;
    uint32 rsv_0                                                            : 25;
};
typedef struct q_mgr_enq_wred_index_s  q_mgr_enq_wred_index_t;

struct ds_egr_resrc_ctl__reg_ram__ram_chk_rec_s
{
    uint32 ds_egr_resrc_ctl_parity_fail_addr                                : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_egr_resrc_ctl_parity_fail                                     : 1;
};
typedef struct ds_egr_resrc_ctl__reg_ram__ram_chk_rec_s  ds_egr_resrc_ctl__reg_ram__ram_chk_rec_t;

struct ds_grp_cnt__reg_ram__ram_chk_rec_s
{
    uint32 ds_grp_cnt_parity_fail_addr                                      : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_grp_cnt_parity_fail                                           : 1;
};
typedef struct ds_grp_cnt__reg_ram__ram_chk_rec_s  ds_grp_cnt__reg_ram__ram_chk_rec_t;

struct ds_head_hash_mod__reg_ram__ram_chk_rec_s
{
    uint32 ds_head_hash_mod_parity_fail_addr                                : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_head_hash_mod_parity_fail                                     : 1;
};
typedef struct ds_head_hash_mod__reg_ram__ram_chk_rec_s  ds_head_hash_mod__reg_ram__ram_chk_rec_t;

struct ds_link_aggregate_channel_member__reg_ram__ram_chk_rec_s
{
    uint32 ds_link_aggregate_channel_member_parity_fail_addr                : 9;
    uint32 rsv_0                                                            : 22;
    uint32 ds_link_aggregate_channel_member_parity_fail                     : 1;
};
typedef struct ds_link_aggregate_channel_member__reg_ram__ram_chk_rec_s  ds_link_aggregate_channel_member__reg_ram__ram_chk_rec_t;

struct ds_link_aggregate_member_set__reg_ram__ram_chk_rec_s
{
    uint32 ds_link_aggregate_member_set_parity_fail_addr                    : 5;
    uint32 rsv_0                                                            : 26;
    uint32 ds_link_aggregate_member_set_parity_fail                         : 1;
};
typedef struct ds_link_aggregate_member_set__reg_ram__ram_chk_rec_s  ds_link_aggregate_member_set__reg_ram__ram_chk_rec_t;

struct ds_link_aggregate_member__reg_ram__ram_chk_rec_s
{
    uint32 ds_link_aggregate_member_parity_fail_addr                        : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_link_aggregate_member_parity_fail                             : 1;
};
typedef struct ds_link_aggregate_member__reg_ram__ram_chk_rec_s  ds_link_aggregate_member__reg_ram__ram_chk_rec_t;

struct ds_link_aggregate_sgmac_member__reg_ram__ram_chk_rec_s
{
    uint32 ds_link_aggregate_sgmac_member_parity_fail_addr                  : 9;
    uint32 rsv_0                                                            : 22;
    uint32 ds_link_aggregate_sgmac_member_parity_fail                       : 1;
};
typedef struct ds_link_aggregate_sgmac_member__reg_ram__ram_chk_rec_s  ds_link_aggregate_sgmac_member__reg_ram__ram_chk_rec_t;

struct ds_link_aggregation_port__reg_ram__ram_chk_rec_s
{
    uint32 ds_link_aggregation_port_parity_fail_addr                        : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_link_aggregation_port_parity_fail                             : 1;
};
typedef struct ds_link_aggregation_port__reg_ram__ram_chk_rec_s  ds_link_aggregation_port__reg_ram__ram_chk_rec_t;

struct ds_qcn_que_depth__reg_ram__ram_chk_rec_s
{
    uint32 ds_qcn_que_depth_parity_fail_addr                                : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_qcn_que_depth_parity_fail                                     : 1;
};
typedef struct ds_qcn_que_depth__reg_ram__ram_chk_rec_s  ds_qcn_que_depth__reg_ram__ram_chk_rec_t;

struct ds_que_cnt__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_cnt_parity_fail_addr                                      : 10;
    uint32 rsv_0                                                            : 21;
    uint32 ds_que_cnt_parity_fail                                           : 1;
};
typedef struct ds_que_cnt__reg_ram__ram_chk_rec_s  ds_que_cnt__reg_ram__ram_chk_rec_t;

struct ds_que_thrd_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_que_thrd_profile_parity_fail_addr                             : 6;
    uint32 rsv_0                                                            : 25;
    uint32 ds_que_thrd_profile_parity_fail                                  : 1;
};
typedef struct ds_que_thrd_profile__reg_ram__ram_chk_rec_s  ds_que_thrd_profile__reg_ram__ram_chk_rec_t;

struct ds_queue_hash_key__reg_ram__ram_chk_rec_s
{
    uint32 ds_queue_hash_key_parity_fail_addr                               : 7;
    uint32 rsv_0                                                            : 24;
    uint32 ds_queue_hash_key_parity_fail                                    : 1;
};
typedef struct ds_queue_hash_key__reg_ram__ram_chk_rec_s  ds_queue_hash_key__reg_ram__ram_chk_rec_t;

struct ds_queue_num_gen_ctl__reg_ram__ram_chk_rec_s
{
    uint32 ds_queue_num_gen_ctl_parity_fail_addr                            : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_queue_num_gen_ctl_parity_fail                                 : 1;
};
typedef struct ds_queue_num_gen_ctl__reg_ram__ram_chk_rec_s  ds_queue_num_gen_ctl__reg_ram__ram_chk_rec_t;

struct ds_queue_select_map__reg_ram__ram_chk_rec_s
{
    uint32 ds_queue_select_map_parity_fail_addr                             : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_queue_select_map_parity_fail                                  : 1;
};
typedef struct ds_queue_select_map__reg_ram__ram_chk_rec_s  ds_queue_select_map__reg_ram__ram_chk_rec_t;

struct ds_sgmac_head_hash_mod__reg_ram__ram_chk_rec_s
{
    uint32 ds_sgmac_head_hash_mod_parity_fail_addr                          : 8;
    uint32 rsv_0                                                            : 23;
    uint32 ds_sgmac_head_hash_mod_parity_fail                               : 1;
};
typedef struct ds_sgmac_head_hash_mod__reg_ram__ram_chk_rec_s  ds_sgmac_head_hash_mod__reg_ram__ram_chk_rec_t;

struct egr_cond_dis_profile_s
{
    uint32 cond_dis_bmp0                                                    : 7;
    uint32 rsv_0                                                            : 1;
    uint32 cond_dis_bmp1                                                    : 7;
    uint32 rsv_1                                                            : 1;
    uint32 cond_dis_bmp2                                                    : 7;
    uint32 rsv_2                                                            : 1;
    uint32 cond_dis_bmp3                                                    : 7;
    uint32 rsv_3                                                            : 1;
};
typedef struct egr_cond_dis_profile_s  egr_cond_dis_profile_t;

struct egr_congest_level_thrd_s
{
    uint32 rsv_0                                                            : 6;
    uint32 sc0_thrd0                                                        : 8;
    uint32 rsv_1                                                            : 8;
    uint32 sc0_thrd1                                                        : 8;
    uint32 rsv_2                                                            : 2;

    uint32 rsv_3                                                            : 6;
    uint32 sc0_thrd2                                                        : 8;
    uint32 rsv_4                                                            : 8;
    uint32 sc0_thrd3                                                        : 8;
    uint32 rsv_5                                                            : 2;

    uint32 rsv_6                                                            : 6;
    uint32 sc0_thrd4                                                        : 8;
    uint32 rsv_7                                                            : 8;
    uint32 sc0_thrd5                                                        : 8;
    uint32 rsv_8                                                            : 2;

    uint32 rsv_9                                                            : 6;
    uint32 sc0_thrd6                                                        : 8;
    uint32 rsv_10                                                           : 18;

    uint32 rsv_11                                                           : 6;
    uint32 sc1_thrd0                                                        : 8;
    uint32 rsv_12                                                           : 8;
    uint32 sc1_thrd1                                                        : 8;
    uint32 rsv_13                                                           : 2;

    uint32 rsv_14                                                           : 6;
    uint32 sc1_thrd2                                                        : 8;
    uint32 rsv_15                                                           : 8;
    uint32 sc1_thrd3                                                        : 8;
    uint32 rsv_16                                                           : 2;

    uint32 rsv_17                                                           : 6;
    uint32 sc1_thrd4                                                        : 8;
    uint32 rsv_18                                                           : 8;
    uint32 sc1_thrd5                                                        : 8;
    uint32 rsv_19                                                           : 2;

    uint32 rsv_20                                                           : 6;
    uint32 sc1_thrd6                                                        : 8;
    uint32 rsv_21                                                           : 18;

    uint32 rsv_22                                                           : 6;
    uint32 sc2_thrd0                                                        : 8;
    uint32 rsv_23                                                           : 8;
    uint32 sc2_thrd1                                                        : 8;
    uint32 rsv_24                                                           : 2;

    uint32 rsv_25                                                           : 6;
    uint32 sc2_thrd2                                                        : 8;
    uint32 rsv_26                                                           : 8;
    uint32 sc2_thrd3                                                        : 8;
    uint32 rsv_27                                                           : 2;

    uint32 rsv_28                                                           : 6;
    uint32 sc2_thrd4                                                        : 8;
    uint32 rsv_29                                                           : 8;
    uint32 sc2_thrd5                                                        : 8;
    uint32 rsv_30                                                           : 2;

    uint32 rsv_31                                                           : 6;
    uint32 sc2_thrd6                                                        : 8;
    uint32 rsv_32                                                           : 18;

    uint32 rsv_33                                                           : 6;
    uint32 sc3_thrd0                                                        : 8;
    uint32 rsv_34                                                           : 8;
    uint32 sc3_thrd1                                                        : 8;
    uint32 rsv_35                                                           : 2;

    uint32 rsv_36                                                           : 6;
    uint32 sc3_thrd2                                                        : 8;
    uint32 rsv_37                                                           : 8;
    uint32 sc3_thrd3                                                        : 8;
    uint32 rsv_38                                                           : 2;

    uint32 rsv_39                                                           : 6;
    uint32 sc3_thrd4                                                        : 8;
    uint32 rsv_40                                                           : 8;
    uint32 sc3_thrd5                                                        : 8;
    uint32 rsv_41                                                           : 2;

    uint32 rsv_42                                                           : 6;
    uint32 sc3_thrd6                                                        : 8;
    uint32 rsv_43                                                           : 18;
};
typedef struct egr_congest_level_thrd_s  egr_congest_level_thrd_t;

struct egr_resrc_mgr_ctl_s
{
    uint32 egr_total_thrd                                                   : 10;
    uint32 rsv_0                                                            : 6;
    uint32 egr_resrc_mgr_en                                                 : 1;
    uint32 rsv_1                                                            : 3;
    uint32 en_c2c_packet_chk                                                : 1;
    uint32 rsv_2                                                            : 3;
    uint32 en_critical_packet_chk                                           : 1;
    uint32 rsv_3                                                            : 7;
};
typedef struct egr_resrc_mgr_ctl_s  egr_resrc_mgr_ctl_t;

struct egr_sc_cnt_s
{
    uint32 sc_cnt0                                                          : 14;
    uint32 rsv_0                                                            : 2;
    uint32 sc_cnt1                                                          : 14;
    uint32 rsv_1                                                            : 2;

    uint32 sc_cnt2                                                          : 14;
    uint32 rsv_2                                                            : 2;
    uint32 sc_cnt3                                                          : 14;
    uint32 rsv_3                                                            : 2;
};
typedef struct egr_sc_cnt_s  egr_sc_cnt_t;

struct egr_sc_thrd_s
{
    uint32 rsv_0                                                            : 4;
    uint32 sc_thrd0                                                         : 10;
    uint32 rsv_1                                                            : 6;
    uint32 sc_thrd1                                                         : 10;
    uint32 rsv_2                                                            : 2;

    uint32 rsv_3                                                            : 4;
    uint32 sc_thrd2                                                         : 10;
    uint32 rsv_4                                                            : 6;
    uint32 sc_thrd3                                                         : 10;
    uint32 rsv_5                                                            : 2;
};
typedef struct egr_sc_thrd_s  egr_sc_thrd_t;

struct egr_tc_cnt_s
{
    uint32 tc_cnt0                                                          : 14;
    uint32 rsv_0                                                            : 2;
    uint32 tc_cnt1                                                          : 14;
    uint32 rsv_1                                                            : 2;

    uint32 tc_cnt2                                                          : 14;
    uint32 rsv_2                                                            : 2;
    uint32 tc_cnt3                                                          : 14;
    uint32 rsv_3                                                            : 2;

    uint32 tc_cnt4                                                          : 14;
    uint32 rsv_4                                                            : 2;
    uint32 tc_cnt5                                                          : 14;
    uint32 rsv_5                                                            : 2;

    uint32 tc_cnt6                                                          : 14;
    uint32 rsv_6                                                            : 2;
    uint32 tc_cnt7                                                          : 14;
    uint32 rsv_7                                                            : 2;
};
typedef struct egr_tc_cnt_s  egr_tc_cnt_t;

struct egr_tc_thrd_s
{
    uint32 rsv_0                                                            : 4;
    uint32 tc_thrd0                                                         : 10;
    uint32 rsv_1                                                            : 6;
    uint32 tc_thrd1                                                         : 10;
    uint32 rsv_2                                                            : 2;

    uint32 rsv_3                                                            : 4;
    uint32 tc_thrd2                                                         : 10;
    uint32 rsv_4                                                            : 6;
    uint32 tc_thrd3                                                         : 10;
    uint32 rsv_5                                                            : 2;

    uint32 rsv_6                                                            : 4;
    uint32 tc_thrd4                                                         : 10;
    uint32 rsv_7                                                            : 6;
    uint32 tc_thrd5                                                         : 10;
    uint32 rsv_8                                                            : 2;

    uint32 rsv_9                                                            : 4;
    uint32 tc_thrd6                                                         : 10;
    uint32 rsv_10                                                           : 6;
    uint32 tc_thrd7                                                         : 10;
    uint32 rsv_11                                                           : 2;
};
typedef struct egr_tc_thrd_s  egr_tc_thrd_t;

struct egr_total_cnt_s
{
    uint32 total_cnt                                                        : 14;
    uint32 rsv_0                                                            : 18;
};
typedef struct egr_total_cnt_s  egr_total_cnt_t;

struct q_hash_cam_ctl_s
{
    uint32 sgmac0                                                           : 6;
    uint32 rsv_0                                                            : 2;
    uint32 hash_type0                                                       : 7;
    uint32 rsv_1                                                            : 1;
    uint32 queue_base0                                                      : 10;
    uint32 rsv_2                                                            : 6;

    uint32 dest_chip_id0                                                    : 5;
    uint32 mcast0                                                           : 1;
    uint32 rsv_3                                                            : 2;
    uint32 channel_id0                                                      : 6;
    uint32 rsv_4                                                            : 1;
    uint32 valid0                                                           : 1;
    uint32 dest_queue0                                                      : 16;

    uint32 fid0                                                             : 14;
    uint32 rsv_5                                                            : 2;
    uint32 service_id0                                                      : 14;
    uint32 rsv_6                                                            : 2;

    uint32 sgmac1                                                           : 6;
    uint32 rsv_7                                                            : 2;
    uint32 hash_type1                                                       : 7;
    uint32 rsv_8                                                            : 1;
    uint32 queue_base1                                                      : 10;
    uint32 rsv_9                                                            : 6;

    uint32 dest_chip_id1                                                    : 5;
    uint32 mcast1                                                           : 1;
    uint32 rsv_10                                                           : 2;
    uint32 channel_id1                                                      : 6;
    uint32 rsv_11                                                           : 1;
    uint32 valid1                                                           : 1;
    uint32 dest_queue1                                                      : 16;

    uint32 fid1                                                             : 14;
    uint32 rsv_12                                                           : 2;
    uint32 service_id1                                                      : 14;
    uint32 rsv_13                                                           : 2;

    uint32 sgmac2                                                           : 6;
    uint32 rsv_14                                                           : 2;
    uint32 hash_type2                                                       : 7;
    uint32 rsv_15                                                           : 1;
    uint32 queue_base2                                                      : 10;
    uint32 rsv_16                                                           : 6;

    uint32 dest_chip_id2                                                    : 5;
    uint32 mcast2                                                           : 1;
    uint32 rsv_17                                                           : 2;
    uint32 channel_id2                                                      : 6;
    uint32 rsv_18                                                           : 1;
    uint32 valid2                                                           : 1;
    uint32 dest_queue2                                                      : 16;

    uint32 fid2                                                             : 14;
    uint32 rsv_19                                                           : 2;
    uint32 service_id2                                                      : 14;
    uint32 rsv_20                                                           : 2;

    uint32 sgmac3                                                           : 6;
    uint32 rsv_21                                                           : 2;
    uint32 hash_type3                                                       : 7;
    uint32 rsv_22                                                           : 1;
    uint32 queue_base3                                                      : 10;
    uint32 rsv_23                                                           : 6;

    uint32 dest_chip_id3                                                    : 5;
    uint32 mcast3                                                           : 1;
    uint32 rsv_24                                                           : 2;
    uint32 channel_id3                                                      : 6;
    uint32 rsv_25                                                           : 1;
    uint32 valid3                                                           : 1;
    uint32 dest_queue3                                                      : 16;

    uint32 fid3                                                             : 14;
    uint32 rsv_26                                                           : 2;
    uint32 service_id3                                                      : 14;
    uint32 rsv_27                                                           : 2;

    uint32 sgmac4                                                           : 6;
    uint32 rsv_28                                                           : 2;
    uint32 hash_type4                                                       : 7;
    uint32 rsv_29                                                           : 1;
    uint32 queue_base4                                                      : 10;
    uint32 rsv_30                                                           : 6;

    uint32 dest_chip_id4                                                    : 5;
    uint32 mcast4                                                           : 1;
    uint32 rsv_31                                                           : 2;
    uint32 channel_id4                                                      : 6;
    uint32 rsv_32                                                           : 1;
    uint32 valid4                                                           : 1;
    uint32 dest_queue4                                                      : 16;

    uint32 fid4                                                             : 14;
    uint32 rsv_33                                                           : 2;
    uint32 service_id4                                                      : 14;
    uint32 rsv_34                                                           : 2;

    uint32 sgmac5                                                           : 6;
    uint32 rsv_35                                                           : 2;
    uint32 hash_type5                                                       : 7;
    uint32 rsv_36                                                           : 1;
    uint32 queue_base5                                                      : 10;
    uint32 rsv_37                                                           : 6;

    uint32 dest_chip_id5                                                    : 5;
    uint32 mcast5                                                           : 1;
    uint32 rsv_38                                                           : 2;
    uint32 channel_id5                                                      : 6;
    uint32 rsv_39                                                           : 1;
    uint32 valid5                                                           : 1;
    uint32 dest_queue5                                                      : 16;

    uint32 fid5                                                             : 14;
    uint32 rsv_40                                                           : 2;
    uint32 service_id5                                                      : 14;
    uint32 rsv_41                                                           : 2;

    uint32 sgmac6                                                           : 6;
    uint32 rsv_42                                                           : 2;
    uint32 hash_type6                                                       : 7;
    uint32 rsv_43                                                           : 1;
    uint32 queue_base6                                                      : 10;
    uint32 rsv_44                                                           : 6;

    uint32 dest_chip_id6                                                    : 5;
    uint32 mcast6                                                           : 1;
    uint32 rsv_45                                                           : 2;
    uint32 channel_id6                                                      : 6;
    uint32 rsv_46                                                           : 1;
    uint32 valid6                                                           : 1;
    uint32 dest_queue6                                                      : 16;

    uint32 fid6                                                             : 14;
    uint32 rsv_47                                                           : 2;
    uint32 service_id6                                                      : 14;
    uint32 rsv_48                                                           : 2;

    uint32 sgmac7                                                           : 6;
    uint32 rsv_49                                                           : 2;
    uint32 hash_type7                                                       : 7;
    uint32 rsv_50                                                           : 1;
    uint32 queue_base7                                                      : 10;
    uint32 rsv_51                                                           : 6;

    uint32 dest_chip_id7                                                    : 5;
    uint32 mcast7                                                           : 1;
    uint32 rsv_52                                                           : 2;
    uint32 channel_id7                                                      : 6;
    uint32 rsv_53                                                           : 1;
    uint32 valid7                                                           : 1;
    uint32 dest_queue7                                                      : 16;

    uint32 fid7                                                             : 14;
    uint32 rsv_54                                                           : 2;
    uint32 service_id7                                                      : 14;
    uint32 rsv_55                                                           : 2;
};
typedef struct q_hash_cam_ctl_s  q_hash_cam_ctl_t;

struct q_link_agg_timer_ctl0_s
{
    uint32 update_threshold0                                                : 32;

    uint32 rsv_0                                                            : 30;
    uint32 update_en0                                                       : 1;
    uint32 rsv_1                                                            : 1;

    uint32 max_ptr0                                                         : 16;
    uint32 min_ptr0                                                         : 16;

    uint32 max_phy_ptr0                                                     : 16;
    uint32 ts_threshold0                                                    : 8;
    uint32 rsv_2                                                            : 8;
};
typedef struct q_link_agg_timer_ctl0_s  q_link_agg_timer_ctl0_t;

struct q_link_agg_timer_ctl1_s
{
    uint32 update_threshold1                                                : 32;

    uint32 rsv_0                                                            : 30;
    uint32 update_en1                                                       : 1;
    uint32 rsv_1                                                            : 1;

    uint32 max_ptr1                                                         : 16;
    uint32 min_ptr1                                                         : 16;

    uint32 max_phy_ptr1                                                     : 16;
    uint32 ts_threshold1                                                    : 8;
    uint32 rsv_2                                                            : 8;
};
typedef struct q_link_agg_timer_ctl1_s  q_link_agg_timer_ctl1_t;

struct q_link_agg_timer_ctl2_s
{
    uint32 update_threshold2                                                : 32;

    uint32 rsv_0                                                            : 30;
    uint32 update_en2                                                       : 1;
    uint32 rsv_1                                                            : 1;

    uint32 max_ptr2                                                         : 16;
    uint32 min_ptr2                                                         : 16;

    uint32 max_phy_ptr2                                                     : 16;
    uint32 ts_threshold2                                                    : 8;
    uint32 rsv_2                                                            : 8;
};
typedef struct q_link_agg_timer_ctl2_s  q_link_agg_timer_ctl2_t;

struct q_mgr_enq_credit_config_s
{
    uint32 enq_que_num_out_fifo_credit_config                               : 4;
    uint32 rsv_0                                                            : 12;
    uint32 que_map_credit_config                                            : 3;
    uint32 rsv_1                                                            : 13;

    uint32 rcd_upd_credit_config                                            : 7;
    uint32 rsv_2                                                            : 25;

    uint32 table_ram_credit_config                                          : 3;
    uint32 rsv_3                                                            : 29;
};
typedef struct q_mgr_enq_credit_config_s  q_mgr_enq_credit_config_t;

struct q_mgr_enq_credit_used_s
{
    uint32 enq_que_num_out_fifo_credit_used                                 : 4;
    uint32 rsv_0                                                            : 12;
    uint32 que_map_credit_used                                              : 3;
    uint32 rsv_1                                                            : 13;

    uint32 rcd_upd_credit_used                                              : 7;
    uint32 rsv_2                                                            : 25;

    uint32 table_ram_credit_used                                            : 3;
    uint32 rsv_3                                                            : 29;
};
typedef struct q_mgr_enq_credit_used_s  q_mgr_enq_credit_used_t;

struct q_mgr_enq_ctl_s
{
    uint32 based_on_buf_cnt                                                 : 1;
    uint32 rsv_0                                                            : 3;
    uint32 c2c_pkt_force_no_drop                                            : 1;
    uint32 rsv_1                                                            : 3;
    uint32 critical_pkt_force_no_drop                                       : 1;
    uint32 rsv_2                                                            : 3;
    uint32 parity_en                                                        : 1;
    uint32 rsv_3                                                            : 3;
    uint32 cpu_based_on_pkt_num                                             : 1;
    uint32 rsv_4                                                            : 7;
    uint32 cpu_pkt_len_adj_factor                                           : 4;
    uint32 rsv_5                                                            : 4;
};
typedef struct q_mgr_enq_ctl_s  q_mgr_enq_ctl_t;

struct q_mgr_enq_debug_fsm_s
{
    uint32 cur_link_scan_state                                              : 5;
    uint32 rsv_0                                                            : 27;
};
typedef struct q_mgr_enq_debug_fsm_s  q_mgr_enq_debug_fsm_t;

struct q_mgr_enq_debug_stats_s
{
    uint32 fr_met_fifo_msg_cnt                                              : 4;
    uint32 rsv_0                                                            : 4;
    uint32 output_met_fifo_done_cnt                                         : 4;
    uint32 rsv_1                                                            : 4;
    uint32 fr_buf_retrv_rtn_cnt                                             : 4;
    uint32 rsv_2                                                            : 12;

    uint32 output_rcd_wr_cnt                                                : 4;
    uint32 rsv_3                                                            : 12;
    uint32 input_rcd_wr_done_cnt                                            : 4;
    uint32 rsv_4                                                            : 4;
    uint32 output_rcd_wr_buf_cnt                                            : 8;

    uint32 output_enq_link_queue_cnt                                        : 4;
    uint32 rsv_5                                                            : 12;
    uint32 output_enq_link_pkt_cnt                                          : 16;

    uint32 output_table_wr_cnt                                              : 4;
    uint32 rsv_6                                                            : 12;
    uint32 input_table_wr_done_cnt                                          : 4;
    uint32 rsv_7                                                            : 12;

    uint32 rsv_8                                                            : 16;
    uint32 input_sch_deq_queue_cnt                                          : 4;
    uint32 rsv_9                                                            : 4;
    uint32 input_sch_deq_buf_cnt                                            : 8;

    uint32 drop4_wred_cnt                                                   : 4;
    uint32 rsv_10                                                           : 4;
    uint32 drop4_free_used_up_cnt                                           : 4;
    uint32 rsv_11                                                           : 4;
    uint32 drop4_force_random_drop_cnt                                      : 4;
    uint32 rsv_12                                                           : 4;
    uint32 drop4_enq_discard_cnt                                            : 4;
    uint32 rsv_13                                                           : 4;

    uint32 drop_critical_pkt_cnt                                            : 4;
    uint32 rsv_14                                                           : 4;
    uint32 drop4_disabled_channel_id_cnt                                    : 4;
    uint32 rsv_15                                                           : 4;
    uint32 drop4_egress_resrc_mgr_cnt                                       : 4;
    uint32 rsv_16                                                           : 4;
    uint32 drop4_que_map_discard_cnt                                        : 4;
    uint32 rsv_17                                                           : 4;

    uint32 fr_met_fifo_msg_type0_cnt                                        : 8;
    uint32 fr_met_fifo_msg_type5_cnt                                        : 8;
    uint32 fr_met_fifo_msg_type6_cnt                                        : 8;
    uint32 fr_met_fifo_msg_type7_cnt                                        : 8;

    uint32 no_link_down_entry_exist_chan_level_cnt                          : 4;
    uint32 rsv_18                                                           : 4;
    uint32 no_link_down_entry_exist_port_level_cnt                          : 4;
    uint32 rsv_19                                                           : 4;
    uint32 no_link_down_entry_exist_sgmac_level_cnt                         : 4;
    uint32 rsv_20                                                           : 4;
    uint32 que_hash_lookup_fail_cnt                                         : 4;
    uint32 rsv_21                                                           : 4;

    uint32 admit_enq_msg_cnt                                                : 24;
    uint32 rsv_22                                                           : 8;

    uint32 drop_enq_msg_cnt                                                 : 24;
    uint32 rsv_23                                                           : 8;

    uint32 drop_c2c_pkt_cnt                                                 : 4;
    uint32 rsv_24                                                           : 28;

    uint32 no_port_link_aggr_member_discard_cnt                             : 4;
    uint32 rsv_25                                                           : 4;
    uint32 mcast_link_aggr_discard_cnt                                      : 4;
    uint32 rsv_26                                                           : 4;
    uint32 no_chan_link_aggr_mem_discard_cnt                                : 4;
    uint32 rsv_27                                                           : 12;

    uint32 mcast_chan_bunding_discard_cnt                                   : 4;
    uint32 rsv_28                                                           : 4;
    uint32 no_sgmac_link_aggr_member_discard_cnt                            : 4;
    uint32 rsv_29                                                           : 4;
    uint32 stacking_discard_cnt                                             : 4;
    uint32 rsv_30                                                           : 12;
};
typedef struct q_mgr_enq_debug_stats_s  q_mgr_enq_debug_stats_t;

struct q_mgr_enq_drain_enable_s
{
    uint32 drain_enable                                                     : 1;
    uint32 rsv_0                                                            : 7;
    uint32 msg_upd_drain_enable                                             : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct q_mgr_enq_drain_enable_s  q_mgr_enq_drain_enable_t;

struct q_mgr_enq_drop_ctl_s
{
    uint32 critical_pkt_drop_pri                                            : 2;
    uint32 rsv_0                                                            : 6;
    uint32 non_tcp_drop_pri                                                 : 2;
    uint32 rsv_1                                                            : 6;
    uint32 wred_care_resrc_mgr                                              : 1;
    uint32 rsv_2                                                            : 7;
    uint32 wred_mode_glb_en                                                 : 1;
    uint32 rsv_3                                                            : 7;
};
typedef struct q_mgr_enq_drop_ctl_s  q_mgr_enq_drop_ctl_t;

struct q_mgr_enq_ecc_ctl_s
{
    uint32 ecc_correct_disable                                              : 1;
    uint32 rsv_0                                                            : 7;
    uint32 ecc_detect_disable                                               : 1;
    uint32 rsv_1                                                            : 23;
};
typedef struct q_mgr_enq_ecc_ctl_s  q_mgr_enq_ecc_ctl_t;

struct q_mgr_enq_init_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct q_mgr_enq_init_s  q_mgr_enq_init_t;

struct q_mgr_enq_init_done_s
{
    uint32 init_done                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct q_mgr_enq_init_done_s  q_mgr_enq_init_done_t;

struct q_mgr_enq_length_adjust_s
{
    uint32 adjust_length0                                                   : 14;
    uint32 rsv_0                                                            : 18;

    uint32 adjust_length1                                                   : 14;
    uint32 rsv_1                                                            : 18;
};
typedef struct q_mgr_enq_length_adjust_s  q_mgr_enq_length_adjust_t;

struct q_mgr_enq_link_down_scan_state_s
{
    uint32 link_down_scan_state63_to32                                      : 32;

    uint32 link_down_scan_state31_to0                                       : 32;
};
typedef struct q_mgr_enq_link_down_scan_state_s  q_mgr_enq_link_down_scan_state_t;

struct q_mgr_enq_link_state_s
{
    uint32 link_state63_to32                                                : 32;

    uint32 link_state31_to0                                                 : 32;
};
typedef struct q_mgr_enq_link_state_s  q_mgr_enq_link_state_t;

struct q_mgr_enq_rand_seed_load_force_drop_s
{
    uint32 rand_seed_value_force_drop                                       : 24;
    uint32 rsv_0                                                            : 7;
    uint32 rand_seed_load_force_drop                                        : 1;
};
typedef struct q_mgr_enq_rand_seed_load_force_drop_s  q_mgr_enq_rand_seed_load_force_drop_t;

struct q_mgr_enq_scan_link_down_chan_record_s
{
    uint32 link_down_scan_chan_record63_to32                                : 32;

    uint32 link_down_scan_chan_record31_to0                                 : 32;
};
typedef struct q_mgr_enq_scan_link_down_chan_record_s  q_mgr_enq_scan_link_down_chan_record_t;

struct q_mgr_enq_track_fifo__fifo_almost_full_thrd_s
{
    uint32 q_mgr_enq_track_fifo_a_full_thrd                                 : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct q_mgr_enq_track_fifo__fifo_almost_full_thrd_s  q_mgr_enq_track_fifo__fifo_almost_full_thrd_t;

struct q_mgr_net_pkt_adj_s
{
    uint32 net_pkt_adj_val0                                                 : 8;
    uint32 net_pkt_adj_val1                                                 : 8;
    uint32 net_pkt_adj_val2                                                 : 8;
    uint32 net_pkt_adj_val3                                                 : 8;

    uint32 net_pkt_adj_val4                                                 : 8;
    uint32 net_pkt_adj_val5                                                 : 8;
    uint32 net_pkt_adj_val6                                                 : 8;
    uint32 net_pkt_adj_val7                                                 : 8;
};
typedef struct q_mgr_net_pkt_adj_s  q_mgr_net_pkt_adj_t;

struct q_mgr_que_deq_stats_base_s
{
    uint32 deq_stats_base                                                   : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct q_mgr_que_deq_stats_base_s  q_mgr_que_deq_stats_base_t;

struct q_mgr_que_enq_stats_base_s
{
    uint32 enq_stats_base                                                   : 6;
    uint32 rsv_0                                                            : 26;
};
typedef struct q_mgr_que_enq_stats_base_s  q_mgr_que_enq_stats_base_t;

struct q_mgr_queue_id_mon_s
{
    uint32 queue_id0                                                        : 10;
    uint32 rsv_0                                                            : 22;

    uint32 queue_id1                                                        : 10;
    uint32 rsv_1                                                            : 22;

    uint32 queue_id2                                                        : 10;
    uint32 rsv_2                                                            : 22;

    uint32 queue_id3                                                        : 10;
    uint32 rsv_3                                                            : 22;
};
typedef struct q_mgr_queue_id_mon_s  q_mgr_queue_id_mon_t;

struct q_mgr_rand_seed_load_s
{
    uint32 rand_seed_value                                                  : 15;
    uint32 rsv_0                                                            : 16;
    uint32 rand_seed_load                                                   : 1;
};
typedef struct q_mgr_rand_seed_load_s  q_mgr_rand_seed_load_t;

struct q_mgr_reserved_channel_range_s
{
    uint32 reserved_channel_min0                                            : 6;
    uint32 rsv_0                                                            : 2;
    uint32 reserved_channel_max0                                            : 6;
    uint32 rsv_1                                                            : 17;
    uint32 reserved_channel_valid0                                          : 1;

    uint32 reserved_channel_min1                                            : 6;
    uint32 rsv_2                                                            : 2;
    uint32 reserved_channel_max1                                            : 6;
    uint32 rsv_3                                                            : 17;
    uint32 reserved_channel_valid1                                          : 1;
};
typedef struct q_mgr_reserved_channel_range_s  q_mgr_reserved_channel_range_t;

struct q_write_ctl_s
{
    uint32 queue_sel_type_bits                                              : 2;
    uint32 use_old_dest_map                                                 : 1;
    uint32 rsv_0                                                            : 2;
    uint32 rx_oam_channel_group_en                                          : 1;
    uint32 gen_que_id_rx_ether_oam                                          : 1;
    uint32 link_change_en                                                   : 1;
    uint32 chip_id                                                          : 5;
    uint32 rsv_1                                                            : 3;
    uint32 random_drop_threshold                                            : 16;

    uint32 rsv_2                                                            : 6;
    uint32 rx_ether_oam_queue_select_shift                                  : 4;
    uint32 rsv_3                                                            : 22;

    uint32 rx_ether_oam_queue_base0                                         : 10;
    uint32 rsv_4                                                            : 6;
    uint32 rx_ether_oam_queue_base1                                         : 10;
    uint32 rsv_5                                                            : 6;

    uint32 rx_ether_oam_queue_base2                                         : 10;
    uint32 rsv_6                                                            : 6;
    uint32 rx_ether_oam_queue_base3                                         : 10;
    uint32 rsv_7                                                            : 6;

    uint32 rx_ether_oam_queue_base4                                         : 10;
    uint32 rsv_8                                                            : 6;
    uint32 rx_ether_oam_queue_base5                                         : 10;
    uint32 rsv_9                                                            : 6;

    uint32 rx_ether_oam_queue_base6                                         : 10;
    uint32 rsv_10                                                           : 6;
    uint32 rx_ether_oam_queue_base7                                         : 10;
    uint32 rsv_11                                                           : 6;

    uint32 rx_ether_oam_queue_base8                                         : 10;
    uint32 rsv_12                                                           : 6;
    uint32 rx_ether_oam_queue_base9                                         : 10;
    uint32 rsv_13                                                           : 6;

    uint32 rx_ether_oam_queue_base10                                        : 10;
    uint32 rsv_14                                                           : 6;
    uint32 rx_ether_oam_queue_base11                                        : 10;
    uint32 rsv_15                                                           : 6;

    uint32 rx_ether_oam_queue_base12                                        : 10;
    uint32 rsv_16                                                           : 6;
    uint32 rx_ether_oam_queue_base13                                        : 10;
    uint32 rsv_17                                                           : 6;

    uint32 rx_ether_oam_queue_base14                                        : 10;
    uint32 rsv_18                                                           : 6;
    uint32 rx_ether_oam_queue_base15                                        : 10;
    uint32 rsv_19                                                           : 6;
};
typedef struct q_write_ctl_s  q_write_ctl_t;

struct q_write_sgmac_ctl_s
{
    uint32 discard_unkown_sgmac_group                                       : 1;
    uint32 rsv_0                                                            : 2;
    uint32 sgmac_en                                                         : 1;
    uint32 rsv_1                                                            : 3;
    uint32 sgmac_index_mcast_en                                             : 1;
    uint32 discard_replication_penultimate_hop                              : 1;
    uint32 uplink_reflect_check_en                                          : 1;
    uint32 rsv_2                                                            : 22;
};
typedef struct q_write_sgmac_ctl_s  q_write_sgmac_ctl_t;

struct que_min_profile_s
{
    uint32 que_min0                                                         : 14;
    uint32 rsv_0                                                            : 2;
    uint32 que_min1                                                         : 14;
    uint32 rsv_1                                                            : 2;

    uint32 que_min2                                                         : 14;
    uint32 rsv_2                                                            : 2;
    uint32 que_min3                                                         : 14;
    uint32 rsv_3                                                            : 2;

    uint32 que_min4                                                         : 14;
    uint32 rsv_4                                                            : 2;
    uint32 que_min5                                                         : 14;
    uint32 rsv_5                                                            : 2;

    uint32 que_min6                                                         : 14;
    uint32 rsv_6                                                            : 2;
    uint32 que_min7                                                         : 14;
    uint32 rsv_7                                                            : 2;
};
typedef struct que_min_profile_s  que_min_profile_t;

struct ds_queue_entry_s
{
    uint32 resource_group_id                                                : 9;
    uint32 rsv_0                                                            : 7;
    uint32 head_buffer_ptr                                                  : 14;
    uint32 rsv_1                                                            : 2;

    uint32 packet_length                                                    : 14;
    uint32 head_ptr_offset                                                  : 2;
    uint32 rsv_2                                                            : 16;

    uint32 replication_ctl                                                  : 20;
    uint32 rsv_3                                                            : 6;
    uint32 congestion_valid                                                 : 1;
    uint32 pt_enable                                                        : 1;
    uint32 dest_select                                                      : 1;
    uint32 mcast_rcd                                                        : 1;
    uint32 length_adjust_type                                               : 1;
    uint32 next_hop_ext                                                     : 1;

    uint32 dest_map                                                         : 22;
    uint32 rsv_4                                                            : 2;
    uint32 rcd                                                              : 7;
    uint32 rsv_5                                                            : 1;
};
typedef struct ds_queue_entry_s  ds_queue_entry_t;

struct q_mgr_que_entry_interrupt_fatal_s
{
    uint32 que_entry_wr_req_fifo_overrun                                    : 1;
    uint32 que_entry_rd_req_fifo_overrun                                    : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct q_mgr_que_entry_interrupt_fatal_s  q_mgr_que_entry_interrupt_fatal_t;

struct q_mgr_que_entry_interrupt_normal_s
{
    uint32 ds_que_entry_ecc_error                                           : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct q_mgr_que_entry_interrupt_normal_s  q_mgr_que_entry_interrupt_normal_t;

struct q_mgr_que_entry_ds_check_fail_record_s
{
    uint32 ds_que_entry_mem_parity_fail_addr                                : 14;
    uint32 rsv_0                                                            : 17;
    uint32 ds_que_entry_mem_parity_fail                                     : 1;
};
typedef struct q_mgr_que_entry_ds_check_fail_record_s  q_mgr_que_entry_ds_check_fail_record_t;

struct q_mgr_que_entry_ecc_ctl_s
{
    uint32 ds_que_entry_ecc_correct_dis                                     : 1;
    uint32 rsv_0                                                            : 15;
    uint32 ds_que_entry_ecc_detec_dis                                       : 1;
    uint32 rsv_1                                                            : 15;
};
typedef struct q_mgr_que_entry_ecc_ctl_s  q_mgr_que_entry_ecc_ctl_t;

struct q_mgr_que_entry_init_ctl_s
{
    uint32 init_en                                                          : 1;
    uint32 rsv_0                                                            : 31;

    uint32 init_done                                                        : 1;
    uint32 rsv_1                                                            : 31;
};
typedef struct q_mgr_que_entry_init_ctl_s  q_mgr_que_entry_init_ctl_t;

struct q_mgr_que_entry_refresh_ctl_s
{
    uint32 ref_interval                                                     : 8;
    uint32 ref_disable                                                      : 1;
    uint32 rsv_0                                                            : 23;
};
typedef struct q_mgr_que_entry_refresh_ctl_s  q_mgr_que_entry_refresh_ctl_t;

struct q_mgr_que_entry_stats_s
{
    uint32 que_entry_write_cnt                                              : 4;
    uint32 rsv_0                                                            : 4;
    uint32 que_entry_read_cnt                                               : 4;
    uint32 rsv_1                                                            : 4;
    uint32 que_entry_read_err_cnt                                           : 4;
    uint32 rsv_2                                                            : 4;
    uint32 que_entry_single_bit_err_cnt                                     : 4;
    uint32 rsv_3                                                            : 4;
};
typedef struct q_mgr_que_entry_stats_s  q_mgr_que_entry_stats_t;

struct qsgmii_interrupt_normal_s
{
    uint32 pcs0_an_complete_int                                             : 1;
    uint32 pcs1_an_complete_int                                             : 1;
    uint32 pcs2_an_complete_int                                             : 1;
    uint32 pcs3_an_complete_int                                             : 1;
    uint32 pcs0_link_status_int                                             : 1;
    uint32 pcs1_link_status_int                                             : 1;
    uint32 pcs2_link_status_int                                             : 1;
    uint32 pcs3_link_status_int                                             : 1;
    uint32 pcs0_r_f_offline                                                 : 1;
    uint32 pcs1_r_f_offline                                                 : 1;
    uint32 pcs2_r_f_offline                                                 : 1;
    uint32 pcs3_r_f_offline                                                 : 1;
    uint32 pcs0_r_f_link_failure                                            : 1;
    uint32 pcs1_r_f_link_failure                                            : 1;
    uint32 pcs2_r_f_link_failure                                            : 1;
    uint32 pcs3_r_f_link_failure                                            : 1;
    uint32 pcs0_r_f_aneg_err                                                : 1;
    uint32 pcs1_r_f_aneg_err                                                : 1;
    uint32 pcs2_r_f_aneg_err                                                : 1;
    uint32 pcs3_r_f_aneg_err                                                : 1;
    uint32 signal_detect_los                                                : 1;
    uint32 rsv_0                                                            : 11;
};
typedef struct qsgmii_interrupt_normal_s  qsgmii_interrupt_normal_t;

struct qsgmii_pcs0_aneg_cfg_s
{
    uint32 pcs0_an_enable                                                   : 1;
    uint32 pcs0_an_restart                                                  : 1;
    uint32 pcs0_offline                                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 pcs0_aneg_mode                                                   : 2;
    uint32 pcs0_ignore_link_failure                                         : 1;
    uint32 pcs0_ignore_aneg_err                                             : 1;
    uint32 pcs0_speed_mode                                                  : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct qsgmii_pcs0_aneg_cfg_s  qsgmii_pcs0_aneg_cfg_t;

struct qsgmii_pcs0_aneg_status_s
{
    uint32 pcs0_an_ability                                                  : 1;
    uint32 pcs0_link_status                                                 : 1;
    uint32 pcs0_an_complete                                                 : 1;
    uint32 pcs0_pause_ability                                               : 2;
    uint32 pcs0_aneg_state                                                  : 3;
    uint32 pcs0_link_failure                                                : 1;
    uint32 pcs0_aneg_err                                                    : 1;
    uint32 pcs0_link_up                                                     : 1;
    uint32 pcs0_duplex                                                      : 1;
    uint32 pcs0_link_speed_mode                                             : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct qsgmii_pcs0_aneg_status_s  qsgmii_pcs0_aneg_status_t;

struct qsgmii_pcs1_aneg_cfg_s
{
    uint32 pcs1_an_enable                                                   : 1;
    uint32 pcs1_an_restart                                                  : 1;
    uint32 pcs1_offline                                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 pcs1_aneg_mode                                                   : 2;
    uint32 pcs1_ignore_link_failure                                         : 1;
    uint32 pcs1_ignore_aneg_err                                             : 1;
    uint32 pcs1_speed_mode                                                  : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct qsgmii_pcs1_aneg_cfg_s  qsgmii_pcs1_aneg_cfg_t;

struct qsgmii_pcs1_aneg_status_s
{
    uint32 pcs1_an_ability                                                  : 1;
    uint32 pcs1_link_status                                                 : 1;
    uint32 pcs1_an_complete                                                 : 1;
    uint32 pcs1_pause_ability                                               : 2;
    uint32 pcs1_aneg_state                                                  : 3;
    uint32 pcs1_link_failure                                                : 1;
    uint32 pcs1_aneg_err                                                    : 1;
    uint32 pcs1_link_up                                                     : 1;
    uint32 pcs1_duplex                                                      : 1;
    uint32 pcs1_link_speed_mode                                             : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct qsgmii_pcs1_aneg_status_s  qsgmii_pcs1_aneg_status_t;

struct qsgmii_pcs2_aneg_cfg_s
{
    uint32 pcs2_an_enable                                                   : 1;
    uint32 pcs2_an_restart                                                  : 1;
    uint32 pcs2_offline                                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 pcs2_aneg_mode                                                   : 2;
    uint32 pcs2_ignore_link_failure                                         : 1;
    uint32 pcs2_ignore_aneg_err                                             : 1;
    uint32 pcs2_speed_mode                                                  : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct qsgmii_pcs2_aneg_cfg_s  qsgmii_pcs2_aneg_cfg_t;

struct qsgmii_pcs2_aneg_status_s
{
    uint32 pcs2_an_ability                                                  : 1;
    uint32 pcs2_link_status                                                 : 1;
    uint32 pcs2_an_complete                                                 : 1;
    uint32 pcs2_pause_ability                                               : 2;
    uint32 pcs2_aneg_state                                                  : 3;
    uint32 pcs2_link_failure                                                : 1;
    uint32 pcs2_aneg_err                                                    : 1;
    uint32 pcs2_link_up                                                     : 1;
    uint32 pcs2_duplex                                                      : 1;
    uint32 pcs2_link_speed_mode                                             : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct qsgmii_pcs2_aneg_status_s  qsgmii_pcs2_aneg_status_t;

struct qsgmii_pcs3_aneg_cfg_s
{
    uint32 pcs3_an_enable                                                   : 1;
    uint32 pcs3_an_restart                                                  : 1;
    uint32 pcs3_offline                                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 pcs3_aneg_mode                                                   : 2;
    uint32 pcs3_ignore_link_failure                                         : 1;
    uint32 pcs3_ignore_aneg_err                                             : 1;
    uint32 pcs3_speed_mode                                                  : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct qsgmii_pcs3_aneg_cfg_s  qsgmii_pcs3_aneg_cfg_t;

struct qsgmii_pcs3_aneg_status_s
{
    uint32 pcs3_an_ability                                                  : 1;
    uint32 pcs3_link_status                                                 : 1;
    uint32 pcs3_an_complete                                                 : 1;
    uint32 pcs3_pause_ability                                               : 2;
    uint32 pcs3_aneg_state                                                  : 3;
    uint32 pcs3_link_failure                                                : 1;
    uint32 pcs3_aneg_err                                                    : 1;
    uint32 pcs3_link_up                                                     : 1;
    uint32 pcs3_duplex                                                      : 1;
    uint32 pcs3_link_speed_mode                                             : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct qsgmii_pcs3_aneg_status_s  qsgmii_pcs3_aneg_status_t;

struct qsgmii_pcs_cfg_s
{
    uint32 sig_det_active_value                                             : 1;
    uint32 disparity_en                                                     : 1;
    uint32 resync_for_elastic_en                                            : 1;
    uint32 bit_order_invert                                                 : 1;
    uint32 bit_polarity_invert                                              : 1;
    uint32 force_signal_detect                                              : 1;
    uint32 force_sync                                                       : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct qsgmii_pcs_cfg_s  qsgmii_pcs_cfg_t;

struct qsgmii_pcs_code_err_cnt_s
{
    uint32 code_err_cnt                                                     : 8;
    uint32 rsv_0                                                            : 24;
};
typedef struct qsgmii_pcs_code_err_cnt_s  qsgmii_pcs_code_err_cnt_t;

struct qsgmii_pcs_soft_rst_s
{
    uint32 sgmii_rx_soft_rst                                                : 1;
    uint32 sgmii_tx_soft_rst                                                : 1;
    uint32 qsgmii_rx_soft_rst                                               : 1;
    uint32 qsgmii_tx_soft_rst                                               : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct qsgmii_pcs_soft_rst_s  qsgmii_pcs_soft_rst_t;

struct qsgmii_pcs_status_s
{
    uint32 pcs0_sync_status                                                 : 1;
    uint32 pcs1_sync_status                                                 : 1;
    uint32 pcs2_sync_status                                                 : 1;
    uint32 pcs3_sync_status                                                 : 1;
    uint32 signal_detect                                                    : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct qsgmii_pcs_status_s  qsgmii_pcs_status_t;

struct quad_mac_interrupt_normal_s
{
    uint32 gmac0_tx_fifo_overrun                                            : 1;
    uint32 gmac1_tx_fifo_overrun                                            : 1;
    uint32 gmac2_tx_fifo_overrun                                            : 1;
    uint32 gmac3_tx_fifo_overrun                                            : 1;
    uint32 gmac0_rx_fifo_overrun                                            : 1;
    uint32 gmac1_rx_fifo_overrun                                            : 1;
    uint32 gmac2_rx_fifo_overrun                                            : 1;
    uint32 gmac3_rx_fifo_overrun                                            : 1;
    uint32 gmac0_tx_fifo_underrun                                           : 1;
    uint32 gmac1_tx_fifo_underrun                                           : 1;
    uint32 gmac2_tx_fifo_underrun                                           : 1;
    uint32 gmac3_tx_fifo_underrun                                           : 1;
    uint32 quad_mac_stats_mem_parity_err                                    : 1;
    uint32 gid_fifo_overrun                                                 : 1;
    uint32 gid_fifo_underrun                                                : 1;
    uint32 rsv_0                                                            : 17;
};
typedef struct quad_mac_interrupt_normal_s  quad_mac_interrupt_normal_t;

struct quad_mac_stats_ram_s
{
    uint32 frame_cnt_data_lo                                                : 30;
    uint32 rsv_0                                                            : 2;

    uint32 byte_cnt_data_hi                                                 : 4;
    uint32 rsv_1                                                            : 28;

    uint32 byte_cnt_data_lo                                                 : 32;
};
typedef struct quad_mac_stats_ram_s  quad_mac_stats_ram_t;

struct quad_mac_data_err_ctl_s
{
    uint32 data_err_inv                                                     : 4;
    uint32 data_err_mask_out                                                : 4;
    uint32 rsv_0                                                            : 24;
};
typedef struct quad_mac_data_err_ctl_s  quad_mac_data_err_ctl_t;

struct quad_mac_debug_stats_s
{
    uint32 rx_input_sop_cnt                                                 : 4;
    uint32 rx_input_eop_cnt                                                 : 4;
    uint32 rx_input_data_error_cnt                                          : 4;
    uint32 rx_output_sop_cnt                                                : 4;
    uint32 rx_output_eop_cnt                                                : 4;
    uint32 rx_output_data_error_cnt                                         : 4;
    uint32 rsv_0                                                            : 4;
    uint32 cur_tx_state_machine                                             : 4;

    uint32 tx_input_sop_cnt                                                 : 4;
    uint32 tx_input_eop_cnt                                                 : 4;
    uint32 tx_input_data_error_cnt                                          : 4;
    uint32 tx_output_sop_cnt                                                : 4;
    uint32 tx_output_eop_cnt                                                : 4;
    uint32 tx_output_data_error_cnt                                         : 4;
    uint32 rsv_1                                                            : 8;
};
typedef struct quad_mac_debug_stats_s  quad_mac_debug_stats_t;

struct quad_mac_gmac0_mode_s
{
    uint32 gmac0_speed_mode                                                 : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac0_mode_s  quad_mac_gmac0_mode_t;

struct quad_mac_gmac0_ptp_cfg_s
{
    uint32 gmac0_tx_ptp_error_en                                            : 1;
    uint32 gmac0_ptp_en                                                     : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac0_ptp_cfg_s  quad_mac_gmac0_ptp_cfg_t;

struct quad_mac_gmac0_ptp_status_s
{
    uint32 gmac0_tx_ts_not_rdy                                              : 1;
    uint32 gmac0_rx_ts_not_rdy                                              : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac0_ptp_status_s  quad_mac_gmac0_ptp_status_t;

struct quad_mac_gmac0_rx_ctrl_s
{
    uint32 gmac0_rx_enable                                                  : 1;
    uint32 gmac0_crc_chk_enable                                             : 1;
    uint32 gmac0_runt_rcv_enable                                            : 1;
    uint32 gmac0_crc_error_mask                                             : 1;
    uint32 gmac0_min_pkt_len                                                : 7;
    uint32 rsv_0                                                            : 21;
};
typedef struct quad_mac_gmac0_rx_ctrl_s  quad_mac_gmac0_rx_ctrl_t;

struct quad_mac_gmac0_soft_rst_s
{
    uint32 rsv_0                                                            : 2;
    uint32 gmac0_sgmii_rx_soft_rst                                          : 1;
    uint32 gmac0_sgmii_tx_soft_rst                                          : 1;
    uint32 rsv_1                                                            : 28;
};
typedef struct quad_mac_gmac0_soft_rst_s  quad_mac_gmac0_soft_rst_t;

struct quad_mac_gmac0_tx_ctrl_s
{
    uint32 gmac0_tx_enable                                                  : 1;
    uint32 gmac0_strip_crc_en                                               : 1;
    uint32 gmac0_pad_enable                                                 : 1;
    uint32 gmac0_append_crc_enable                                          : 1;
    uint32 gmac0_tx_threshold                                               : 6;
    uint32 rsv_0                                                            : 2;
    uint32 gmac0_pre_length                                                 : 4;
    uint32 gmac0_ipg_cfg                                                    : 2;
    uint32 rsv_1                                                            : 14;
};
typedef struct quad_mac_gmac0_tx_ctrl_s  quad_mac_gmac0_tx_ctrl_t;

struct quad_mac_gmac1_mode_s
{
    uint32 gmac1_speed_mode                                                 : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac1_mode_s  quad_mac_gmac1_mode_t;

struct quad_mac_gmac1_ptp_cfg_s
{
    uint32 gmac1_tx_ptp_error_en                                            : 1;
    uint32 gmac1_ptp_en                                                     : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac1_ptp_cfg_s  quad_mac_gmac1_ptp_cfg_t;

struct quad_mac_gmac1_ptp_status_s
{
    uint32 gmac1_tx_ts_not_rdy                                              : 1;
    uint32 gmac1_rx_ts_not_rdy                                              : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac1_ptp_status_s  quad_mac_gmac1_ptp_status_t;

struct quad_mac_gmac1_rx_ctrl_s
{
    uint32 gmac1_rx_enable                                                  : 1;
    uint32 gmac1_crc_chk_enable                                             : 1;
    uint32 gmac1_runt_rcv_enable                                            : 1;
    uint32 gmac1_crc_error_mask                                             : 1;
    uint32 gmac1_min_pkt_len                                                : 7;
    uint32 rsv_0                                                            : 21;
};
typedef struct quad_mac_gmac1_rx_ctrl_s  quad_mac_gmac1_rx_ctrl_t;

struct quad_mac_gmac1_soft_rst_s
{
    uint32 rsv_0                                                            : 2;
    uint32 gmac1_sgmii_rx_soft_rst                                          : 1;
    uint32 gmac1_sgmii_tx_soft_rst                                          : 1;
    uint32 rsv_1                                                            : 28;
};
typedef struct quad_mac_gmac1_soft_rst_s  quad_mac_gmac1_soft_rst_t;

struct quad_mac_gmac1_tx_ctrl_s
{
    uint32 gmac1_tx_enable                                                  : 1;
    uint32 gmac1_strip_crc_en                                               : 1;
    uint32 gmac1_pad_enable                                                 : 1;
    uint32 gmac1_append_crc_enable                                          : 1;
    uint32 gmac1_tx_threshold                                               : 6;
    uint32 rsv_0                                                            : 2;
    uint32 gmac1_pre_length                                                 : 4;
    uint32 gmac1_ipg_cfg                                                    : 2;
    uint32 rsv_1                                                            : 14;
};
typedef struct quad_mac_gmac1_tx_ctrl_s  quad_mac_gmac1_tx_ctrl_t;

struct quad_mac_gmac2_mode_s
{
    uint32 gmac2_speed_mode                                                 : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac2_mode_s  quad_mac_gmac2_mode_t;

struct quad_mac_gmac2_ptp_cfg_s
{
    uint32 gmac2_tx_ptp_error_en                                            : 1;
    uint32 gmac2_ptp_en                                                     : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac2_ptp_cfg_s  quad_mac_gmac2_ptp_cfg_t;

struct quad_mac_gmac2_ptp_status_s
{
    uint32 gmac2_tx_ts_not_rdy                                              : 1;
    uint32 gmac2_rx_ts_not_rdy                                              : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac2_ptp_status_s  quad_mac_gmac2_ptp_status_t;

struct quad_mac_gmac2_rx_ctrl_s
{
    uint32 gmac2_rx_enable                                                  : 1;
    uint32 gmac2_crc_chk_enable                                             : 1;
    uint32 gmac2_runt_rcv_enable                                            : 1;
    uint32 gmac2_crc_error_mask                                             : 1;
    uint32 gmac2_min_pkt_len                                                : 7;
    uint32 rsv_0                                                            : 21;
};
typedef struct quad_mac_gmac2_rx_ctrl_s  quad_mac_gmac2_rx_ctrl_t;

struct quad_mac_gmac2_soft_rst_s
{
    uint32 rsv_0                                                            : 2;
    uint32 gmac2_sgmii_rx_soft_rst                                          : 1;
    uint32 gmac2_sgmii_tx_soft_rst                                          : 1;
    uint32 rsv_1                                                            : 28;
};
typedef struct quad_mac_gmac2_soft_rst_s  quad_mac_gmac2_soft_rst_t;

struct quad_mac_gmac2_tx_ctrl_s
{
    uint32 gmac2_tx_enable                                                  : 1;
    uint32 gmac2_strip_crc_en                                               : 1;
    uint32 gmac2_pad_enable                                                 : 1;
    uint32 gmac2_append_crc_enable                                          : 1;
    uint32 gmac2_tx_threshold                                               : 6;
    uint32 rsv_0                                                            : 2;
    uint32 gmac2_pre_length                                                 : 4;
    uint32 gmac2_ipg_cfg                                                    : 2;
    uint32 rsv_1                                                            : 14;
};
typedef struct quad_mac_gmac2_tx_ctrl_s  quad_mac_gmac2_tx_ctrl_t;

struct quad_mac_gmac3_mode_s
{
    uint32 gmac3_speed_mode                                                 : 2;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac3_mode_s  quad_mac_gmac3_mode_t;

struct quad_mac_gmac3_ptp_cfg_s
{
    uint32 gmac3_tx_ptp_error_en                                            : 1;
    uint32 gmac3_ptp_en                                                     : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac3_ptp_cfg_s  quad_mac_gmac3_ptp_cfg_t;

struct quad_mac_gmac3_ptp_status_s
{
    uint32 gmac3_tx_ts_not_rdy                                              : 1;
    uint32 gmac3_rx_ts_not_rdy                                              : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_mac_gmac3_ptp_status_s  quad_mac_gmac3_ptp_status_t;

struct quad_mac_gmac3_rx_ctrl_s
{
    uint32 gmac3_rx_enable                                                  : 1;
    uint32 gmac3_crc_chk_enable                                             : 1;
    uint32 gmac3_runt_rcv_enable                                            : 1;
    uint32 gmac3_crc_error_mask                                             : 1;
    uint32 gmac3_min_pkt_len                                                : 7;
    uint32 rsv_0                                                            : 21;
};
typedef struct quad_mac_gmac3_rx_ctrl_s  quad_mac_gmac3_rx_ctrl_t;

struct quad_mac_gmac3_soft_rst_s
{
    uint32 rsv_0                                                            : 2;
    uint32 gmac3_sgmii_rx_soft_rst                                          : 1;
    uint32 gmac3_sgmii_tx_soft_rst                                          : 1;
    uint32 rsv_1                                                            : 28;
};
typedef struct quad_mac_gmac3_soft_rst_s  quad_mac_gmac3_soft_rst_t;

struct quad_mac_gmac3_tx_ctrl_s
{
    uint32 gmac3_tx_enable                                                  : 1;
    uint32 gmac3_strip_crc_en                                               : 1;
    uint32 gmac3_pad_enable                                                 : 1;
    uint32 gmac3_append_crc_enable                                          : 1;
    uint32 gmac3_tx_threshold                                               : 6;
    uint32 rsv_0                                                            : 2;
    uint32 gmac3_pre_length                                                 : 4;
    uint32 gmac3_ipg_cfg                                                    : 2;
    uint32 rsv_1                                                            : 14;
};
typedef struct quad_mac_gmac3_tx_ctrl_s  quad_mac_gmac3_tx_ctrl_t;

struct quad_mac_init_s
{
    uint32 max_init_cnt                                                     : 8;
    uint32 quad_mac_init                                                    : 1;
    uint32 rsv_0                                                            : 23;
};
typedef struct quad_mac_init_s  quad_mac_init_t;

struct quad_mac_init_done_s
{
    uint32 quad_mac_init_done                                               : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct quad_mac_init_done_s  quad_mac_init_done_t;

struct quad_mac_stats_cfg_s
{
    uint32 clear_on_read                                                    : 1;
    uint32 incr_saturate                                                    : 1;
    uint32 incr_hold                                                        : 1;
    uint32 ge64_b_pkt_hi_pri                                                : 1;
    uint32 stats_over_write_enable                                          : 1;
    uint32 rsv_0                                                            : 19;
    uint32 parity_enable                                                    : 1;
    uint32 rsv_1                                                            : 3;
    uint32 stat_sel                                                         : 4;

    uint32 packet_len_mtu1                                                  : 14;
    uint32 rsv_2                                                            : 2;
    uint32 packet_len_mtu2                                                  : 14;
    uint32 rsv_3                                                            : 2;
};
typedef struct quad_mac_stats_cfg_s  quad_mac_stats_cfg_t;

struct quad_mac_status_over_write_s
{
    uint32 status_over_write                                                : 1;
    uint32 rsv_0                                                            : 7;
    uint32 port_num                                                         : 2;
    uint32 rsv_1                                                            : 22;

    uint32 status_over_write_new_snap                                       : 24;
    uint32 rsv_2                                                            : 8;

    uint32 status_over_write_old_snap                                       : 24;
    uint32 rsv_3                                                            : 8;
};
typedef struct quad_mac_status_over_write_s  quad_mac_status_over_write_t;

struct quad_pcs_interrupt_normal_s
{
    uint32 pcs0_an_complete_int                                             : 1;
    uint32 pcs1_an_complete_int                                             : 1;
    uint32 pcs2_an_complete_int                                             : 1;
    uint32 pcs3_an_complete_int                                             : 1;
    uint32 pcs0_link_status_int                                             : 1;
    uint32 pcs1_link_status_int                                             : 1;
    uint32 pcs2_link_status_int                                             : 1;
    uint32 pcs3_link_status_int                                             : 1;
    uint32 signal_detect_los0                                               : 1;
    uint32 signal_detect_los1                                               : 1;
    uint32 signal_detect_los2                                               : 1;
    uint32 signal_detect_los3                                               : 1;
    uint32 pcs0_r_f_offline                                                 : 1;
    uint32 pcs1_r_f_offline                                                 : 1;
    uint32 pcs2_r_f_offline                                                 : 1;
    uint32 pcs3_r_f_offline                                                 : 1;
    uint32 pcs0_r_f_link_failure                                            : 1;
    uint32 pcs1_r_f_link_failure                                            : 1;
    uint32 pcs2_r_f_link_failure                                            : 1;
    uint32 pcs3_r_f_link_failure                                            : 1;
    uint32 pcs0_r_f_aneg_err                                                : 1;
    uint32 pcs1_r_f_aneg_err                                                : 1;
    uint32 pcs2_r_f_aneg_err                                                : 1;
    uint32 pcs3_r_f_aneg_err                                                : 1;
    uint32 rsv_0                                                            : 8;
};
typedef struct quad_pcs_interrupt_normal_s  quad_pcs_interrupt_normal_t;

struct quad_pcs_pcs0_aneg_cfg_s
{
    uint32 pcs0_an_enable                                                   : 1;
    uint32 pcs0_an_restart                                                  : 1;
    uint32 pcs0_offline                                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 pcs0_aneg_mode                                                   : 2;
    uint32 pcs0_ignore_link_failure                                         : 1;
    uint32 pcs0_ignore_aneg_err                                             : 1;
    uint32 pcs0_speed_mode                                                  : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct quad_pcs_pcs0_aneg_cfg_s  quad_pcs_pcs0_aneg_cfg_t;

struct quad_pcs_pcs0_aneg_status_s
{
    uint32 pcs0_an_ability                                                  : 1;
    uint32 pcs0_link_status                                                 : 1;
    uint32 pcs0_an_complete                                                 : 1;
    uint32 pcs0_pause_ability                                               : 2;
    uint32 pcs0_aneg_state                                                  : 3;
    uint32 pcs0_link_failure                                                : 1;
    uint32 pcs0_aneg_err                                                    : 1;
    uint32 pcs0_link_up                                                     : 1;
    uint32 pcs0_duplex                                                      : 1;
    uint32 pcs0_link_speed_mode                                             : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct quad_pcs_pcs0_aneg_status_s  quad_pcs_pcs0_aneg_status_t;

struct quad_pcs_pcs0_cfg_s
{
    uint32 pcs0_sig_det_active_value                                        : 1;
    uint32 pcs0_bit_order_invert                                            : 1;
    uint32 pcs0_bit_polarity_invert                                         : 1;
    uint32 pcs0_force_signal_detect                                         : 1;
    uint32 pcs0_force_sync                                                  : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct quad_pcs_pcs0_cfg_s  quad_pcs_pcs0_cfg_t;

struct quad_pcs_pcs0_err_cnt_s
{
    uint32 pcs0_code_err_cnt                                                : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct quad_pcs_pcs0_err_cnt_s  quad_pcs_pcs0_err_cnt_t;

struct quad_pcs_pcs0_soft_rst_s
{
    uint32 pcs0_rx_soft_rst                                                 : 1;
    uint32 pcs0_tx_soft_rst                                                 : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_pcs_pcs0_soft_rst_s  quad_pcs_pcs0_soft_rst_t;

struct quad_pcs_pcs0_status_s
{
    uint32 pcs0_signal_detect                                               : 1;
    uint32 pcs0_sync_status                                                 : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_pcs_pcs0_status_s  quad_pcs_pcs0_status_t;

struct quad_pcs_pcs1_aneg_cfg_s
{
    uint32 pcs1_an_enable                                                   : 1;
    uint32 pcs1_an_restart                                                  : 1;
    uint32 pcs1_offline                                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 pcs1_aneg_mode                                                   : 2;
    uint32 pcs1_ignore_link_failure                                         : 1;
    uint32 pcs1_ignore_aneg_err                                             : 1;
    uint32 pcs1_speed_mode                                                  : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct quad_pcs_pcs1_aneg_cfg_s  quad_pcs_pcs1_aneg_cfg_t;

struct quad_pcs_pcs1_aneg_status_s
{
    uint32 pcs1_an_ability                                                  : 1;
    uint32 pcs1_link_status                                                 : 1;
    uint32 pcs1_an_complete                                                 : 1;
    uint32 pcs1_pause_ability                                               : 2;
    uint32 pcs1_aneg_state                                                  : 3;
    uint32 pcs1_link_failure                                                : 1;
    uint32 pcs1_aneg_err                                                    : 1;
    uint32 pcs1_link_up                                                     : 1;
    uint32 pcs1_duplex                                                      : 1;
    uint32 pcs1_link_speed_mode                                             : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct quad_pcs_pcs1_aneg_status_s  quad_pcs_pcs1_aneg_status_t;

struct quad_pcs_pcs1_cfg_s
{
    uint32 pcs1_sig_det_active_value                                        : 1;
    uint32 pcs1_bit_order_invert                                            : 1;
    uint32 pcs1_bit_polarity_invert                                         : 1;
    uint32 pcs1_force_signal_detect                                         : 1;
    uint32 pcs1_force_sync                                                  : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct quad_pcs_pcs1_cfg_s  quad_pcs_pcs1_cfg_t;

struct quad_pcs_pcs1_err_cnt_s
{
    uint32 pcs1_code_err_cnt                                                : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct quad_pcs_pcs1_err_cnt_s  quad_pcs_pcs1_err_cnt_t;

struct quad_pcs_pcs1_soft_rst_s
{
    uint32 pcs1_rx_soft_rst                                                 : 1;
    uint32 pcs1_tx_soft_rst                                                 : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_pcs_pcs1_soft_rst_s  quad_pcs_pcs1_soft_rst_t;

struct quad_pcs_pcs1_status_s
{
    uint32 pcs1_signal_detect                                               : 1;
    uint32 pcs1_sync_status                                                 : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_pcs_pcs1_status_s  quad_pcs_pcs1_status_t;

struct quad_pcs_pcs2_aneg_cfg_s
{
    uint32 pcs2_an_enable                                                   : 1;
    uint32 pcs2_an_restart                                                  : 1;
    uint32 pcs2_offline                                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 pcs2_aneg_mode                                                   : 2;
    uint32 pcs2_ignore_link_failure                                         : 1;
    uint32 pcs2_ignore_aneg_err                                             : 1;
    uint32 pcs2_speed_mode                                                  : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct quad_pcs_pcs2_aneg_cfg_s  quad_pcs_pcs2_aneg_cfg_t;

struct quad_pcs_pcs2_aneg_status_s
{
    uint32 pcs2_an_ability                                                  : 1;
    uint32 pcs2_link_status                                                 : 1;
    uint32 pcs2_an_complete                                                 : 1;
    uint32 pcs2_pause_ability                                               : 2;
    uint32 pcs2_aneg_state                                                  : 3;
    uint32 pcs2_link_failure                                                : 1;
    uint32 pcs2_aneg_err                                                    : 1;
    uint32 pcs2_link_up                                                     : 1;
    uint32 pcs2_duplex                                                      : 1;
    uint32 pcs2_link_speed_mode                                             : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct quad_pcs_pcs2_aneg_status_s  quad_pcs_pcs2_aneg_status_t;

struct quad_pcs_pcs2_cfg_s
{
    uint32 pcs2_sig_det_active_value                                        : 1;
    uint32 pcs2_bit_order_invert                                            : 1;
    uint32 pcs2_bit_polarity_invert                                         : 1;
    uint32 pcs2_force_signal_detect                                         : 1;
    uint32 pcs2_force_sync                                                  : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct quad_pcs_pcs2_cfg_s  quad_pcs_pcs2_cfg_t;

struct quad_pcs_pcs2_err_cnt_s
{
    uint32 pcs2_code_err_cnt                                                : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct quad_pcs_pcs2_err_cnt_s  quad_pcs_pcs2_err_cnt_t;

struct quad_pcs_pcs2_soft_rst_s
{
    uint32 pcs2_rx_soft_rst                                                 : 1;
    uint32 pcs2_tx_soft_rst                                                 : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_pcs_pcs2_soft_rst_s  quad_pcs_pcs2_soft_rst_t;

struct quad_pcs_pcs2_status_s
{
    uint32 pcs2_signal_detect                                               : 1;
    uint32 pcs2_sync_status                                                 : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_pcs_pcs2_status_s  quad_pcs_pcs2_status_t;

struct quad_pcs_pcs3_aneg_cfg_s
{
    uint32 pcs3_an_enable                                                   : 1;
    uint32 pcs3_an_restart                                                  : 1;
    uint32 pcs3_offline                                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 pcs3_aneg_mode                                                   : 2;
    uint32 pcs3_ignore_link_failure                                         : 1;
    uint32 pcs3_ignore_aneg_err                                             : 1;
    uint32 pcs3_speed_mode                                                  : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct quad_pcs_pcs3_aneg_cfg_s  quad_pcs_pcs3_aneg_cfg_t;

struct quad_pcs_pcs3_aneg_status_s
{
    uint32 pcs3_an_ability                                                  : 1;
    uint32 pcs3_link_status                                                 : 1;
    uint32 pcs3_an_complete                                                 : 1;
    uint32 pcs3_pause_ability                                               : 2;
    uint32 pcs3_aneg_state                                                  : 3;
    uint32 pcs3_link_failure                                                : 1;
    uint32 pcs3_aneg_err                                                    : 1;
    uint32 pcs3_link_up                                                     : 1;
    uint32 pcs3_duplex                                                      : 1;
    uint32 pcs3_link_speed_mode                                             : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct quad_pcs_pcs3_aneg_status_s  quad_pcs_pcs3_aneg_status_t;

struct quad_pcs_pcs3_cfg_s
{
    uint32 pcs3_sig_det_active_value                                        : 1;
    uint32 pcs3_bit_order_invert                                            : 1;
    uint32 pcs3_bit_polarity_invert                                         : 1;
    uint32 pcs3_force_signal_detect                                         : 1;
    uint32 pcs3_force_sync                                                  : 1;
    uint32 rsv_0                                                            : 27;
};
typedef struct quad_pcs_pcs3_cfg_s  quad_pcs_pcs3_cfg_t;

struct quad_pcs_pcs3_err_cnt_s
{
    uint32 pcs3_code_err_cnt                                                : 4;
    uint32 rsv_0                                                            : 28;
};
typedef struct quad_pcs_pcs3_err_cnt_s  quad_pcs_pcs3_err_cnt_t;

struct quad_pcs_pcs3_soft_rst_s
{
    uint32 pcs3_rx_soft_rst                                                 : 1;
    uint32 pcs3_tx_soft_rst                                                 : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_pcs_pcs3_soft_rst_s  quad_pcs_pcs3_soft_rst_t;

struct quad_pcs_pcs3_status_s
{
    uint32 pcs3_signal_detect                                               : 1;
    uint32 pcs3_sync_status                                                 : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct quad_pcs_pcs3_status_s  quad_pcs_pcs3_status_t;

struct sgmac_interrupt_normal_s
{
    uint32 an_complete_int                                                  : 1;
    uint32 sgmac_rx_link_int                                                : 1;
    uint32 tx_fifo_underrun                                                 : 1;
    uint32 rx_fifo_overrun                                                  : 1;
    uint32 xfi_tx_overflow                                                  : 1;
    uint32 xfi_tx_underflow                                                 : 1;
    uint32 xfi_rx_overflow                                                  : 1;
    uint32 xfi_rx_underflow                                                 : 1;
    uint32 signal_detect_los0                                               : 1;
    uint32 signal_detect_los1                                               : 1;
    uint32 signal_detect_los2                                               : 1;
    uint32 signal_detect_los3                                               : 1;
    uint32 rx_remote_fault_int                                              : 1;
    uint32 rx_local_fault_int                                               : 1;
    uint32 rx_lint_fault_int                                                : 1;
    uint32 stats_ram_parity_error                                           : 1;
    uint32 xgmac_elastic_buf_underrun0                                      : 1;
    uint32 xgmac_elastic_buf_underrun1                                      : 1;
    uint32 xgmac_elastic_buf_underrun2                                      : 1;
    uint32 xgmac_elastic_buf_underrun3                                      : 1;
    uint32 xgmac_elastic_buf_overrun0                                       : 1;
    uint32 xgmac_elastic_buf_overrun1                                       : 1;
    uint32 xgmac_elastic_buf_overrun2                                       : 1;
    uint32 xgmac_elastic_buf_overrun3                                       : 1;
    uint32 rf_aneg_err                                                      : 1;
    uint32 rf_offline                                                       : 1;
    uint32 rf_link_failure                                                  : 1;
    uint32 tx_fifo_overrun                                                  : 1;
    uint32 tx_rf_parity_error                                               : 1;
    uint32 rsv_0                                                            : 3;
};
typedef struct sgmac_interrupt_normal_s  sgmac_interrupt_normal_t;

struct sgmac_stats_ram_s
{
    uint32 frame_cnt_data_hi                                                : 2;
    uint32 rsv_0                                                            : 30;

    uint32 frame_cnt_data_lo                                                : 32;

    uint32 byte_cnt_data_hi                                                 : 8;
    uint32 rsv_1                                                            : 24;

    uint32 byte_cnt_data_lo                                                 : 32;
};
typedef struct sgmac_stats_ram_s  sgmac_stats_ram_t;

struct sgmac_cfg_s
{
    uint32 tx_enable                                                        : 1;
    uint32 strip_crc_en                                                     : 1;
    uint32 append_crc_enable                                                : 1;
    uint32 pad_enable                                                       : 1;
    uint32 dic_cnt_enable                                                   : 1;
    uint32 preamble4_bytes                                                  : 1;
    uint32 rsv_0                                                            : 1;
    uint32 error_mask_en                                                    : 1;
    uint32 tx_threshold                                                     : 6;
    uint32 rsv_1                                                            : 1;
    uint32 tx_ts_via_fake_sfd_en                                            : 1;
    uint32 tx_ts_via_fake_sfd_wait_cycle                                    : 5;
    uint32 rsv_2                                                            : 3;
    uint32 ipg_cfg                                                          : 2;
    uint32 rsv_3                                                            : 5;
    uint32 parity_enable                                                    : 1;

    uint32 rx_enable                                                        : 1;
    uint32 crc_chk_enable                                                   : 1;
    uint32 rsv_4                                                            : 2;
    uint32 sgmac_mode                                                       : 2;
    uint32 pcs_mode                                                         : 2;
    uint32 ptp_en                                                           : 1;
    uint32 tx_ptp_error_en                                                  : 1;
    uint32 rsv_5                                                            : 1;
    uint32 ifs_stretch_mode                                                 : 1;
    uint32 ifs_stretch_ratio                                                : 4;
    uint32 ifs_stretch_size_init                                            : 4;
    uint32 rsv_6                                                            : 12;
};
typedef struct sgmac_cfg_s  sgmac_cfg_t;

struct sgmac_ctl_s
{
    uint32 vlan_id                                                          : 12;
    uint32 gid                                                              : 3;
    uint32 dont_learn                                                       : 1;
    uint32 source_port                                                      : 8;
    uint32 cpu_port_en                                                      : 1;
    uint32 rsv_0                                                            : 1;
    uint32 ppd_type                                                         : 3;
    uint32 version                                                          : 1;
    uint32 format                                                           : 2;

    uint32 l2_met_ptr_base                                                  : 16;
    uint32 chip_id                                                          : 5;
    uint32 rsv_1                                                            : 11;

    uint32 cpu_port                                                         : 8;
    uint32 cpu_chip_id                                                      : 5;
    uint32 rsv_2                                                            : 19;
};
typedef struct sgmac_ctl_s  sgmac_ctl_t;

struct sgmac_debug_status_s
{
    uint32 header_mode                                                      : 2;
    uint32 tx_pkt_with_no_sop                                               : 1;
    uint32 rsv_0                                                            : 1;
    uint32 xgmii_rx_fault_type                                              : 2;
    uint32 xgmii_link_fault_state                                           : 2;
    uint32 xgmac_pcs_tx_state                                               : 3;
    uint32 rsv_1                                                            : 1;
    uint32 xgmii_rx_state                                                   : 3;
    uint32 rsv_2                                                            : 1;
    uint32 xgmii_tx_state                                                   : 2;
    uint32 rsv_3                                                            : 2;
    uint32 pkt_tx_state                                                     : 3;
    uint32 rsv_4                                                            : 9;

    uint32 rx_pkt_drop_cnt                                                  : 8;
    uint32 rsv_5                                                            : 16;
    uint32 stats_ram_parity_error_addr                                      : 6;
    uint32 rsv_6                                                            : 2;
};
typedef struct sgmac_debug_status_s  sgmac_debug_status_t;

struct sgmac_pause_cfg_s
{
    uint32 pause_frame_rx_enable                                            : 1;
    uint32 pause_error_mask_off                                             : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct sgmac_pause_cfg_s  sgmac_pause_cfg_t;

struct sgmac_pcs_aneg_cfg_s
{
    uint32 an_enable                                                        : 1;
    uint32 an_restart                                                       : 1;
    uint32 pcs_offline                                                      : 1;
    uint32 rsv_0                                                            : 1;
    uint32 aneg_mode                                                        : 2;
    uint32 ignore_link_failure                                              : 1;
    uint32 ignore_aneg_err                                                  : 1;
    uint32 speed_mode                                                       : 2;
    uint32 rsv_1                                                            : 22;
};
typedef struct sgmac_pcs_aneg_cfg_s  sgmac_pcs_aneg_cfg_t;

struct sgmac_pcs_aneg_status_s
{
    uint32 an_ability                                                       : 1;
    uint32 an_link_status                                                   : 1;
    uint32 an_complete                                                      : 1;
    uint32 an_pause_ability                                                 : 2;
    uint32 aneg_state                                                       : 3;
    uint32 an_link_failure                                                  : 1;
    uint32 aneg_err                                                         : 1;
    uint32 an_link_up                                                       : 1;
    uint32 an_duplex                                                        : 1;
    uint32 an_link_speed_mode                                               : 2;
    uint32 rsv_0                                                            : 18;
};
typedef struct sgmac_pcs_aneg_status_s  sgmac_pcs_aneg_status_t;

struct sgmac_pcs_cfg_s
{
    uint32 sig_det_active_value                                             : 1;
    uint32 bit_order_invert                                                 : 1;
    uint32 bit_polarity_invert                                              : 1;
    uint32 force_signal_detect                                              : 1;
    uint32 force_sync                                                       : 1;
    uint32 rsv_0                                                            : 1;
    uint32 prbs_enable                                                      : 1;
    uint32 prbs_rst                                                         : 1;
    uint32 xfi_alternate_encode                                             : 1;
    uint32 xfi_tx_fifo_bypass                                               : 1;
    uint32 xfi_rx_fifo_bypass                                               : 1;
    uint32 s_code_grp_sel                                                   : 1;
    uint32 rsv_1                                                            : 20;
};
typedef struct sgmac_pcs_cfg_s  sgmac_pcs_cfg_t;

struct sgmac_pcs_err_cnt_s
{
    uint32 code_err_cnt0                                                    : 4;
    uint32 code_err_cnt1                                                    : 4;
    uint32 code_err_cnt2                                                    : 4;
    uint32 code_err_cnt3                                                    : 4;
    uint32 prbs_err_cnt0                                                    : 4;
    uint32 prbs_err_cnt1                                                    : 4;
    uint32 prbs_err_cnt2                                                    : 4;
    uint32 prbs_err_cnt3                                                    : 4;
};
typedef struct sgmac_pcs_err_cnt_s  sgmac_pcs_err_cnt_t;

struct sgmac_pcs_status_s
{
    uint32 pcs_sync_status0                                                 : 1;
    uint32 pcs_sync_status1                                                 : 1;
    uint32 pcs_sync_status2                                                 : 1;
    uint32 pcs_sync_status3                                                 : 1;
    uint32 pcs_signal_detect0                                               : 1;
    uint32 pcs_signal_detect1                                               : 1;
    uint32 pcs_signal_detect2                                               : 1;
    uint32 pcs_signal_detect3                                               : 1;
    uint32 xgmac_pcs_align_status                                           : 1;
    uint32 rsv_0                                                            : 7;
    uint32 xfi_rx_local_fault                                               : 1;
    uint32 xfi_tx_local_fault                                               : 1;
    uint32 xfi_block_lock                                                   : 1;
    uint32 xfi_hi_ber                                                       : 1;
    uint32 rsv_1                                                            : 12;
};
typedef struct sgmac_pcs_status_s  sgmac_pcs_status_t;

struct sgmac_ptp_status_s
{
    uint32 tx_ts_not_rdy                                                    : 1;
    uint32 rx_ts_not_rdy                                                    : 1;
    uint32 rsv_0                                                            : 30;
};
typedef struct sgmac_ptp_status_s  sgmac_ptp_status_t;

struct sgmac_soft_rst_s
{
    uint32 pcs_tx_soft_rst                                                  : 1;
    uint32 pcs_rx_soft_rst                                                  : 1;
    uint32 rsv_0                                                            : 2;
    uint32 serdes_rx0_soft_rst                                              : 1;
    uint32 serdes_rx1_soft_rst                                              : 1;
    uint32 serdes_rx2_soft_rst                                              : 1;
    uint32 serdes_rx3_soft_rst                                              : 1;
    uint32 rsv_1                                                            : 24;
};
typedef struct sgmac_soft_rst_s  sgmac_soft_rst_t;

struct sgmac_stats_cfg_s
{
    uint32 clear_on_read                                                    : 1;
    uint32 incr_saturate                                                    : 1;
    uint32 incr_hold                                                        : 1;
    uint32 ge64_b_pkt_hi_pri                                                : 1;
    uint32 stats_over_write_enable                                          : 1;
    uint32 rsv_0                                                            : 27;

    uint32 packet_len_mtu1                                                  : 14;
    uint32 rsv_1                                                            : 2;
    uint32 packet_len_mtu2                                                  : 14;
    uint32 rsv_2                                                            : 2;
};
typedef struct sgmac_stats_cfg_s  sgmac_stats_cfg_t;

struct sgmac_stats_init_s
{
    uint32 sgmac_init                                                       : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct sgmac_stats_init_s  sgmac_stats_init_t;

struct sgmac_stats_init_done_s
{
    uint32 sgmac_init_done                                                  : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct sgmac_stats_init_done_s  sgmac_stats_init_done_t;

struct sgmac_xaui_cfg_s
{
    uint32 force_realign                                                    : 1;
    uint32 ignore_local_fault                                               : 1;
    uint32 ignore_remote_fault                                              : 1;
    uint32 ignore_link_int_fault                                            : 1;
    uint32 delete_threshold                                                 : 4;
    uint32 insert_threshold                                                 : 4;
    uint32 deskew_fifo_depth_cfg                                            : 4;
    uint32 deskew_mask                                                      : 12;
    uint32 rsv_0                                                            : 4;
};
typedef struct sgmac_xaui_cfg_s  sgmac_xaui_cfg_t;

struct sgmac_xfi_debug_stats_s
{
    uint32 xfi_test_pat_err_cnt                                             : 8;
    uint32 xfi_bad_ber_cnt                                                  : 6;
    uint32 rsv_0                                                            : 2;
    uint32 xfi_err_block_cnt                                                : 8;
    uint32 rsv_1                                                            : 8;
};
typedef struct sgmac_xfi_debug_stats_s  sgmac_xfi_debug_stats_t;

struct sgmac_xfi_test_s
{
    uint32 tx_prbs_pat_en                                                   : 1;
    uint32 tx_test_pat_en                                                   : 1;
    uint32 test_pat_sel                                                     : 1;
    uint32 data_pat_sel                                                     : 1;
    uint32 rx_prbs_pat_en                                                   : 1;
    uint32 rx_test_pat_en                                                   : 1;
    uint32 rsv_0                                                            : 26;
};
typedef struct sgmac_xfi_test_s  sgmac_xfi_test_t;

struct sgmac_xfi_test_pat_seed_s
{
    uint32 test_pat_seed_a_low                                              : 32;

    uint32 test_pat_seed_a_high                                             : 26;
    uint32 rsv_0                                                            : 6;

    uint32 test_pat_seed_b_low                                              : 32;

    uint32 test_pat_seed_b_high                                             : 26;
    uint32 rsv_1                                                            : 6;
};
typedef struct sgmac_xfi_test_pat_seed_s  sgmac_xfi_test_pat_seed_t;

struct ds_stp_state_s
{
    uint32 stp_state0                                                       : 2;
    uint32 stp_state1                                                       : 2;
    uint32 stp_state2                                                       : 2;
    uint32 stp_state3                                                       : 2;
    uint32 stp_state4                                                       : 2;
    uint32 stp_state5                                                       : 2;
    uint32 stp_state6                                                       : 2;
    uint32 stp_state7                                                       : 2;
    uint32 stp_state8                                                       : 2;
    uint32 stp_state9                                                       : 2;
    uint32 stp_state10                                                      : 2;
    uint32 stp_state11                                                      : 2;
    uint32 stp_state12                                                      : 2;
    uint32 stp_state13                                                      : 2;
    uint32 stp_state14                                                      : 2;
    uint32 stp_state15                                                      : 2;
};
typedef struct ds_stp_state_s  ds_stp_state_t;

struct ds_vlan_s
{
    uint32 vsi_id                                                           : 14;
    uint32 ingress_filtering_en                                             : 1;
    uint32 egress_filtering_en                                              : 1;
    uint32 transmit_disable                                                 : 1;
    uint32 rsv_0                                                            : 1;
    uint32 igmpsnoop_en                                                     : 1;
    uint32 mac_security_vlan_discard                                        : 1;
    uint32 src_queue_select                                                 : 1;
    uint32 bridge_disable                                                   : 1;
    uint32 learning_disable                                                 : 1;
    uint32 receive_disable                                                  : 1;
    uint32 stp_id                                                           : 7;
    uint32 rsv_1                                                            : 1;

    uint32 interface_id                                                     : 10;
    uint32 profile_id                                                       : 9;
    uint32 dhcp_exception_type                                              : 2;
    uint32 arp_exception_type                                               : 2;
    uint32 mcast_discard                                                    : 1;
    uint32 ucast_discard                                                    : 1;
    uint32 rsv_2                                                            : 7;

    uint32 vlan_id_valid59_32                                               : 28;
    uint32 rsv_3                                                            : 4;

    uint32 vlan_id_valid31_0                                                : 32;

    uint32 tag_port_bit_map59_32                                            : 28;
    uint32 rsv_4                                                            : 4;

    uint32 tag_port_bit_map31_0                                             : 32;
};
typedef struct ds_vlan_s  ds_vlan_t;

struct ds_vlan_profile_s
{
    uint32 ingress_vlan_acl_label                                           : 10;
    uint32 ingress_vlan_acl_en2                                             : 1;
    uint32 ingress_vlan_acl_en3                                             : 1;
    uint32 egress_vlan_acl_label                                            : 10;
    uint32 rsv_0                                                            : 10;

    uint32 egress_vlan_acl_en0                                              : 1;
    uint32 egress_vlan_acl_en1                                              : 1;
    uint32 egress_vlan_acl_en2                                              : 1;
    uint32 egress_vlan_acl_en3                                              : 1;
    uint32 vlan_storm_ctl_ptr                                               : 6;
    uint32 fip_exception_type                                               : 2;
    uint32 egress_vlan_span_id                                              : 2;
    uint32 ingress_vlan_span_id                                             : 2;
    uint32 force_ipv4_lookup                                                : 1;
    uint32 force_ipv6_lookup                                                : 1;
    uint32 rsv_1                                                            : 2;
    uint32 ptp_en                                                           : 1;
    uint32 egress_vlan_ipv6_acl_en0                                         : 1;
    uint32 egress_vlan_ipv6_acl_en1                                         : 1;
    uint32 egress_vlan_span_en                                              : 1;
    uint32 vlan_storm_ctl_en                                                : 1;
    uint32 ingress_vlan_span_en                                             : 1;
    uint32 egress_vlan_acl_routed_only                                      : 1;
    uint32 ingress_vlan_acl_routed_only                                     : 1;
    uint32 ingress_vlan_acl_en0                                             : 1;
    uint32 ingress_vlan_acl_en1                                             : 1;
    uint32 ingress_vlan_i_pv6_acl_en0                                       : 1;
    uint32 ingress_vlan_i_pv6_acl_en1                                       : 1;
};
typedef struct ds_vlan_profile_s  ds_vlan_profile_t;

struct shared_ds_interrupt_normal_s
{
    uint32 ds_vlan_parity_fail                                              : 1;
    uint32 ds_vlan_profile_parity_fail                                      : 1;
    uint32 ds_stp_state_parity_fail                                         : 1;
    uint32 rsv_0                                                            : 1;
    uint32 ds_vlan_ipe_req_collision                                        : 1;
    uint32 ds_vlan_prof_ipe_req_collision                                   : 1;
    uint32 ds_stp_state_ipe_req_collision                                   : 1;
    uint32 rsv_1                                                            : 1;
    uint32 ds_vlan_epe_req_collision                                        : 1;
    uint32 ds_vlan_prof_epe_req_collision                                   : 1;
    uint32 ds_stp_state_epe_req_collision                                   : 1;
    uint32 rsv_2                                                            : 21;
};
typedef struct shared_ds_interrupt_normal_s  shared_ds_interrupt_normal_t;

struct ds_stp_state__reg_ram__ram_chk_rec_s
{
    uint32 ds_stp_state_parity_fail_addr                                    : 9;
    uint32 rsv_0                                                            : 22;
    uint32 ds_stp_state_parity_fail                                         : 1;
};
typedef struct ds_stp_state__reg_ram__ram_chk_rec_s  ds_stp_state__reg_ram__ram_chk_rec_t;

struct ds_vlan_profile__reg_ram__ram_chk_rec_s
{
    uint32 ds_vlan_profile_parity_fail_addr                                 : 9;
    uint32 rsv_0                                                            : 22;
    uint32 ds_vlan_profile_parity_fail                                      : 1;
};
typedef struct ds_vlan_profile__reg_ram__ram_chk_rec_s  ds_vlan_profile__reg_ram__ram_chk_rec_t;

struct ds_vlan__reg_ram__ram_chk_rec_s
{
    uint32 ds_vlan_parity_fail_addr                                         : 12;
    uint32 rsv_0                                                            : 19;
    uint32 ds_vlan_parity_fail                                              : 1;
};
typedef struct ds_vlan__reg_ram__ram_chk_rec_s  ds_vlan__reg_ram__ram_chk_rec_t;

struct shared_ds_ecc_ctl_s
{
    uint32 ds_vlan_ecc_correct_dis                                          : 1;
    uint32 ds_vlan_profile_ecc_correct_dis                                  : 1;
    uint32 ds_stp_state_ecc_correct_dis                                     : 1;
    uint32 rsv_0                                                            : 1;
    uint32 ds_vlan_ecc_detect_dis                                           : 1;
    uint32 ds_vlan_profile_ecc_detect_dis                                   : 1;
    uint32 ds_stp_state_ecc_detect_dis                                      : 1;
    uint32 rsv_1                                                            : 25;
};
typedef struct shared_ds_ecc_ctl_s  shared_ds_ecc_ctl_t;

struct shared_ds_ecc_err_stats_s
{
    uint32 ds_vlan_single_bit_err_cnt                                       : 4;
    uint32 rsv_0                                                            : 4;
    uint32 ds_vlan_profile_single_bit_err_cnt                               : 4;
    uint32 rsv_1                                                            : 4;
    uint32 ds_stp_state_single_bit_err_cnt                                  : 4;
    uint32 rsv_2                                                            : 12;
};
typedef struct shared_ds_ecc_err_stats_s  shared_ds_ecc_err_stats_t;

struct shared_ds_init_s
{
    uint32 init                                                             : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct shared_ds_init_s  shared_ds_init_t;

struct shared_ds_init_done_s
{
    uint32 init_done                                                        : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct shared_ds_init_done_s  shared_ds_init_done_t;

struct tcam_ctl_int_cpu_request_mem_s
{
    uint32 key_dual_lkup                                                    : 1;
    uint32 rsv_0                                                            : 7;
    uint32 key_size                                                         : 2;
    uint32 rsv_1                                                            : 21;
    uint32 key_valid                                                        : 1;

    uint32 key159_to144                                                     : 16;
    uint32 rsv_2                                                            : 16;

    uint32 key143_to112                                                     : 32;

    uint32 key111_to80                                                      : 32;

    uint32 key79_to64                                                       : 16;
    uint32 rsv_3                                                            : 16;

    uint32 key63_to32                                                       : 32;

    uint32 key31_to0                                                        : 32;
};
typedef struct tcam_ctl_int_cpu_request_mem_s  tcam_ctl_int_cpu_request_mem_t;

struct tcam_ctl_int_cpu_result_mem_s
{
    uint32 index_acl1                                                       : 13;
    uint32 index_acl1_comp_en                                               : 1;
    uint32 rsv_0                                                            : 2;
    uint32 index_acl0                                                       : 13;
    uint32 index_acl0_comp_en                                               : 1;
    uint32 index_valid                                                      : 1;
    uint32 result_compare_valid                                             : 1;

    uint32 index_acl3                                                       : 13;
    uint32 index_acl3_comp_en                                               : 1;
    uint32 rsv_1                                                            : 2;
    uint32 index_acl2                                                       : 13;
    uint32 index_acl2_comp_en                                               : 1;
    uint32 rsv_2                                                            : 2;
};
typedef struct tcam_ctl_int_cpu_result_mem_s  tcam_ctl_int_cpu_result_mem_t;

struct tcam_ctl_int_interrupt_fatal_s
{
    uint32 intf_key_fifo_overrun                                            : 1;
    uint32 index_fifo_overrun                                               : 1;
    uint32 intf_req_fifo_overrun_sync                                       : 1;
    uint32 intf_req_done_fifo_overrun                                       : 1;
    uint32 rsv_0                                                            : 28;
};
typedef struct tcam_ctl_int_interrupt_fatal_s  tcam_ctl_int_interrupt_fatal_t;

struct tcam_ctl_int_interrupt_normal_s
{
    uint32 incorrect_cmd                                                    : 1;
    uint32 rsv_0                                                            : 31;
};
typedef struct tcam_ctl_int_interrupt_normal_s  tcam_ctl_int_interrupt_normal_t;

struct tcam_ctl_int_bist_ctl_s
{
    uint32 cfg_bist_entries                                                 : 6;
    uint32 rsv_0                                                            : 2;
    uint32 cfg_bist_once                                                    : 1;
    uint32 cfg_stop_on_error                                                : 1;
    uint32 cfg_bist_en                                                      : 1;
    uint32 cfg_capture_once                                                 : 1;
    uint32 cfg_capture_en                                                   : 1;
    uint32 rsv_1                                                            : 3;
    uint32 cfg_bist_mismatch_count                                          : 16;
};
typedef struct tcam_ctl_int_bist_ctl_s  tcam_ctl_int_bist_ctl_t;

struct tcam_ctl_int_bist_pointers_s
{
    uint32 cfg_bist_result_write_ptr                                        : 6;
    uint32 cfg_bist_result_done_once                                        : 1;
    uint32 rsv_0                                                            : 1;
    uint32 cfg_bist_request_read_ptr                                        : 6;
    uint32 cfg_bist_request_done_once                                       : 1;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_bist_expect_read_ptr                                         : 6;
    uint32 rsv_2                                                            : 10;
};
typedef struct tcam_ctl_int_bist_pointers_s  tcam_ctl_int_bist_pointers_t;

struct tcam_ctl_int_capture_result_s
{
    uint32 rsv_0                                                            : 8;
    uint32 cfg_capture_result_write_ptr                                     : 6;
    uint32 cfg_capture_result_done_once                                     : 1;
    uint32 rsv_1                                                            : 1;
    uint32 cfg_capture_request_write_ptr                                    : 6;
    uint32 cfg_capture_request_done_once                                    : 1;
    uint32 rsv_2                                                            : 9;
};
typedef struct tcam_ctl_int_capture_result_s  tcam_ctl_int_capture_result_t;

struct tcam_ctl_int_cpu_access_cmd_s
{
    uint32 cpu_index                                                        : 13;
    uint32 rsv_0                                                            : 11;
    uint32 cpu_req_type                                                     : 4;
    uint32 rsv_1                                                            : 2;
    uint32 cpu_read_data_valid                                              : 1;
    uint32 cpu_req                                                          : 1;
};
typedef struct tcam_ctl_int_cpu_access_cmd_s  tcam_ctl_int_cpu_access_cmd_t;

struct tcam_ctl_int_cpu_rd_data_s
{
    uint32 tcam_read_data0                                                  : 16;
    uint32 rsv_0                                                            : 16;

    uint32 tcam_read_data1                                                  : 32;

    uint32 tcam_read_data2                                                  : 32;
};
typedef struct tcam_ctl_int_cpu_rd_data_s  tcam_ctl_int_cpu_rd_data_t;

struct tcam_ctl_int_cpu_wr_data_s
{
    uint32 tcam_write_data00                                                : 16;
    uint32 rsv_0                                                            : 16;

    uint32 tcam_write_data01                                                : 32;

    uint32 tcam_write_data02                                                : 32;
};
typedef struct tcam_ctl_int_cpu_wr_data_s  tcam_ctl_int_cpu_wr_data_t;

struct tcam_ctl_int_cpu_wr_mask_s
{
    uint32 tcam_write_data10                                                : 16;
    uint32 rsv_0                                                            : 16;

    uint32 tcam_write_data11                                                : 32;

    uint32 tcam_write_data12                                                : 32;
};
typedef struct tcam_ctl_int_cpu_wr_mask_s  tcam_ctl_int_cpu_wr_mask_t;

struct tcam_ctl_int_debug_stats_s
{
    uint32 fr_tcam_ds_arb_lookup_key_cnt                                    : 4;
    uint32 rsv_0                                                            : 12;
    uint32 to_tcam_ds_arb_index_cnt                                         : 4;
    uint32 rsv_1                                                            : 12;
};
typedef struct tcam_ctl_int_debug_stats_s  tcam_ctl_int_debug_stats_t;

struct tcam_ctl_int_init_ctrl_s
{
    uint32 cfg_init_start_addr                                              : 13;
    uint32 rsv_0                                                            : 11;
    uint32 cfg_init_en                                                      : 1;
    uint32 rsv_1                                                            : 3;
    uint32 cfg_init_done                                                    : 1;
    uint32 rsv_2                                                            : 3;

    uint32 cfg_init_end_addr                                                : 13;
    uint32 rsv_3                                                            : 19;
};
typedef struct tcam_ctl_int_init_ctrl_s  tcam_ctl_int_init_ctrl_t;

struct tcam_ctl_int_key_size_cfg_s
{
    uint32 key80_en                                                         : 16;
    uint32 key160_en                                                        : 8;
    uint32 key320_en                                                        : 4;
    uint32 key640_en                                                        : 2;
    uint32 rsv_0                                                            : 2;
};
typedef struct tcam_ctl_int_key_size_cfg_s  tcam_ctl_int_key_size_cfg_t;

struct tcam_ctl_int_key_type_cfg_s
{
    uint32 key160_acl3_en                                                   : 8;
    uint32 key160_acl2_en                                                   : 8;
    uint32 key160_acl1_en                                                   : 8;
    uint32 key160_acl0_en                                                   : 8;

    uint32 key320_acl3_en                                                   : 4;
    uint32 key320_acl2_en                                                   : 4;
    uint32 key320_acl1_en                                                   : 4;
    uint32 key320_acl0_en                                                   : 4;
    uint32 rsv_0                                                            : 8;
    uint32 key640_acl3_en                                                   : 2;
    uint32 key640_acl2_en                                                   : 2;
    uint32 key640_acl1_en                                                   : 2;
    uint32 key640_acl0_en                                                   : 2;
};
typedef struct tcam_ctl_int_key_type_cfg_s  tcam_ctl_int_key_type_cfg_t;

struct tcam_ctl_int_misc_ctrl_s
{
    uint32 bist_running_cnt_en                                              : 1;
    uint32 rsv_0                                                            : 15;
    uint32 index_fifo_full_threshold                                        : 4;
    uint32 rsv_1                                                            : 4;
    uint32 intf_credit_thrd                                                 : 4;
    uint32 intf_credit_used                                                 : 4;
};
typedef struct tcam_ctl_int_misc_ctrl_s  tcam_ctl_int_misc_ctrl_t;

struct tcam_ctl_int_state_s
{
    uint32 intf_state                                                       : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct tcam_ctl_int_state_s  tcam_ctl_int_state_t;

struct tcam_ctl_int_wrap_setting_s
{
    uint32 cfg_tcam_wrapper_lookup_dly                                      : 2;
    uint32 rsv_0                                                            : 6;
    uint32 cfg_tcam_wrapper_read_dly                                        : 2;
    uint32 rsv_1                                                            : 6;
    uint32 cfg_tcam_wrap_deep_sleep_blk0                                    : 8;
    uint32 cfg_tcam_wrap_deep_sleep_blk1                                    : 8;

    uint32 cfg_tcam_wrap_bank_ser_en_blk0                                   : 32;

    uint32 cfg_tcam_wrap_bank_ser_en_blk1                                   : 32;
};
typedef struct tcam_ctl_int_wrap_setting_s  tcam_ctl_int_wrap_setting_t;

struct tcam_ds_interrupt_fatal_s
{
    uint32 tcam_ds_ipe_user_id_req_fifo_overrun                             : 1;
    uint32 tcam_ds_ipe_lkup_mgr_req_fifo_overrun                            : 1;
    uint32 tcam_ds_epe_acl_qos_req_fifo_overrun                             : 1;
    uint32 ipe_user_id_track_fifo_overrun                                   : 1;
    uint32 ipe_lkup_mgr_track_fifo_overrun                                  : 1;
    uint32 epe_acl_qos_track_fifo_overrun                                   : 1;
    uint32 tcam_ds_intf_map_track_fifo_overrun                              : 1;
    uint32 ipe_user_id_index_fifo_overrun                                   : 1;
    uint32 ipe_lkup_mgr_index_fifo_overrun                                  : 1;
    uint32 epe_acl_qos_index_fifo_overrun                                   : 1;
    uint32 rsv_0                                                            : 22;
};
typedef struct tcam_ds_interrupt_fatal_s  tcam_ds_interrupt_fatal_t;

struct tcam_ds_interrupt_normal_s
{
    uint32 ipe_lkup_mgr_index_fifo_parity_error                             : 1;
    uint32 key_type_is_wrong                                                : 1;
    uint32 mem_allocation_col                                               : 1;
    uint32 ds_ram_ecc_error0                                                : 1;
    uint32 ds_ram_ecc_error1                                                : 1;
    uint32 ds_ram_ecc_error2                                                : 1;
    uint32 ds_ram_ecc_error3                                                : 1;
    uint32 rsv_0                                                            : 25;
};
typedef struct tcam_ds_interrupt_normal_s  tcam_ds_interrupt_normal_t;

struct tcam_ds_ram4_w_bus_s
{
    uint32 ds_ram_data0                                                     : 15;
    uint32 rsv_0                                                            : 17;

    uint32 ds_ram_data1                                                     : 32;

    uint32 ds_ram_data2                                                     : 32;
};
typedef struct tcam_ds_ram4_w_bus_s  tcam_ds_ram4_w_bus_t;

struct tcam_ds_ram8_w_bus_s
{
    uint32 ds_ram_data0                                                     : 15;
    uint32 rsv_0                                                            : 17;

    uint32 ds_ram_data1                                                     : 32;

    uint32 ds_ram_data2                                                     : 32;

    uint32 ds_ram_data3                                                     : 15;
    uint32 rsv_1                                                            : 17;

    uint32 ds_ram_data4                                                     : 32;

    uint32 ds_ram_data5                                                     : 32;
};
typedef struct tcam_ds_ram8_w_bus_s  tcam_ds_ram8_w_bus_t;

struct tcam_ds_arb_weight_s
{
    uint32 ipe_user_id_req_weight                                           : 3;
    uint32 rsv_0                                                            : 1;
    uint32 ipe_lkup_mgr_req_weight                                          : 3;
    uint32 rsv_1                                                            : 1;
    uint32 epe_acl_qos_req_weight                                           : 3;
    uint32 rsv_2                                                            : 1;
    uint32 ipe_user_id_rst_weight                                           : 3;
    uint32 rsv_3                                                            : 1;
    uint32 ipe_lkup_mgr_rst_weight                                          : 3;
    uint32 rsv_4                                                            : 1;
    uint32 epe_acl_qos_rst_weight                                           : 3;
    uint32 rsv_5                                                            : 9;
};
typedef struct tcam_ds_arb_weight_s  tcam_ds_arb_weight_t;

struct tcam_ds_credit_ctl_s
{
    uint32 ipe_pkt_proc_rst_credit_used0                                    : 4;
    uint32 ipe_pkt_proc_rst_credit_thrd0                                    : 4;
    uint32 ipe_pkt_proc_rst_credit_used1                                    : 3;
    uint32 rsv_0                                                            : 1;
    uint32 ipe_pkt_proc_rst_credit_thrd1                                    : 3;
    uint32 rsv_1                                                            : 1;
    uint32 ipe_user_id_rst_credit_used                                      : 4;
    uint32 ipe_user_id_rst_credit_thrd                                      : 4;
    uint32 epe_acl_qos_rst_credit_used                                      : 2;
    uint32 rsv_2                                                            : 2;
    uint32 epe_acl_qos_rst_credit_thrd                                      : 2;
    uint32 rsv_3                                                            : 2;

    uint32 tcam_int_key_req_credit_used                                     : 4;
    uint32 tcam_int_key_req_credit_thrd                                     : 4;
    uint32 rsv_4                                                            : 24;
};
typedef struct tcam_ds_credit_ctl_s  tcam_ds_credit_ctl_t;

struct tcam_ds_debug_stats_s
{
    uint32 tx_aging0_cnt                                                    : 4;
    uint32 tx_aging1_cnt                                                    : 4;
    uint32 tx_aging2_cnt                                                    : 4;
    uint32 tx_aging3_cnt                                                    : 4;
    uint32 rsv_0                                                            : 15;
    uint32 tcam_ds_arb_state                                                : 1;

    uint32 ds_ram_single_bit_error_cnt0                                     : 4;
    uint32 ds_ram_ecc_error_cnt0                                            : 4;
    uint32 ds_ram_single_bit_error_cnt1                                     : 4;
    uint32 ds_ram_ecc_error_cnt1                                            : 4;
    uint32 ds_ram_single_bit_error_cnt2                                     : 4;
    uint32 ds_ram_ecc_error_cnt2                                            : 4;
    uint32 ds_ram_single_bit_error_cnt3                                     : 4;
    uint32 ds_ram_ecc_error_cnt3                                            : 4;
};
typedef struct tcam_ds_debug_stats_s  tcam_ds_debug_stats_t;

struct tcam_ds_mem_allocation_fail_s
{
    uint32 mem_allocation_fail_addr1                                        : 13;
    uint32 mem_allocation1_index_en                                         : 1;
    uint32 rsv_0                                                            : 2;
    uint32 mem_allocation_fail_addr0                                        : 13;
    uint32 mem_allocation0_index_en                                         : 1;
    uint32 rsv_1                                                            : 1;
    uint32 mem_allocation_fail                                              : 1;

    uint32 mem_allocation_fail_addr3                                        : 13;
    uint32 mem_allocation3_index_en                                         : 1;
    uint32 rsv_2                                                            : 2;
    uint32 mem_allocation_fail_addr2                                        : 13;
    uint32 mem_allocation2_index_en                                         : 1;
    uint32 rsv_3                                                            : 2;
};
typedef struct tcam_ds_mem_allocation_fail_s  tcam_ds_mem_allocation_fail_t;

struct tcam_ds_misc_ctl_s
{
    uint32 ds_ram_ecc_detect_dis0                                           : 1;
    uint32 rsv_0                                                            : 3;
    uint32 ds_ram_ecc_correct_dis0                                          : 1;
    uint32 rsv_1                                                            : 3;
    uint32 ds_ram_ecc_detect_dis1                                           : 1;
    uint32 rsv_2                                                            : 3;
    uint32 ds_ram_ecc_correct_dis1                                          : 1;
    uint32 rsv_3                                                            : 3;
    uint32 ds_ram_ecc_detect_dis2                                           : 1;
    uint32 rsv_4                                                            : 3;
    uint32 ds_ram_ecc_correct_dis2                                          : 1;
    uint32 rsv_5                                                            : 3;
    uint32 ds_ram_ecc_detect_dis3                                           : 1;
    uint32 rsv_6                                                            : 3;
    uint32 ds_ram_ecc_correct_dis3                                          : 1;
    uint32 rsv_7                                                            : 1;
    uint32 drain_en                                                         : 1;
    uint32 parity_en                                                        : 1;
};
typedef struct tcam_ds_misc_ctl_s  tcam_ds_misc_ctl_t;

struct tcam_ds_ram_init_ctl_s
{
    uint32 ds_ram_init                                                      : 1;
    uint32 rsv_0                                                            : 15;
    uint32 ds_ram_init_done                                                 : 1;
    uint32 rsv_1                                                            : 15;
};
typedef struct tcam_ds_ram_init_ctl_s  tcam_ds_ram_init_ctl_t;

struct tcam_ds_ram_parity_fail_s
{
    uint32 ds_ram_parity_fail0_addr                                         : 10;
    uint32 rsv_0                                                            : 5;
    uint32 ds_ram_parity_fail0                                              : 1;
    uint32 ds_ram_parity_fail1_addr                                         : 10;
    uint32 rsv_1                                                            : 5;
    uint32 ds_ram_parity_fail1                                              : 1;

    uint32 ds_ram_parity_fail2_addr                                         : 10;
    uint32 rsv_2                                                            : 5;
    uint32 ds_ram_parity_fail2                                              : 1;
    uint32 ds_ram_parity_fail3_addr                                         : 10;
    uint32 rsv_3                                                            : 5;
    uint32 ds_ram_parity_fail3                                              : 1;
};
typedef struct tcam_ds_ram_parity_fail_s  tcam_ds_ram_parity_fail_t;

struct tcam_engine_lookup_result_ctl0_s
{
    uint32 rsv_0                                                            : 16;
    uint32 acl0_index_shift0                                                : 2;
    uint32 acl0_aging_en0                                                   : 1;
    uint32 rsv_1                                                            : 13;

    uint32 acl0_table_base0                                                 : 7;
    uint32 rsv_2                                                            : 9;
    uint32 acl0_index_base0                                                 : 7;
    uint32 rsv_3                                                            : 9;

    uint32 rsv_4                                                            : 16;
    uint32 acl0_index_shift1                                                : 2;
    uint32 acl0_aging_en1                                                   : 1;
    uint32 rsv_5                                                            : 13;

    uint32 acl0_table_base1                                                 : 7;
    uint32 rsv_6                                                            : 9;
    uint32 acl0_index_base1                                                 : 7;
    uint32 rsv_7                                                            : 9;

    uint32 rsv_8                                                            : 16;
    uint32 acl0_index_shift2                                                : 2;
    uint32 acl0_aging_en2                                                   : 1;
    uint32 rsv_9                                                            : 13;

    uint32 acl0_table_base2                                                 : 7;
    uint32 rsv_10                                                           : 9;
    uint32 acl0_index_base2                                                 : 7;
    uint32 rsv_11                                                           : 9;

    uint32 rsv_12                                                           : 16;
    uint32 acl1_index_shift0                                                : 2;
    uint32 acl1_aging_en0                                                   : 1;
    uint32 rsv_13                                                           : 13;

    uint32 acl1_table_base0                                                 : 7;
    uint32 rsv_14                                                           : 9;
    uint32 acl1_index_base0                                                 : 7;
    uint32 rsv_15                                                           : 9;

    uint32 rsv_16                                                           : 16;
    uint32 acl1_index_shift1                                                : 2;
    uint32 acl1_aging_en1                                                   : 1;
    uint32 rsv_17                                                           : 13;

    uint32 acl1_table_base1                                                 : 7;
    uint32 rsv_18                                                           : 9;
    uint32 acl1_index_base1                                                 : 7;
    uint32 rsv_19                                                           : 9;

    uint32 rsv_20                                                           : 16;
    uint32 acl1_index_shift2                                                : 2;
    uint32 acl1_aging_en2                                                   : 1;
    uint32 rsv_21                                                           : 13;

    uint32 acl1_table_base2                                                 : 7;
    uint32 rsv_22                                                           : 9;
    uint32 acl1_index_base2                                                 : 7;
    uint32 rsv_23                                                           : 9;

    uint32 rsv_24                                                           : 16;
    uint32 acl2_index_shift1                                                : 2;
    uint32 acl2_aging_en1                                                   : 1;
    uint32 rsv_25                                                           : 13;

    uint32 acl2_table_base1                                                 : 7;
    uint32 rsv_26                                                           : 9;
    uint32 acl2_index_base1                                                 : 7;
    uint32 rsv_27                                                           : 9;

    uint32 rsv_28                                                           : 16;
    uint32 acl2_index_shift2                                                : 2;
    uint32 acl2_aging_en2                                                   : 1;
    uint32 rsv_29                                                           : 13;

    uint32 acl2_table_base2                                                 : 7;
    uint32 rsv_30                                                           : 9;
    uint32 acl2_index_base2                                                 : 7;
    uint32 rsv_31                                                           : 9;

    uint32 rsv_32                                                           : 16;
    uint32 acl3_index_shift1                                                : 2;
    uint32 acl3_aging_en1                                                   : 1;
    uint32 rsv_33                                                           : 13;

    uint32 acl3_table_base1                                                 : 7;
    uint32 rsv_34                                                           : 9;
    uint32 acl3_index_base1                                                 : 7;
    uint32 rsv_35                                                           : 9;

    uint32 rsv_36                                                           : 16;
    uint32 acl3_index_shift2                                                : 2;
    uint32 acl3_aging_en2                                                   : 1;
    uint32 rsv_37                                                           : 13;

    uint32 acl3_table_base2                                                 : 7;
    uint32 rsv_38                                                           : 9;
    uint32 acl3_index_base2                                                 : 7;
    uint32 rsv_39                                                           : 9;
};
typedef struct tcam_engine_lookup_result_ctl0_s  tcam_engine_lookup_result_ctl0_t;

struct tcam_engine_lookup_result_ctl1_s
{
    uint32 rsv_0                                                            : 16;
    uint32 user_id_index_shift0                                             : 2;
    uint32 user_id_aging_en0                                                : 1;
    uint32 rsv_1                                                            : 13;

    uint32 user_id_table_base0                                              : 7;
    uint32 rsv_2                                                            : 9;
    uint32 user_id_index_base0                                              : 7;
    uint32 rsv_3                                                            : 9;

    uint32 rsv_4                                                            : 16;
    uint32 user_id_index_shift1                                             : 2;
    uint32 user_id_aging_en1                                                : 1;
    uint32 rsv_5                                                            : 13;

    uint32 user_id_table_base1                                              : 7;
    uint32 rsv_6                                                            : 9;
    uint32 user_id_index_base1                                              : 7;
    uint32 rsv_7                                                            : 9;

    uint32 rsv_8                                                            : 16;
    uint32 user_id_index_shift2                                             : 2;
    uint32 user_id_aging_en2                                                : 1;
    uint32 rsv_9                                                            : 13;

    uint32 user_id_table_base2                                              : 7;
    uint32 rsv_10                                                           : 9;
    uint32 user_id_index_base2                                              : 7;
    uint32 rsv_11                                                           : 9;

    uint32 rsv_12                                                           : 16;
    uint32 user_id_index_shift3                                             : 2;
    uint32 user_id_aging_en3                                                : 1;
    uint32 rsv_13                                                           : 13;

    uint32 user_id_table_base3                                              : 7;
    uint32 rsv_14                                                           : 9;
    uint32 user_id_index_base3                                              : 7;
    uint32 rsv_15                                                           : 9;

    uint32 rsv_16                                                           : 16;
    uint32 user_id_index_shift4                                             : 2;
    uint32 user_id_aging_en4                                                : 1;
    uint32 rsv_17                                                           : 13;

    uint32 user_id_table_base4                                              : 7;
    uint32 rsv_18                                                           : 9;
    uint32 user_id_index_base4                                              : 7;
    uint32 rsv_19                                                           : 9;

    uint32 rsv_20                                                           : 16;
    uint32 user_id_index_shift5                                             : 2;
    uint32 user_id_aging_en5                                                : 1;
    uint32 rsv_21                                                           : 13;

    uint32 user_id_table_base5                                              : 7;
    uint32 rsv_22                                                           : 9;
    uint32 user_id_index_base5                                              : 7;
    uint32 rsv_23                                                           : 9;

    uint32 rsv_24                                                           : 16;
    uint32 user_id_index_shift6                                             : 2;
    uint32 user_id_aging_en6                                                : 1;
    uint32 rsv_25                                                           : 13;

    uint32 user_id_table_base6                                              : 7;
    uint32 rsv_26                                                           : 9;
    uint32 user_id_index_base6                                              : 7;
    uint32 rsv_27                                                           : 9;

    uint32 rsv_28                                                           : 16;
    uint32 user_id_index_shift7                                             : 2;
    uint32 user_id_aging_en7                                                : 1;
    uint32 rsv_29                                                           : 13;

    uint32 user_id_table_base7                                              : 7;
    uint32 rsv_30                                                           : 9;
    uint32 user_id_index_base7                                              : 7;
    uint32 rsv_31                                                           : 9;

    uint32 rsv_32                                                           : 16;
    uint32 user_id_index_shift8                                             : 2;
    uint32 user_id_aging_en8                                                : 1;
    uint32 rsv_33                                                           : 13;

    uint32 user_id_table_base8                                              : 7;
    uint32 rsv_34                                                           : 9;
    uint32 user_id_index_base8                                              : 7;
    uint32 rsv_35                                                           : 9;
};
typedef struct tcam_engine_lookup_result_ctl1_s  tcam_engine_lookup_result_ctl1_t;

struct tcam_engine_lookup_result_ctl2_s
{
    uint32 rsv_0                                                            : 16;
    uint32 ip_da_index_shift0                                               : 2;
    uint32 ip_da_aging_en0                                                  : 1;
    uint32 rsv_1                                                            : 13;

    uint32 ip_da_table_base0                                                : 7;
    uint32 rsv_2                                                            : 9;
    uint32 ip_da_index_base0                                                : 7;
    uint32 rsv_3                                                            : 9;

    uint32 rsv_4                                                            : 16;
    uint32 ip_da_index_shift1                                               : 2;
    uint32 ip_da_aging_en1                                                  : 1;
    uint32 rsv_5                                                            : 13;

    uint32 ip_da_table_base1                                                : 7;
    uint32 rsv_6                                                            : 9;
    uint32 ip_da_index_base1                                                : 7;
    uint32 rsv_7                                                            : 9;

    uint32 rsv_8                                                            : 16;
    uint32 ip_da_index_shift2                                               : 2;
    uint32 ip_da_aging_en2                                                  : 1;
    uint32 rsv_9                                                            : 13;

    uint32 ip_da_table_base2                                                : 7;
    uint32 rsv_10                                                           : 9;
    uint32 ip_da_index_base2                                                : 7;
    uint32 rsv_11                                                           : 9;

    uint32 rsv_12                                                           : 16;
    uint32 ip_da_index_shift3                                               : 2;
    uint32 ip_da_aging_en3                                                  : 1;
    uint32 rsv_13                                                           : 13;

    uint32 ip_da_table_base3                                                : 7;
    uint32 rsv_14                                                           : 9;
    uint32 ip_da_index_base3                                                : 7;
    uint32 rsv_15                                                           : 9;

    uint32 rsv_16                                                           : 16;
    uint32 ip_sa_index_shift0                                               : 2;
    uint32 ip_sa_aging_en0                                                  : 1;
    uint32 rsv_17                                                           : 13;

    uint32 ip_sa_table_base0                                                : 7;
    uint32 rsv_18                                                           : 9;
    uint32 ip_sa_index_base0                                                : 7;
    uint32 rsv_19                                                           : 9;

    uint32 rsv_20                                                           : 16;
    uint32 ip_sa_index_shift1                                               : 2;
    uint32 ip_sa_aging_en1                                                  : 1;
    uint32 rsv_21                                                           : 13;

    uint32 ip_sa_table_base1                                                : 7;
    uint32 rsv_22                                                           : 9;
    uint32 ip_sa_index_base1                                                : 7;
    uint32 rsv_23                                                           : 9;

    uint32 rsv_24                                                           : 16;
    uint32 ip_sa_index_shift2                                               : 2;
    uint32 ip_sa_aging_en2                                                  : 1;
    uint32 rsv_25                                                           : 13;

    uint32 ip_sa_table_base2                                                : 7;
    uint32 rsv_26                                                           : 9;
    uint32 ip_sa_index_base2                                                : 7;
    uint32 rsv_27                                                           : 9;

    uint32 rsv_28                                                           : 16;
    uint32 ip_sa_index_shift3                                               : 2;
    uint32 ip_sa_aging_en3                                                  : 1;
    uint32 rsv_29                                                           : 13;

    uint32 ip_sa_table_base3                                                : 7;
    uint32 rsv_30                                                           : 9;
    uint32 ip_sa_index_base3                                                : 7;
    uint32 rsv_31                                                           : 9;

    uint32 rsv_32                                                           : 16;
    uint32 ip_sa_index_shift4                                               : 2;
    uint32 ip_sa_aging_en4                                                  : 1;
    uint32 rsv_33                                                           : 13;

    uint32 ip_sa_table_base4                                                : 7;
    uint32 rsv_34                                                           : 9;
    uint32 ip_sa_index_base4                                                : 7;
    uint32 rsv_35                                                           : 9;

    uint32 rsv_36                                                           : 16;
    uint32 ip_sa_index_shift5                                               : 2;
    uint32 ip_sa_aging_en5                                                  : 1;
    uint32 rsv_37                                                           : 13;

    uint32 ip_sa_table_base5                                                : 7;
    uint32 rsv_38                                                           : 9;
    uint32 ip_sa_index_base5                                                : 7;
    uint32 rsv_39                                                           : 9;

    uint32 rsv_40                                                           : 16;
    uint32 mac_da_index_shift                                               : 2;
    uint32 mac_da_aging_en                                                  : 1;
    uint32 rsv_41                                                           : 13;

    uint32 mac_da_table_base                                                : 7;
    uint32 rsv_42                                                           : 9;
    uint32 mac_da_index_base                                                : 7;
    uint32 rsv_43                                                           : 9;

    uint32 rsv_44                                                           : 16;
    uint32 mac_sa_index_shift                                               : 2;
    uint32 mac_sa_aging_en                                                  : 1;
    uint32 rsv_45                                                           : 13;

    uint32 mac_sa_table_base                                                : 7;
    uint32 rsv_46                                                           : 9;
    uint32 mac_sa_index_base                                                : 7;
    uint32 rsv_47                                                           : 9;
};
typedef struct tcam_engine_lookup_result_ctl2_s  tcam_engine_lookup_result_ctl2_t;

struct tcam_engine_lookup_result_ctl3_s
{
    uint32 rsv_0                                                            : 16;
    uint32 fcoe_index_shift0                                                : 2;
    uint32 fcoe_aging_en0                                                   : 1;
    uint32 rsv_1                                                            : 13;

    uint32 fcoe_table_base0                                                 : 7;
    uint32 rsv_2                                                            : 9;
    uint32 fcoe_index_base0                                                 : 7;
    uint32 rsv_3                                                            : 9;

    uint32 rsv_4                                                            : 16;
    uint32 fcoe_index_shift1                                                : 2;
    uint32 fcoe_aging_en1                                                   : 1;
    uint32 rsv_5                                                            : 13;

    uint32 fcoe_table_base1                                                 : 7;
    uint32 rsv_6                                                            : 9;
    uint32 fcoe_index_base1                                                 : 7;
    uint32 rsv_7                                                            : 9;

    uint32 rsv_8                                                            : 16;
    uint32 trill_index_shift0                                               : 2;
    uint32 trill_aging_en0                                                  : 1;
    uint32 rsv_9                                                            : 13;

    uint32 trill_table_base0                                                : 7;
    uint32 rsv_10                                                           : 9;
    uint32 trill_index_base0                                                : 7;
    uint32 rsv_11                                                           : 9;

    uint32 rsv_12                                                           : 16;
    uint32 trill_index_shift1                                               : 2;
    uint32 trill_aging_en1                                                  : 1;
    uint32 rsv_13                                                           : 13;

    uint32 trill_table_base1                                                : 7;
    uint32 rsv_14                                                           : 9;
    uint32 trill_index_base1                                                : 7;
    uint32 rsv_15                                                           : 9;

    uint32 rsv_16                                                           : 16;
    uint32 mac_ip_index_shift0                                              : 2;
    uint32 mac_ip_aging_en0                                                 : 1;
    uint32 rsv_17                                                           : 13;

    uint32 mac_ip_table_base0                                               : 7;
    uint32 rsv_18                                                           : 9;
    uint32 mac_ip_index_base0                                               : 7;
    uint32 rsv_19                                                           : 9;

    uint32 rsv_20                                                           : 16;
    uint32 mac_ip_index_shift1                                              : 2;
    uint32 mac_ip_aging_en1                                                 : 1;
    uint32 rsv_21                                                           : 13;

    uint32 mac_ip_table_base1                                               : 7;
    uint32 rsv_22                                                           : 9;
    uint32 mac_ip_index_base1                                               : 7;
    uint32 rsv_23                                                           : 9;
};
typedef struct tcam_engine_lookup_result_ctl3_s  tcam_engine_lookup_result_ctl3_t;

struct ds_fib_user_id160_key_s
{
    uint32 layer4_type                                                      : 4;
    uint32 udp_dest_port15_10                                               : 6;
    uint32 rsv_0                                                            : 4;
    uint32 table_id0                                                        : 2;
    uint32 rsv_1                                                            : 16;

    uint32 udp_src_port                                                     : 16;
    uint32 udp_dest_port9_0                                                 : 10;
    uint32 user_id_hash_type1                                               : 5;
    uint32 is_user_id1                                                      : 1;

    uint32 ip_da                                                            : 32;

    uint32 global_src_port                                                  : 14;
    uint32 table_id1                                                        : 2;
    uint32 rsv_2                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 rid                                                              : 5;
    uint32 rsv_3                                                            : 3;
    uint32 is_label                                                         : 1;
    uint32 direction                                                        : 1;
    uint32 user_id_hash_type0                                               : 5;
    uint32 is_user_id0                                                      : 1;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_fib_user_id160_key_s  ds_fib_user_id160_key_t;

struct ds_fib_user_id80_key_s
{
    uint32 global_src_port                                                  : 14;
    uint32 table_id                                                         : 2;
    uint32 rsv_0                                                            : 16;

    uint32 radio_mac47_32                                                   : 16;
    uint32 rid                                                              : 5;
    uint32 rsv_1                                                            : 3;
    uint32 is_label                                                         : 1;
    uint32 direction                                                        : 1;
    uint32 user_id_hash_type                                                : 5;
    uint32 is_user_id                                                       : 1;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_fib_user_id80_key_s  ds_fib_user_id80_key_t;

struct ds_ipv4_hash_key_s
{
    uint32 layer4_type                                                      : 4;
    uint32 rsv_0                                                            : 28;

    uint32 l4_dest_port                                                     : 16;
    uint32 l4_source_port                                                   : 16;

    uint32 ip_sa                                                            : 32;

    uint32 ip_da                                                            : 32;

    uint32 vrf_id                                                           : 14;
    uint32 rsv_1                                                            : 18;
};
typedef struct ds_ipv4_hash_key_s  ds_ipv4_hash_key_t;

struct ds_ipv6_hash_key_s
{
    uint32 l4_dest_port                                                     : 16;
    uint32 layer4_type                                                      : 4;
    uint32 rsv_0                                                            : 12;

    uint32 ip_da127_96                                                      : 32;

    uint32 ip_da95_64                                                       : 32;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 vrf_id                                                           : 14;
    uint32 rsv_1                                                            : 18;
};
typedef struct ds_ipv6_hash_key_s  ds_ipv6_hash_key_t;

struct ds_ipv6_mcast_hash_key_s
{
    uint32 ip_sa127_96                                                      : 32;

    uint32 ip_sa95_64                                                       : 32;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;

    uint32 ip_da127_96                                                      : 32;

    uint32 ip_da95_64                                                       : 32;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 vrf_id                                                           : 14;
    uint32 rsv_0                                                            : 18;
};
typedef struct ds_ipv6_mcast_hash_key_s  ds_ipv6_mcast_hash_key_t;

struct ds_lpm_ipv4_hash16_key_s
{
    uint32 pointer16                                                        : 1;
    uint32 type                                                             : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type                                                        : 4;
    uint32 pointer17                                                        : 1;
    uint32 rsv_0                                                            : 24;

    uint32 index_mask                                                       : 8;
    uint32 rsv_1                                                            : 8;
    uint32 nexthop                                                          : 16;

    uint32 ip                                                               : 16;
    uint32 vrf_id                                                           : 14;
    uint32 rsv_2                                                            : 2;
};
typedef struct ds_lpm_ipv4_hash16_key_s  ds_lpm_ipv4_hash16_key_t;

struct ds_lpm_ipv4_hash8_key_s
{
    uint32 pointer16                                                        : 1;
    uint32 type                                                             : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type                                                        : 4;
    uint32 pointer17                                                        : 1;
    uint32 rsv_0                                                            : 24;

    uint32 index_mask                                                       : 8;
    uint32 rsv_1                                                            : 8;
    uint32 nexthop                                                          : 16;

    uint32 ip                                                               : 8;
    uint32 rsv_2                                                            : 8;
    uint32 vrf_id                                                           : 14;
    uint32 rsv_3                                                            : 2;
};
typedef struct ds_lpm_ipv4_hash8_key_s  ds_lpm_ipv4_hash8_key_t;

struct ds_lpm_ipv4_mcast_hash32_key_s
{
    uint32 pointer16                                                        : 1;
    uint32 is_mac                                                           : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type                                                        : 4;
    uint32 pointer17                                                        : 1;
    uint32 rsv_0                                                            : 24;

    uint32 vrf_id                                                           : 14;
    uint32 rsv_1                                                            : 2;
    uint32 nexthop                                                          : 16;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_lpm_ipv4_mcast_hash32_key_s  ds_lpm_ipv4_mcast_hash32_key_t;

struct ds_lpm_ipv4_mcast_hash64_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid0                                                           : 1;
    uint32 hash_type0                                                       : 4;
    uint32 rsv_1                                                            : 25;

    uint32 vrf_id                                                           : 14;
    uint32 rsv_2                                                            : 18;

    uint32 ip_sa                                                            : 32;

    uint32 pointer16                                                        : 1;
    uint32 is_mac                                                           : 1;
    uint32 valid1                                                           : 1;
    uint32 hash_type1                                                       : 4;
    uint32 pointer17                                                        : 1;
    uint32 rsv_3                                                            : 24;

    uint32 rsv_4                                                            : 16;
    uint32 nexthop                                                          : 16;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_lpm_ipv4_mcast_hash64_key_s  ds_lpm_ipv4_mcast_hash64_key_t;

struct ds_lpm_ipv4_nat_da_port_hash_key_s
{
    uint32 l4_port_type                                                     : 2;
    uint32 valid                                                            : 1;
    uint32 hash_type                                                        : 4;
    uint32 l4_dest_port15_8                                                 : 8;
    uint32 rsv_0                                                            : 17;

    uint32 l4_dest_port7_0                                                  : 8;
    uint32 vrf_id7_0                                                        : 8;
    uint32 nexthop                                                          : 16;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_lpm_ipv4_nat_da_port_hash_key_s  ds_lpm_ipv4_nat_da_port_hash_key_t;

struct ds_lpm_ipv4_nat_sa_hash_key_s
{
    uint32 rsv_0                                                            : 1;
    uint32 type                                                             : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type                                                        : 4;
    uint32 vrf_id1                                                          : 6;
    uint32 rsv_1                                                            : 19;

    uint32 rsv_2                                                            : 8;
    uint32 vrf_id0                                                          : 8;
    uint32 nexthop                                                          : 16;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_lpm_ipv4_nat_sa_hash_key_s  ds_lpm_ipv4_nat_sa_hash_key_t;

struct ds_lpm_ipv4_nat_sa_port_hash_key_s
{
    uint32 l4_port_type                                                     : 2;
    uint32 valid                                                            : 1;
    uint32 hash_type                                                        : 4;
    uint32 l4_source_port15_8                                               : 8;
    uint32 rsv_0                                                            : 17;

    uint32 l4_source_port7_0                                                : 8;
    uint32 vrf_id                                                           : 8;
    uint32 nexthop                                                          : 16;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_lpm_ipv4_nat_sa_port_hash_key_s  ds_lpm_ipv4_nat_sa_port_hash_key_t;

struct ds_lpm_ipv6_hash32_high_key_s
{
    uint32 pointer16                                                        : 1;
    uint32 type                                                             : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type                                                        : 4;
    uint32 vrf_id13_8                                                       : 6;
    uint32 pointer17_17                                                     : 1;
    uint32 rsv_0                                                            : 18;

    uint32 index_mask                                                       : 8;
    uint32 vrf_id0                                                          : 8;
    uint32 nexthop                                                          : 16;

    uint32 ip                                                               : 32;
};
typedef struct ds_lpm_ipv6_hash32_high_key_s  ds_lpm_ipv6_hash32_high_key_t;

struct ds_lpm_ipv6_hash32_low_key_s
{
    uint32 pointer4_3                                                       : 2;
    uint32 valid0                                                           : 1;
    uint32 hash_type0                                                       : 4;
    uint32 pointer12_5                                                      : 8;
    uint32 rsv_0                                                            : 17;

    uint32 mid                                                              : 13;
    uint32 pointer2_0                                                       : 3;
    uint32 nexthop                                                          : 16;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_lpm_ipv6_hash32_low_key_s  ds_lpm_ipv6_hash32_low_key_t;

struct ds_lpm_ipv6_hash32_mid_key_s
{
    uint32 pointer16                                                        : 1;
    uint32 type                                                             : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type                                                        : 4;
    uint32 rsv_0                                                            : 6;
    uint32 pointer17_17                                                     : 1;
    uint32 rsv_1                                                            : 18;

    uint32 index_mask                                                       : 8;
    uint32 rsv_2                                                            : 8;
    uint32 nexthop                                                          : 16;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_lpm_ipv6_hash32_mid_key_s  ds_lpm_ipv6_hash32_mid_key_t;

struct ds_lpm_ipv6_mcast_hash0_key_s
{
    uint32 ip_da111_110                                                     : 2;
    uint32 valid0                                                           : 1;
    uint32 hash_type0                                                       : 4;
    uint32 ip_da119_112                                                     : 8;
    uint32 rsv_0                                                            : 17;

    uint32 vrf_id10_1                                                       : 10;
    uint32 ip_da109_88                                                      : 22;

    uint32 ip_da87_56                                                       : 32;

    uint32 vrf_id0_0                                                        : 1;
    uint32 is_mac                                                           : 1;
    uint32 valid1                                                           : 1;
    uint32 hash_type1                                                       : 4;
    uint32 ip_da55_48                                                       : 8;
    uint32 rsv_1                                                            : 17;

    uint32 ip_da47_32                                                       : 16;
    uint32 nexthop                                                          : 16;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_lpm_ipv6_mcast_hash0_key_s  ds_lpm_ipv6_mcast_hash0_key_t;

struct ds_lpm_ipv6_mcast_hash1_key_s
{
    uint32 ip_sa_prefix_index2_2                                            : 1;
    uint32 hash0_result2_2                                                  : 1;
    uint32 valid0                                                           : 1;
    uint32 hash_type0                                                       : 4;
    uint32 hash0_result10_3                                                 : 8;
    uint32 rsv_0                                                            : 17;

    uint32 ip_sa117_88                                                      : 30;
    uint32 hash0_result1_0                                                  : 2;

    uint32 ip_sa87_56                                                       : 32;

    uint32 ip_sa_prefix_index1_0                                            : 2;
    uint32 valid1                                                           : 1;
    uint32 hash_type1                                                       : 4;
    uint32 ip_sa55_48                                                       : 8;
    uint32 rsv_1                                                            : 17;

    uint32 ip_sa47_32                                                       : 16;
    uint32 nexthop                                                          : 16;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_lpm_ipv6_mcast_hash1_key_s  ds_lpm_ipv6_mcast_hash1_key_t;

struct ds_lpm_ipv6_nat_da_port_hash_key_s
{
    uint32 ip_da_prefix_index                                               : 2;
    uint32 valid0                                                           : 1;
    uint32 hash_type0                                                       : 4;
    uint32 l4_dest_port15_8                                                 : 8;
    uint32 rsv_0                                                            : 17;

    uint32 ip_da111_80                                                      : 32;

    uint32 ip_da79_48                                                       : 32;

    uint32 l4_port_type                                                     : 2;
    uint32 valid1                                                           : 1;
    uint32 hash_type1                                                       : 4;
    uint32 l4_dest_port7_0                                                  : 8;
    uint32 rsv_1                                                            : 17;

    uint32 ip_da47_32                                                       : 16;
    uint32 nexthop                                                          : 16;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_lpm_ipv6_nat_da_port_hash_key_s  ds_lpm_ipv6_nat_da_port_hash_key_t;

struct ds_lpm_ipv6_nat_sa_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid0                                                           : 1;
    uint32 hash_type0                                                       : 4;
    uint32 ip_sa127_120                                                     : 8;
    uint32 rsv_1                                                            : 17;

    uint32 ip_sa111_80                                                      : 32;

    uint32 ip_sa79_48                                                       : 32;

    uint32 rsv_2                                                            : 1;
    uint32 type                                                             : 1;
    uint32 valid1                                                           : 1;
    uint32 hash_type1                                                       : 4;
    uint32 ip_sa119_112                                                     : 8;
    uint32 rsv_3                                                            : 17;

    uint32 ip_sa47_32                                                       : 16;
    uint32 nexthop                                                          : 16;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_lpm_ipv6_nat_sa_hash_key_s  ds_lpm_ipv6_nat_sa_hash_key_t;

struct ds_lpm_ipv6_nat_sa_port_hash_key_s
{
    uint32 ip_sa_prefix_index                                               : 2;
    uint32 valid0                                                           : 1;
    uint32 hash_type0                                                       : 4;
    uint32 l4_source_port15_8                                               : 8;
    uint32 rsv_0                                                            : 17;

    uint32 ip_sa111_80                                                      : 32;

    uint32 ip_sa79_48                                                       : 32;

    uint32 l4_port_type                                                     : 2;
    uint32 valid1                                                           : 1;
    uint32 hash_type1                                                       : 4;
    uint32 l4_source_port7_0                                                : 8;
    uint32 rsv_1                                                            : 17;

    uint32 ip_sa47_32                                                       : 16;
    uint32 nexthop                                                          : 16;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_lpm_ipv6_nat_sa_port_hash_key_s  ds_lpm_ipv6_nat_sa_port_hash_key_t;

struct ds_lpm_lookup_key_s
{
    uint32 type0                                                            : 2;
    uint32 type1                                                            : 2;
    uint32 pointer0_17_16                                                   : 2;
    uint32 pointer1_17_16                                                   : 2;
    uint32 rsv_0                                                            : 24;

    uint32 ip0                                                              : 8;
    uint32 mask0                                                            : 8;
    uint32 nexthop0                                                         : 16;

    uint32 ip1                                                              : 8;
    uint32 mask1                                                            : 8;
    uint32 nexthop1                                                         : 16;
};
typedef struct ds_lpm_lookup_key_s  ds_lpm_lookup_key_t;

struct ds_lpm_lookup_key0_s
{
    uint32 type0                                                            : 2;
    uint32 type1                                                            : 2;
    uint32 pointer0_17_16                                                   : 2;
    uint32 pointer1_17_16                                                   : 2;
    uint32 rsv_0                                                            : 24;

    uint32 ip0                                                              : 8;
    uint32 mask0                                                            : 8;
    uint32 nexthop0                                                         : 16;

    uint32 ip1                                                              : 8;
    uint32 mask1                                                            : 8;
    uint32 nexthop1                                                         : 16;
};
typedef struct ds_lpm_lookup_key0_s  ds_lpm_lookup_key0_t;

struct ds_lpm_lookup_key1_s
{
    uint32 type0                                                            : 2;
    uint32 type1                                                            : 2;
    uint32 pointer0_17_16                                                   : 2;
    uint32 pointer1_17_16                                                   : 2;
    uint32 rsv_0                                                            : 24;

    uint32 ip0                                                              : 8;
    uint32 mask0                                                            : 8;
    uint32 nexthop0                                                         : 16;

    uint32 ip1                                                              : 8;
    uint32 mask1                                                            : 8;
    uint32 nexthop1                                                         : 16;
};
typedef struct ds_lpm_lookup_key1_s  ds_lpm_lookup_key1_t;

struct ds_lpm_lookup_key2_s
{
    uint32 type0                                                            : 2;
    uint32 type1                                                            : 2;
    uint32 pointer0_17_16                                                   : 2;
    uint32 pointer1_17_16                                                   : 2;
    uint32 rsv_0                                                            : 24;

    uint32 ip0                                                              : 8;
    uint32 mask0                                                            : 8;
    uint32 nexthop0                                                         : 16;

    uint32 ip1                                                              : 8;
    uint32 mask1                                                            : 8;
    uint32 nexthop1                                                         : 16;
};
typedef struct ds_lpm_lookup_key2_s  ds_lpm_lookup_key2_t;

struct ds_lpm_lookup_key3_s
{
    uint32 type0                                                            : 2;
    uint32 type1                                                            : 2;
    uint32 pointer0_17_16                                                   : 2;
    uint32 pointer1_17_16                                                   : 2;
    uint32 rsv_0                                                            : 24;

    uint32 ip0                                                              : 8;
    uint32 mask0                                                            : 8;
    uint32 nexthop0                                                         : 16;

    uint32 ip1                                                              : 8;
    uint32 mask1                                                            : 8;
    uint32 nexthop1                                                         : 16;
};
typedef struct ds_lpm_lookup_key3_s  ds_lpm_lookup_key3_t;

struct ds_lpm_tcam160_key_s
{
    uint32 layer4_port15_2                                                  : 14;
    uint32 table_id0                                                        : 2;
    uint32 rsv_0                                                            : 16;

    uint32 ip127_96                                                         : 32;

    uint32 ip95_64                                                          : 32;

    uint32 vrf_id                                                           : 8;
    uint32 l4_port_type                                                     : 2;
    uint32 ipv6_lookup_type                                                 : 2;
    uint32 layer4_port1_0                                                   : 2;
    uint32 table_id1                                                        : 2;
    uint32 rsv_1                                                            : 16;

    uint32 ip63_32                                                          : 32;

    uint32 ip31_0                                                           : 32;
};
typedef struct ds_lpm_tcam160_key_s  ds_lpm_tcam160_key_t;

struct ds_lpm_tcam80_key_s
{
    uint32 vrf_id                                                           : 14;
    uint32 table_id                                                         : 2;
    uint32 rsv_0                                                            : 16;

    uint32 layer4_port                                                      : 32;

    uint32 ip                                                               : 32;
};
typedef struct ds_lpm_tcam80_key_s  ds_lpm_tcam80_key_t;

struct ds_lpm_tcam_ad_s
{
    uint32 reserved0                                                        : 15;
    uint32 rsv_0                                                            : 17;

    uint32 reserved1                                                        : 32;

    uint32 reserved2                                                        : 32;

    uint32 reserved3                                                        : 15;
    uint32 rsv_1                                                            : 17;

    uint32 index_mask                                                       : 8;
    uint32 rsv_2                                                            : 8;
    uint32 nexthop                                                          : 16;

    uint32 pointer                                                          : 18;
    uint32 rsv_3                                                            : 2;
    uint32 tcam_prefix_length                                               : 9;
    uint32 rsv_4                                                            : 2;
    uint32 aging_en                                                         : 1;
};
typedef struct ds_lpm_tcam_ad_s  ds_lpm_tcam_ad_t;

struct ds_mac_fib_key_s
{
    uint32 mapped_mac47_32                                                  : 16;
    uint32 rsv_0                                                            : 16;

    uint32 mapped_mac31_0                                                   : 32;

    uint32 vsi_id                                                           : 14;
    uint32 rsv_1                                                            : 18;
};
typedef struct ds_mac_fib_key_s  ds_mac_fib_key_t;

struct ds_mac_ip_fib_key_s
{
    uint32 ip_sa                                                            : 32;

    uint32 ip_da                                                            : 32;

    uint32 vsi_id                                                           : 14;
    uint32 rsv_0                                                            : 18;
};
typedef struct ds_mac_ip_fib_key_s  ds_mac_ip_fib_key_t;

struct ds_mac_ipv6_fib_key_s
{
    uint32 ip_sa127_96                                                      : 32;

    uint32 ip_sa95_64                                                       : 32;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;

    uint32 ip_da127_96                                                      : 32;

    uint32 ip_da95_64                                                       : 32;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 vsi_id                                                           : 14;
    uint32 rsv_0                                                            : 18;
};
typedef struct ds_mac_ipv6_fib_key_s  ds_mac_ipv6_fib_key_t;

struct fib_learn_fifo_data_s
{
    uint32 ds_ad_index2_2                                                   : 1;
    uint32 is_mac_hash                                                      : 1;
    uint32 valid                                                            : 1;
    uint32 ds_ad_index14_3                                                  : 12;
    uint32 rsv_0                                                            : 17;

    uint32 mapped_mac47_32                                                  : 16;
    uint32 vsi_id                                                           : 14;
    uint32 ds_ad_index1_0                                                   : 2;

    uint32 mapped_mac31_0                                                   : 32;

    uint32 key_index                                                        : 18;
    uint32 rsv_1                                                            : 6;
    uint32 key_type                                                         : 1;
    uint32 rsv_2                                                            : 7;
};
typedef struct fib_learn_fifo_data_s  fib_learn_fifo_data_t;

struct ds_dest_ptp_channel_s
{
    uint32 egress_latency                                                   : 16;
    uint32 rsv_0                                                            : 16;
};
typedef struct ds_dest_ptp_channel_s  ds_dest_ptp_channel_t;

struct ds_dlb_chan_idle_level_s
{
    uint32 level                                                            : 3;
    uint32 rsv_0                                                            : 29;
};
typedef struct ds_dlb_chan_idle_level_s  ds_dlb_chan_idle_level_t;

struct ds_oam_lm_stats_s
{
    uint32 rsv_0                                                            : 32;

    uint32 rsv_1                                                            : 32;

    uint32 rsv_2                                                            : 32;

    uint32 rsv_3                                                            : 32;

    uint32 tx_fcl                                                           : 32;

    uint32 rx_fcl                                                           : 32;

    uint32 rsv_4                                                            : 32;

    uint32 tx_fcf_r                                                         : 32;

    uint32 rx_fcb_r                                                         : 32;

    uint32 rsv_5                                                            : 32;

    uint32 tx_fcb_r                                                         : 32;

    uint32 rx_fcl_r                                                         : 32;
};
typedef struct ds_oam_lm_stats_s  ds_oam_lm_stats_t;

struct ds_oam_lm_stats0_s
{

    uint32 tx_fcl                                                           : 32;

    uint32 rx_fcl                                                           : 32;

    uint32 tx_fcf_r                                                         : 32;

    uint32 rx_fcb_r                                                         : 32;

    uint32 tx_fcb_r                                                         : 32;

    uint32 rx_fcl_r                                                         : 32;
};
typedef struct ds_oam_lm_stats0_s  ds_oam_lm_stats0_t;

struct ds_oam_lm_stats1_s
{

    uint32 tx_fcl                                                           : 32;

    uint32 rx_fcl                                                           : 32;

    uint32 tx_fcf_r                                                         : 32;

    uint32 rx_fcb_r                                                         : 32;

    uint32 tx_fcb_r                                                         : 32;

    uint32 rx_fcl_r                                                         : 32;
};
typedef struct ds_oam_lm_stats1_s  ds_oam_lm_stats1_t;

struct ds_acl_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_acl_s  ds_acl_t;

struct ds_acl_qos_ipv4_hash_key_s
{
    uint32 hash_type0_low                                                   : 1;
    uint32 is_mac_hash0                                                     : 1;
    uint32 valid0                                                           : 1;
    uint32 hash_type0_high                                                  : 3;
    uint32 rsv_0                                                            : 2;
    uint32 dscp                                                             : 6;
    uint32 rsv_1                                                            : 18;

    uint32 l4_source_port                                                   : 16;
    uint32 global_src_port13_3                                              : 11;
    uint32 is_logic_port                                                    : 1;
    uint32 l4_dest_port15_14                                                : 2;
    uint32 is_arp_key                                                       : 1;
    uint32 l4_dest_port13                                                   : 1;

    uint32 ip_sa                                                            : 32;

    uint32 hash_type1_low                                                   : 1;
    uint32 is_mac_hash1                                                     : 1;
    uint32 valid1                                                           : 1;
    uint32 hash_type1_high                                                  : 3;
    uint32 ds_ad_index14_7                                                  : 8;
    uint32 is_ipv4_key                                                      : 1;
    uint32 rsv_2                                                            : 17;

    uint32 ds_ad_index6_0                                                   : 7;
    uint32 l4_dest_port8_0                                                  : 9;
    uint32 layer3_header_protocol                                           : 8;
    uint32 global_src_port2_0                                               : 3;
    uint32 l4_dest_port12_9                                                 : 4;
    uint32 ds_ad_index15                                                    : 1;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_acl_qos_ipv4_hash_key_s  ds_acl_qos_ipv4_hash_key_t;

struct ds_acl_qos_mac_hash_key_s
{
    uint32 hash_type0_low                                                   : 1;
    uint32 is_mac_hash0                                                     : 1;
    uint32 valid0                                                           : 1;
    uint32 hash_type0_high                                                  : 3;
    uint32 ether_type15_12                                                  : 4;
    uint32 rsv_0                                                            : 22;

    uint32 vlan_id                                                          : 12;
    uint32 ether_type11_0                                                   : 12;
    uint32 global_src_port13_11                                             : 3;
    uint32 is_logic_port                                                    : 1;
    uint32 cos                                                              : 3;
    uint32 rsv_1                                                            : 1;

    uint32 mac_da47_32                                                      : 16;
    uint32 rsv_2                                                            : 16;

    uint32 hash_type1_low                                                   : 1;
    uint32 is_mac_hash1                                                     : 1;
    uint32 valid1                                                           : 1;
    uint32 hash_type1_high                                                  : 3;
    uint32 ds_ad_index14_7                                                  : 8;
    uint32 is_ipv4_key                                                      : 1;
    uint32 rsv_3                                                            : 17;

    uint32 ds_ad_index6_0                                                   : 7;
    uint32 rsv_4                                                            : 9;
    uint32 global_src_port10_0                                              : 11;
    uint32 rsv_5                                                            : 4;
    uint32 ds_ad_index15                                                    : 1;

    uint32 mac_da31_0                                                       : 32;
};
typedef struct ds_acl_qos_mac_hash_key_s  ds_acl_qos_mac_hash_key_t;

struct ds_bfd_mep_s
{
    uint32 local_stat                                                       : 2;
    uint32 is_csf_tx_en                                                     : 1;
    uint32 mep_type                                                         : 3;
    uint32 rsv_0                                                            : 26;

    uint32 local_disc                                                       : 32;

    uint32 actual_min_tx_interval                                           : 10;
    uint32 dest_chip                                                        : 5;
    uint32 desired_min_tx_interval                                          : 10;
    uint32 eth_oam_p2_p_mode                                                : 1;
    uint32 sf_fail_while                                                    : 6;

    uint32 is_csf_en                                                        : 1;
    uint32 is_remote                                                        : 1;
    uint32 active                                                           : 1;
    uint32 is_bfd                                                           : 1;
    uint32 rx_csf_while                                                     : 4;
    uint32 rsv_1                                                            : 24;

    uint32 ma_index                                                         : 13;
    uint32 pbit                                                             : 1;
    uint32 is_up                                                            : 1;
    uint32 cc_tx_mode                                                       : 1;
    uint32 dest_id                                                          : 16;

    uint32 bfd_srcport                                                      : 16;
    uint32 cci_en                                                           : 1;
    uint32 hello_while                                                      : 10;
    uint32 local_diag                                                       : 5;
};
typedef struct ds_bfd_mep_s  ds_bfd_mep_t;

struct ds_bfd_rmep_s
{
    uint32 remote_stat                                                      : 2;
    uint32 ach_chan_type                                                    : 3;
    uint32 is_multi_hop                                                     : 1;
    uint32 rsv_0                                                            : 26;

    uint32 remote_disc                                                      : 32;

    uint32 local_defect_mult                                                : 4;
    uint32 defect_while                                                     : 14;
    uint32 is_cv_en                                                         : 1;
    uint32 is_csf_en                                                        : 1;
    uint32 defect_mult                                                      : 4;
    uint32 first_pkt_rx                                                     : 1;
    uint32 eth_oam_p2_p_mode                                                : 1;
    uint32 sf_fail_while                                                    : 6;

    uint32 disc_chk_en                                                      : 1;
    uint32 is_remote                                                        : 1;
    uint32 active                                                           : 1;
    uint32 is_bfd                                                           : 1;
    uint32 fbit                                                             : 1;
    uint32 aps_en                                                           : 1;
    uint32 rsv_1                                                            : 26;

    uint32 required_min_rx_interval                                         : 10;
    uint32 pbit                                                             : 1;
    uint32 aps_signal_fail_remote                                           : 1;
    uint32 tx_mcast_en                                                      : 1;
    uint32 rsv_2                                                            : 2;
    uint32 cc_tx_mode                                                       : 1;
    uint32 aps_bridge_en                                                    : 1;
    uint32 actual_rx_interval                                               : 10;
    uint32 remote_diag                                                      : 5;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_bfd_rmep_s  ds_bfd_rmep_t;

struct ds_eth_mep_s
{
    uint32 cci_while                                                        : 3;
    uint32 mep_type                                                         : 3;
    uint32 ccm_seq_num1                                                     : 6;
    uint32 rsv_0                                                            : 20;

    uint32 d_meg_lvl_timer                                                  : 4;
    uint32 d_mismerge_timer                                                 : 4;
    uint32 d_unexp_mep_timer                                                : 4;
    uint32 port_id                                                          : 8;
    uint32 d_meg_lvl                                                        : 1;
    uint32 d_mismerge                                                       : 1;
    uint32 d_unexp_mep                                                      : 1;
    uint32 tpid_type                                                        : 2;
    uint32 present_rdi                                                      : 1;
    uint32 rmep_last_rdi                                                    : 1;
    uint32 port_status                                                      : 2;
    uint32 present_traffic_check_en                                         : 1;
    uint32 present_traffic                                                  : 1;
    uint32 auto_gen_en                                                      : 1;

    uint32 ccm_seq_num0                                                     : 20;
    uint32 auto_gen_pkt_ptr                                                 : 2;
    uint32 p2p_use_uc_da                                                    : 1;
    uint32 rsv_1                                                            : 2;
    uint32 eth_oam_p2_p_mode                                                : 1;
    uint32 sf_fail_while                                                    : 6;

    uint32 tx_mcast_en                                                      : 1;
    uint32 is_remote                                                        : 1;
    uint32 active                                                           : 1;
    uint32 is_bfd                                                           : 1;
    uint32 seq_num_en                                                       : 1;
    uint32 share_mac_en                                                     : 1;
    uint32 ccm_seq_num2                                                     : 6;
    uint32 rsv_2                                                            : 20;

    uint32 ma_index                                                         : 13;
    uint32 enable_pm                                                        : 1;
    uint32 is_up                                                            : 1;
    uint32 cci_en                                                           : 1;
    uint32 dest_id                                                          : 16;

    uint32 mep_id                                                           : 13;
    uint32 mep_primary_vid                                                  : 12;
    uint32 ma_id_check_disable                                              : 1;
    uint32 dest_chip                                                        : 5;
    uint32 aps_bridge_en                                                    : 1;
};
typedef struct ds_eth_mep_s  ds_eth_mep_t;

struct ds_eth_oam_chan_s
{
    uint32 mep_up_bitmap_high                                               : 3;
    uint32 mep_down_bitmap_high                                             : 3;
    uint32 oam_dest_chip_id                                                 : 5;
    uint32 lm_cos                                                           : 3;
    uint32 lm_cos_type1_1                                                   : 1;
    uint32 rsv_0                                                            : 17;

    uint32 mep_index0                                                       : 13;
    uint32 lm_type0_0                                                       : 1;
    uint32 mep_index1                                                       : 13;
    uint32 lm_type1_1                                                       : 1;
    uint32 mep_up_bitmap_low                                                : 4;

    uint32 mep_index2                                                       : 13;
    uint32 lm_cos_type0_0                                                   : 1;
    uint32 mep_index3_2_0                                                   : 3;
    uint32 aging_valid                                                      : 1;
    uint32 mep_index3_12_3                                                  : 10;
    uint32 mep_down_bitmap_low                                              : 4;
};
typedef struct ds_eth_oam_chan_s  ds_eth_oam_chan_t;

struct ds_eth_rmep_s
{
    uint32 rmep_last_intf_status                                            : 3;
    uint32 ccm_seq_num1                                                     : 8;
    uint32 rsv_0                                                            : 21;

    uint32 cnt_shift_while                                                  : 3;
    uint32 exp_ccm_num                                                      : 8;
    uint32 d_loc                                                            : 1;
    uint32 d_unexp_period_timer                                             : 4;
    uint32 d_unexp_period                                                   : 1;
    uint32 rmep_last_rdi                                                    : 1;
    uint32 rmep_while                                                       : 4;
    uint32 mac_addr_update_disable                                          : 1;
    uint32 seq_num_fail_counter                                             : 6;
    uint32 rmep_last_port_status                                            : 2;
    uint32 first_pkt_rx                                                     : 1;

    uint32 ccm_seq_num0                                                     : 24;
    uint32 aps_signal_fail_remote                                           : 1;
    uint32 eth_oam_p2_p_mode                                                : 1;
    uint32 sf_fail_while                                                    : 6;

    uint32 mac_status_change                                                : 1;
    uint32 is_remote                                                        : 1;
    uint32 active                                                           : 1;
    uint32 is_bfd                                                           : 1;
    uint32 is_csf_en                                                        : 1;
    uint32 rsv_1                                                            : 27;

    uint32 rmep_mac_sa_low                                                  : 32;

    uint32 rmep_mac_sa_high                                                 : 16;
    uint32 mep_index                                                        : 14;
    uint32 rmepmacmismatch                                                  : 1;
    uint32 seq_num_en                                                       : 1;
};
typedef struct ds_eth_rmep_s  ds_eth_rmep_t;

struct ds_eth_rmep_chan_s
{
    uint32 rsv_0                                                            : 32;

    uint32 rsv_1                                                            : 32;

    uint32 ad_index                                                         : 13;
    uint32 rsv_2                                                            : 19;
};
typedef struct ds_eth_rmep_chan_s  ds_eth_rmep_chan_t;

struct ds_eth_rmep_chan_conflict_tcam_s
{
    uint32 rsv_0                                                            : 32;

    uint32 rsv_1                                                            : 32;

    uint32 ad_index                                                         : 13;
    uint32 rsv_2                                                            : 19;
};
typedef struct ds_eth_rmep_chan_conflict_tcam_s  ds_eth_rmep_chan_conflict_tcam_t;

struct ds_fcoe_da_s
{
    uint32 rsv_0                                                            : 1;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 4;
    uint32 dlb_en                                                           : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 rsv_2                                                            : 21;

    uint32 rsv_3                                                            : 32;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 rsv_4                                                            : 4;
    uint32 aging_index                                                      : 2;
    uint32 rsv_5                                                            : 8;
};
typedef struct ds_fcoe_da_s  ds_fcoe_da_t;

struct ds_fcoe_da_tcam_s
{
    uint32 rsv_0                                                            : 1;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 4;
    uint32 dlb_en                                                           : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 rsv_2                                                            : 21;

    uint32 rsv_3                                                            : 32;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 rsv_4                                                            : 4;
    uint32 aging_index                                                      : 2;
    uint32 rsv_5                                                            : 8;
};
typedef struct ds_fcoe_da_tcam_s  ds_fcoe_da_tcam_t;

struct ds_fcoe_hash_key_s
{
    uint32 hash_type_low                                                    : 1;
    uint32 is_mac_hash                                                      : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type_high                                                   : 3;
    uint32 ds_ad_index14_6                                                  : 9;
    uint32 rsv_0                                                            : 17;

    uint32 ds_ad_index5_0                                                   : 6;
    uint32 rsv_1                                                            : 10;
    uint32 vsi_id                                                           : 14;
    uint32 rsv_2                                                            : 1;
    uint32 ds_ad_index15                                                    : 1;

    uint32 fcoe_did                                                         : 24;
    uint32 rsv_3                                                            : 8;
};
typedef struct ds_fcoe_hash_key_s  ds_fcoe_hash_key_t;

struct ds_fcoe_rpf_hash_key_s
{
    uint32 hash_type_low                                                    : 1;
    uint32 is_mac_hash                                                      : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type_high                                                   : 3;
    uint32 ds_ad_index14_6                                                  : 9;
    uint32 rsv_0                                                            : 17;

    uint32 ds_ad_index5_0                                                   : 6;
    uint32 rsv_1                                                            : 10;
    uint32 vsi_id                                                           : 14;
    uint32 rsv_2                                                            : 1;
    uint32 ds_ad_index15                                                    : 1;

    uint32 fcoe_sid                                                         : 24;
    uint32 rsv_3                                                            : 8;
};
typedef struct ds_fcoe_rpf_hash_key_s  ds_fcoe_rpf_hash_key_t;

struct ds_fcoe_sa_s
{
    uint32 mac_sa47_47                                                      : 1;
    uint32 mac_sa_check_en                                                  : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 src_discard                                                      : 1;
    uint32 rsv_0                                                            : 28;

    uint32 mac_sa44_29                                                      : 16;
    uint32 global_src_port                                                  : 14;
    uint32 mac_sa46_45                                                      : 2;

    uint32 mac_sa16_0                                                       : 17;
    uint32 aging_valid                                                      : 1;
    uint32 mac_sa20_17                                                      : 4;
    uint32 aging_index                                                      : 2;
    uint32 mac_sa28_21                                                      : 8;
};
typedef struct ds_fcoe_sa_s  ds_fcoe_sa_t;

struct ds_fcoe_sa_tcam_s
{
    uint32 mac_sa47_47                                                      : 1;
    uint32 mac_sa_check_en                                                  : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 src_discard                                                      : 1;
    uint32 rsv_0                                                            : 28;

    uint32 mac_sa44_29                                                      : 16;
    uint32 global_src_port                                                  : 14;
    uint32 mac_sa46_45                                                      : 2;

    uint32 mac_sa16_0                                                       : 17;
    uint32 aging_valid                                                      : 1;
    uint32 mac_sa20_17                                                      : 4;
    uint32 aging_index                                                      : 2;
    uint32 mac_sa28_21                                                      : 8;
};
typedef struct ds_fcoe_sa_tcam_s  ds_fcoe_sa_tcam_t;

struct ds_fwd_s
{
    uint32 critical_packet                                                  : 1;
    uint32 length_adjust_type                                               : 1;
    uint32 mac_isolated_group_en                                            : 1;
    uint32 force_back_en                                                    : 1;
    uint32 bypass_ingress_edit                                              : 1;
    uint32 rsv_0                                                            : 2;
    uint32 mac_isolated_group_id0                                           : 1;
    uint32 ds_type                                                          : 2;
    uint32 mac_isolated_group_id5_1                                         : 5;
    uint32 rsv_1                                                            : 17;

    uint32 dest_map                                                         : 22;
    uint32 speed                                                            : 2;
    uint32 stats_ptr_high                                                   : 4;
    uint32 aps_type                                                         : 2;
    uint32 send_local_phy_port                                              : 1;
    uint32 next_hop_ext                                                     : 1;

    uint32 next_hop_ptr                                                     : 17;
    uint32 rsv_2                                                            : 1;
    uint32 stats_ptr_low                                                    : 12;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;
};
typedef struct ds_fwd_s  ds_fwd_t;

struct ds_ip_da_s
{
    uint32 result_priority                                                  : 1;
    uint32 icmp_check_en                                                    : 1;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 rpf_check_mode                                                   : 1;
    uint32 rsv_0                                                            : 17;

    uint32 rpf_if_id                                                        : 10;
    uint32 rsv_1                                                            : 1;
    uint32 aps_select_group_id                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 dlb_en                                                           : 1;
    uint32 self_address                                                     : 1;
    uint32 exception3_ctl_en                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 deny_pbr                                                         : 1;
    uint32 aps_select_valid                                                 : 1;
    uint32 ttl_check_en                                                     : 1;
    uint32 ip_da_exception_en                                               : 1;
    uint32 l3_if_type                                                       : 1;
    uint32 equal_cost_path_num3_3                                           : 1;
    uint32 icmp_err_msg_check_en                                            : 1;
    uint32 exception_sub_index                                              : 5;
    uint32 is_default_route                                                 : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_speed0_0                                                      : 1;
    uint32 pt_enable                                                        : 1;
    uint32 payload_select                                                   : 2;
    uint32 aging_index                                                      : 2;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_gre_options                                               : 3;
    uint32 payload_offset_type                                              : 1;
};
typedef struct ds_ip_da_s  ds_ip_da_t;

struct ds_ip_sa_nat_s
{
    uint32 replace_l4_source_port                                           : 1;
    uint32 ip_sa_fwd_ptr_valid                                              : 1;
    uint32 force_ip_sa_fwd                                                  : 1;
    uint32 replace_ip_sa                                                    : 1;
    uint32 ipv4_embeded_mode                                                : 1;
    uint32 ip_sa22_21                                                       : 2;
    uint32 rpf_if_id                                                        : 8;
    uint32 rsv_0                                                            : 17;

    uint32 l4_source_port                                                   : 16;
    uint32 result_priority                                                  : 1;
    uint32 ip_sa31                                                          : 1;
    uint32 ip_sa_mode                                                       : 2;
    uint32 ip_sa_prefix_length                                              : 3;
    uint32 src_address_mode                                                 : 1;
    uint32 ip_sa39_32                                                       : 8;

    uint32 ip_sa16_0                                                        : 17;
    uint32 aging_valid                                                      : 1;
    uint32 ip_sa20_17                                                       : 4;
    uint32 aging_index                                                      : 2;
    uint32 ip_sa30_23                                                       : 8;
};
typedef struct ds_ip_sa_nat_s  ds_ip_sa_nat_t;

struct ds_ipv4_acl0_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_ipv4_acl0_tcam_s  ds_ipv4_acl0_tcam_t;

struct ds_ipv4_acl1_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_ipv4_acl1_tcam_s  ds_ipv4_acl1_tcam_t;

struct ds_ipv4_acl2_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_ipv4_acl2_tcam_s  ds_ipv4_acl2_tcam_t;

struct ds_ipv4_acl3_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_ipv4_acl3_tcam_s  ds_ipv4_acl3_tcam_t;

struct ds_ipv4_mcast_da_tcam_s
{
    uint32 result_priority                                                  : 1;
    uint32 icmp_check_en                                                    : 1;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 rpf_check_mode                                                   : 1;
    uint32 rsv_0                                                            : 17;

    uint32 rpf_if_id                                                        : 10;
    uint32 rsv_1                                                            : 1;
    uint32 aps_select_group_id                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 dlb_en                                                           : 1;
    uint32 self_address                                                     : 1;
    uint32 exception3_ctl_en                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 deny_pbr                                                         : 1;
    uint32 aps_select_valid                                                 : 1;
    uint32 ttl_check_en                                                     : 1;
    uint32 ip_da_exception_en                                               : 1;
    uint32 l3_if_type                                                       : 1;
    uint32 equal_cost_path_num3_3                                           : 1;
    uint32 icmp_err_msg_check_en                                            : 1;
    uint32 exception_sub_index                                              : 5;
    uint32 is_default_route                                                 : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_speed0_0                                                      : 1;
    uint32 pt_enable                                                        : 1;
    uint32 payload_select                                                   : 2;
    uint32 aging_index                                                      : 2;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_gre_options                                               : 3;
    uint32 payload_offset_type                                              : 1;
};
typedef struct ds_ipv4_mcast_da_tcam_s  ds_ipv4_mcast_da_tcam_t;

struct ds_ipv4_sa_nat_tcam_s
{
    uint32 replace_l4_source_port                                           : 1;
    uint32 ip_sa_fwd_ptr_valid                                              : 1;
    uint32 force_ip_sa_fwd                                                  : 1;
    uint32 replace_ip_sa                                                    : 1;
    uint32 ipv4_embeded_mode                                                : 1;
    uint32 ip_sa22_21                                                       : 2;
    uint32 rpf_if_id                                                        : 8;
    uint32 rsv_0                                                            : 17;

    uint32 l4_source_port                                                   : 16;
    uint32 result_priority                                                  : 1;
    uint32 ip_sa31                                                          : 1;
    uint32 ip_sa_mode                                                       : 2;
    uint32 ip_sa_prefix_length                                              : 3;
    uint32 src_address_mode                                                 : 1;
    uint32 ip_sa39_32                                                       : 8;

    uint32 ip_sa16_0                                                        : 17;
    uint32 aging_valid                                                      : 1;
    uint32 ip_sa20_17                                                       : 4;
    uint32 aging_index                                                      : 2;
    uint32 ip_sa30_23                                                       : 8;
};
typedef struct ds_ipv4_sa_nat_tcam_s  ds_ipv4_sa_nat_tcam_t;

struct ds_ipv4_ucast_da_tcam_s
{
    uint32 result_priority                                                  : 1;
    uint32 icmp_check_en                                                    : 1;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 rpf_check_mode                                                   : 1;
    uint32 rsv_0                                                            : 17;

    uint32 rpf_if_id                                                        : 10;
    uint32 rsv_1                                                            : 1;
    uint32 aps_select_group_id                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 dlb_en                                                           : 1;
    uint32 self_address                                                     : 1;
    uint32 exception3_ctl_en                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 deny_pbr                                                         : 1;
    uint32 aps_select_valid                                                 : 1;
    uint32 ttl_check_en                                                     : 1;
    uint32 ip_da_exception_en                                               : 1;
    uint32 l3_if_type                                                       : 1;
    uint32 equal_cost_path_num3_3                                           : 1;
    uint32 icmp_err_msg_check_en                                            : 1;
    uint32 exception_sub_index                                              : 5;
    uint32 is_default_route                                                 : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_speed0_0                                                      : 1;
    uint32 pt_enable                                                        : 1;
    uint32 payload_select                                                   : 2;
    uint32 aging_index                                                      : 2;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_gre_options                                               : 3;
    uint32 payload_offset_type                                              : 1;
};
typedef struct ds_ipv4_ucast_da_tcam_s  ds_ipv4_ucast_da_tcam_t;

struct ds_ipv4_ucast_pbr_dual_da_tcam_s
{
    uint32 result_priority                                                  : 1;
    uint32 icmp_check_en                                                    : 1;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 rpf_check_mode                                                   : 1;
    uint32 rsv_0                                                            : 17;

    uint32 rpf_if_id                                                        : 10;
    uint32 rsv_1                                                            : 1;
    uint32 aps_select_group_id                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 dlb_en                                                           : 1;
    uint32 self_address                                                     : 1;
    uint32 exception3_ctl_en                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 deny_pbr                                                         : 1;
    uint32 aps_select_valid                                                 : 1;
    uint32 ttl_check_en                                                     : 1;
    uint32 ip_da_exception_en                                               : 1;
    uint32 l3_if_type                                                       : 1;
    uint32 equal_cost_path_num3_3                                           : 1;
    uint32 icmp_err_msg_check_en                                            : 1;
    uint32 exception_sub_index                                              : 5;
    uint32 is_default_route                                                 : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_speed0_0                                                      : 1;
    uint32 pt_enable                                                        : 1;
    uint32 payload_select                                                   : 2;
    uint32 aging_index                                                      : 2;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_gre_options                                               : 3;
    uint32 payload_offset_type                                              : 1;
};
typedef struct ds_ipv4_ucast_pbr_dual_da_tcam_s  ds_ipv4_ucast_pbr_dual_da_tcam_t;

struct ds_ipv6_acl0_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_ipv6_acl0_tcam_s  ds_ipv6_acl0_tcam_t;

struct ds_ipv6_acl1_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_ipv6_acl1_tcam_s  ds_ipv6_acl1_tcam_t;

struct ds_ipv6_mcast_da_tcam_s
{
    uint32 result_priority                                                  : 1;
    uint32 icmp_check_en                                                    : 1;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 rpf_check_mode                                                   : 1;
    uint32 rsv_0                                                            : 17;

    uint32 rpf_if_id                                                        : 10;
    uint32 rsv_1                                                            : 1;
    uint32 aps_select_group_id                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 dlb_en                                                           : 1;
    uint32 self_address                                                     : 1;
    uint32 exception3_ctl_en                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 deny_pbr                                                         : 1;
    uint32 aps_select_valid                                                 : 1;
    uint32 ttl_check_en                                                     : 1;
    uint32 ip_da_exception_en                                               : 1;
    uint32 l3_if_type                                                       : 1;
    uint32 equal_cost_path_num3_3                                           : 1;
    uint32 icmp_err_msg_check_en                                            : 1;
    uint32 exception_sub_index                                              : 5;
    uint32 is_default_route                                                 : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_speed0_0                                                      : 1;
    uint32 pt_enable                                                        : 1;
    uint32 payload_select                                                   : 2;
    uint32 aging_index                                                      : 2;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_gre_options                                               : 3;
    uint32 payload_offset_type                                              : 1;
};
typedef struct ds_ipv6_mcast_da_tcam_s  ds_ipv6_mcast_da_tcam_t;

struct ds_ipv6_sa_nat_tcam_s
{
    uint32 replace_l4_source_port                                           : 1;
    uint32 ip_sa_fwd_ptr_valid                                              : 1;
    uint32 force_ip_sa_fwd                                                  : 1;
    uint32 replace_ip_sa                                                    : 1;
    uint32 ipv4_embeded_mode                                                : 1;
    uint32 ip_sa22_21                                                       : 2;
    uint32 rpf_if_id                                                        : 8;
    uint32 rsv_0                                                            : 17;

    uint32 l4_source_port                                                   : 16;
    uint32 result_priority                                                  : 1;
    uint32 ip_sa31                                                          : 1;
    uint32 ip_sa_mode                                                       : 2;
    uint32 ip_sa_prefix_length                                              : 3;
    uint32 src_address_mode                                                 : 1;
    uint32 ip_sa39_32                                                       : 8;

    uint32 ip_sa16_0                                                        : 17;
    uint32 aging_valid                                                      : 1;
    uint32 ip_sa20_17                                                       : 4;
    uint32 aging_index                                                      : 2;
    uint32 ip_sa30_23                                                       : 8;
};
typedef struct ds_ipv6_sa_nat_tcam_s  ds_ipv6_sa_nat_tcam_t;

struct ds_ipv6_ucast_da_tcam_s
{
    uint32 result_priority                                                  : 1;
    uint32 icmp_check_en                                                    : 1;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 rpf_check_mode                                                   : 1;
    uint32 rsv_0                                                            : 17;

    uint32 rpf_if_id                                                        : 10;
    uint32 rsv_1                                                            : 1;
    uint32 aps_select_group_id                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 dlb_en                                                           : 1;
    uint32 self_address                                                     : 1;
    uint32 exception3_ctl_en                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 deny_pbr                                                         : 1;
    uint32 aps_select_valid                                                 : 1;
    uint32 ttl_check_en                                                     : 1;
    uint32 ip_da_exception_en                                               : 1;
    uint32 l3_if_type                                                       : 1;
    uint32 equal_cost_path_num3_3                                           : 1;
    uint32 icmp_err_msg_check_en                                            : 1;
    uint32 exception_sub_index                                              : 5;
    uint32 is_default_route                                                 : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_speed0_0                                                      : 1;
    uint32 pt_enable                                                        : 1;
    uint32 payload_select                                                   : 2;
    uint32 aging_index                                                      : 2;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_gre_options                                               : 3;
    uint32 payload_offset_type                                              : 1;
};
typedef struct ds_ipv6_ucast_da_tcam_s  ds_ipv6_ucast_da_tcam_t;

struct ds_ipv6_ucast_pbr_dual_da_tcam_s
{
    uint32 result_priority                                                  : 1;
    uint32 icmp_check_en                                                    : 1;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 rpf_check_mode                                                   : 1;
    uint32 rsv_0                                                            : 17;

    uint32 rpf_if_id                                                        : 10;
    uint32 rsv_1                                                            : 1;
    uint32 aps_select_group_id                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 dlb_en                                                           : 1;
    uint32 self_address                                                     : 1;
    uint32 exception3_ctl_en                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 deny_pbr                                                         : 1;
    uint32 aps_select_valid                                                 : 1;
    uint32 ttl_check_en                                                     : 1;
    uint32 ip_da_exception_en                                               : 1;
    uint32 l3_if_type                                                       : 1;
    uint32 equal_cost_path_num3_3                                           : 1;
    uint32 icmp_err_msg_check_en                                            : 1;
    uint32 exception_sub_index                                              : 5;
    uint32 is_default_route                                                 : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_speed0_0                                                      : 1;
    uint32 pt_enable                                                        : 1;
    uint32 payload_select                                                   : 2;
    uint32 aging_index                                                      : 2;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_gre_options                                               : 3;
    uint32 payload_offset_type                                              : 1;
};
typedef struct ds_ipv6_ucast_pbr_dual_da_tcam_s  ds_ipv6_ucast_pbr_dual_da_tcam_t;

struct ds_l2_edit_eth4_w_s
{
    uint32 type                                                             : 1;
    uint32 overwrite_ether_type                                             : 1;
    uint32 derive_mcast_mac                                                 : 1;
    uint32 output_vlan_id_valid                                             : 1;
    uint32 output_vlan_id_is_svlan                                          : 1;
    uint32 fcoe_over_trill_mac_sa_en                                        : 1;
    uint32 mac_da31_30                                                      : 2;
    uint32 ds_type                                                          : 2;
    uint32 extra_header_type1_1                                             : 1;
    uint32 derive_fcoe_mac_sa                                               : 1;
    uint32 l2_rewrite_type                                                  : 3;
    uint32 rsv_0                                                            : 17;

    uint32 mac_da47_32                                                      : 16;
    uint32 output_vlan_id                                                   : 12;
    uint32 packet_type                                                      : 3;
    uint32 extra_header_type0_0                                             : 1;

    uint32 mac_da29_0                                                       : 30;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;
};
typedef struct ds_l2_edit_eth4_w_s  ds_l2_edit_eth4_w_t;

struct ds_l2_edit_eth8_w_s
{
    uint32 type                                                             : 1;
    uint32 overwrite_ether_type                                             : 1;
    uint32 derive_mcast_mac                                                 : 1;
    uint32 output_vlan_id_valid                                             : 1;
    uint32 output_vlan_id_is_svlan                                          : 1;
    uint32 fcoe_over_trill_mac_sa_en                                        : 1;
    uint32 mac_da31_30                                                      : 2;
    uint32 ds_type                                                          : 2;
    uint32 extra_header_type1_1                                             : 1;
    uint32 ip_da79_79                                                       : 1;
    uint32 l2_rewrite_type                                                  : 3;
    uint32 rsv_0                                                            : 17;

    uint32 mac_da47_32                                                      : 16;
    uint32 output_vlan_id                                                   : 12;
    uint32 packet_type                                                      : 3;
    uint32 extra_header_type0_0                                             : 1;

    uint32 mac_da29_0                                                       : 30;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;

    uint32 ip_da78_64                                                       : 15;
    uint32 rsv_1                                                            : 17;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_l2_edit_eth8_w_s  ds_l2_edit_eth8_w_t;

struct ds_l2_edit_flex8_w_s
{
    uint32 rewrite_string0_31_24                                            : 8;
    uint32 ds_type                                                          : 2;
    uint32 rsv_0                                                            : 1;
    uint32 discard_type                                                     : 1;
    uint32 l2_rewrite_type                                                  : 3;
    uint32 rsv_1                                                            : 17;

    uint32 rewrite_string0_23_0                                             : 24;
    uint32 packet_type                                                      : 3;
    uint32 rewrite_byte_num                                                 : 5;

    uint32 rewrite_string1_31_2                                             : 30;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;

    uint32 rewrite_string1_1_0                                              : 2;
    uint32 rsv_2                                                            : 30;

    uint32 rewrite_string2                                                  : 32;

    uint32 rewrite_string3                                                  : 32;
};
typedef struct ds_l2_edit_flex8_w_s  ds_l2_edit_flex8_w_t;

struct ds_l2_edit_loopback_s
{
    uint32 rsv_0                                                            : 8;
    uint32 ds_type                                                          : 2;
    uint32 rsv_1                                                            : 1;
    uint32 discard_type                                                     : 1;
    uint32 l2_rewrite_type                                                  : 3;
    uint32 rsv_2                                                            : 17;

    uint32 lb_dest_map                                                      : 22;
    uint32 lb_length_adjust_type                                            : 1;
    uint32 rsv_3                                                            : 9;

    uint32 lb_next_hop_ptr                                                  : 18;
    uint32 rsv_4                                                            : 2;
    uint32 lb_next_hop_ext                                                  : 1;
    uint32 rsv_5                                                            : 9;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;
};
typedef struct ds_l2_edit_loopback_s  ds_l2_edit_loopback_t;

struct ds_l2_edit_pbb4_w_s
{
    uint32 i_sid_valid                                                      : 1;
    uint32 derive_mac_da                                                    : 1;
    uint32 mac_sa_valid                                                     : 1;
    uint32 b_vlan_valid                                                     : 1;
    uint32 mac_da_valid                                                     : 1;
    uint32 derive_btag_co_s                                                 : 1;
    uint32 pbb_global_mac_en                                                : 1;
    uint32 rsv_0                                                            : 1;
    uint32 ds_type                                                          : 2;
    uint32 rsv_1                                                            : 1;
    uint32 discard_type                                                     : 1;
    uint32 l2_rewrite_type                                                  : 3;
    uint32 rsv_2                                                            : 17;

    uint32 bvlan_id                                                         : 12;
    uint32 bvlan_tag_disable                                                : 1;
    uint32 pbb_header_operation_type                                        : 1;
    uint32 itag_cfi                                                         : 1;
    uint32 derive_itag_co_s                                                 : 1;
    uint32 itag_cos                                                         : 3;
    uint32 copy_nca_res                                                     : 1;
    uint32 bvlan_tagged                                                     : 1;
    uint32 pbb_oui_type                                                     : 1;
    uint32 btag_cos                                                         : 3;
    uint32 btag_cfi                                                         : 1;
    uint32 rsv_3                                                            : 6;

    uint32 i_sid                                                            : 24;
    uint32 res2                                                             : 2;
    uint32 res1                                                             : 1;
    uint32 nca                                                              : 1;
    uint32 rsv_4                                                            : 2;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;
};
typedef struct ds_l2_edit_pbb4_w_s  ds_l2_edit_pbb4_w_t;

struct ds_l2_edit_pbb8_w_s
{
    uint32 i_sid_valid                                                      : 1;
    uint32 derive_mac_da                                                    : 1;
    uint32 mac_sa_valid                                                     : 1;
    uint32 b_vlan_valid                                                     : 1;
    uint32 mac_da_valid                                                     : 1;
    uint32 derive_btag_co_s                                                 : 1;
    uint32 pbb_global_mac_en                                                : 1;
    uint32 rsv_0                                                            : 1;
    uint32 ds_type                                                          : 2;
    uint32 rsv_1                                                            : 1;
    uint32 discard_type                                                     : 1;
    uint32 l2_rewrite_type                                                  : 3;
    uint32 rsv_2                                                            : 17;

    uint32 bvlan_id                                                         : 12;
    uint32 bvlan_tag_disable                                                : 1;
    uint32 pbb_header_operation_type                                        : 1;
    uint32 itag_cfi                                                         : 1;
    uint32 derive_itag_co_s                                                 : 1;
    uint32 itag_cos                                                         : 3;
    uint32 copy_nca_res                                                     : 1;
    uint32 bvlan_tagged                                                     : 1;
    uint32 pbb_oui_type                                                     : 1;
    uint32 btag_cos                                                         : 3;
    uint32 btag_cfi                                                         : 1;
    uint32 rsv_3                                                            : 6;

    uint32 i_sid                                                            : 24;
    uint32 res2                                                             : 2;
    uint32 res1                                                             : 1;
    uint32 nca                                                              : 1;
    uint32 rsv_4                                                            : 2;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;

    uint32 rsv_5                                                            : 32;

    uint32 mac_da0                                                          : 16;
    uint32 rsv_6                                                            : 16;

    uint32 mac_da1                                                          : 32;
};
typedef struct ds_l2_edit_pbb8_w_s  ds_l2_edit_pbb8_w_t;

struct ds_l2_edit_swap_s
{
    uint32 type                                                             : 1;
    uint32 overwrite_ether_type                                             : 1;
    uint32 derive_mcast_mac                                                 : 1;
    uint32 output_vlan_id_valid                                             : 1;
    uint32 rsv_0                                                            : 2;
    uint32 mac_da31_30                                                      : 2;
    uint32 ds_type                                                          : 2;
    uint32 extra_header_type1_1                                             : 1;
    uint32 discard_type                                                     : 1;
    uint32 l2_rewrite_type                                                  : 3;
    uint32 rsv_1                                                            : 17;

    uint32 mac_da47_32                                                      : 16;
    uint32 rsv_2                                                            : 15;
    uint32 extra_header_type0_0                                             : 1;

    uint32 mac_da29_0                                                       : 30;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;

    uint32 rsv_3                                                            : 32;

    uint32 mac_sa47_32                                                      : 16;
    uint32 rsv_4                                                            : 16;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_l2_edit_swap_s  ds_l2_edit_swap_t;

struct ds_l3_edit_flex_s
{
    uint32 rsv_0                                                            : 8;
    uint32 ds_type                                                          : 2;
    uint32 rsv_1                                                            : 1;
    uint32 discard_type                                                     : 1;
    uint32 l3_rewrite_type                                                  : 3;
    uint32 rsv_2                                                            : 17;

    uint32 rewrite_string127_109                                            : 19;
    uint32 rsv_3                                                            : 5;
    uint32 packet_type                                                      : 3;
    uint32 rewrite_byte_num                                                 : 5;

    uint32 rewrite_string108_79                                             : 30;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;

    uint32 rewrite_string78_64                                              : 15;
    uint32 rsv_4                                                            : 17;

    uint32 rewrite_string63_32                                              : 32;

    uint32 rewrite_string31_0                                               : 32;
};
typedef struct ds_l3_edit_flex_s  ds_l3_edit_flex_t;

struct ds_l3_edit_mpls4_w_s
{
    uint32 map_ttl0                                                         : 1;
    uint32 mcast_label0                                                     : 1;
    uint32 martini_encap_valid                                              : 1;
    uint32 map_ttl1                                                         : 1;
    uint32 mcast_label1                                                     : 1;
    uint32 label_valid1                                                     : 1;
    uint32 src_dscp_type                                                    : 1;
    uint32 discard_non_oam0                                                 : 1;
    uint32 ds_type                                                          : 2;
    uint32 discard_non_oam1                                                 : 1;
    uint32 etree_leaf_en                                                    : 1;
    uint32 l3_rewrite_type                                                  : 3;
    uint32 rsv_0                                                            : 17;

    uint32 label0                                                           : 20;
    uint32 ttl_index0                                                       : 4;
    uint32 derive_exp0                                                      : 1;
    uint32 entropy_label_en0                                                : 1;
    uint32 oam_en0                                                          : 1;
    uint32 exp0                                                             : 3;
    uint32 martini_encap_type                                               : 1;
    uint32 use_src_leaf                                                     : 1;

    uint32 label1                                                           : 20;
    uint32 ttl_index1                                                       : 4;
    uint32 derive_exp1                                                      : 1;
    uint32 entropy_label_en1                                                : 1;
    uint32 oam_en1                                                          : 1;
    uint32 exp1                                                             : 3;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;
};
typedef struct ds_l3_edit_mpls4_w_s  ds_l3_edit_mpls4_w_t;

struct ds_l3_edit_mpls8_w_s
{
    uint32 map_ttl0                                                         : 1;
    uint32 mcast_label0                                                     : 1;
    uint32 martini_encap_valid                                              : 1;
    uint32 map_ttl1                                                         : 1;
    uint32 mcast_label1                                                     : 1;
    uint32 label_valid1                                                     : 1;
    uint32 src_dscp_type                                                    : 1;
    uint32 discard_non_oam0                                                 : 1;
    uint32 ds_type                                                          : 2;
    uint32 discard_non_oam1                                                 : 1;
    uint32 etree_leaf_en                                                    : 1;
    uint32 l3_rewrite_type                                                  : 3;
    uint32 rsv_0                                                            : 17;

    uint32 label0                                                           : 20;
    uint32 ttl_index0                                                       : 4;
    uint32 derive_exp0                                                      : 1;
    uint32 entropy_label_en0                                                : 1;
    uint32 oam_en0                                                          : 1;
    uint32 exp0                                                             : 3;
    uint32 martini_encap_type                                               : 1;
    uint32 use_src_leaf                                                     : 1;

    uint32 label1                                                           : 20;
    uint32 ttl_index1                                                       : 4;
    uint32 derive_exp1                                                      : 1;
    uint32 entropy_label_en1                                                : 1;
    uint32 oam_en1                                                          : 1;
    uint32 exp1                                                             : 3;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;

    uint32 map_ttl2                                                         : 1;
    uint32 mcast_label2                                                     : 1;
    uint32 label_valid2                                                     : 1;
    uint32 map_ttl3                                                         : 1;
    uint32 mcast_label3                                                     : 1;
    uint32 label_valid3                                                     : 1;
    uint32 rsv_1                                                            : 1;
    uint32 discard_non_oam2                                                 : 1;
    uint32 rsv_2                                                            : 2;
    uint32 discard_non_oam3                                                 : 1;
    uint32 rsv_3                                                            : 21;

    uint32 label2                                                           : 20;
    uint32 ttl_index2                                                       : 4;
    uint32 derive_exp2                                                      : 1;
    uint32 entropy_label_en2                                                : 1;
    uint32 oam_en2                                                          : 1;
    uint32 exp2                                                             : 3;
    uint32 rsv_4                                                            : 2;

    uint32 label3                                                           : 20;
    uint32 ttl_index3                                                       : 4;
    uint32 derive_exp3                                                      : 1;
    uint32 entropy_label_en3                                                : 1;
    uint32 oam_en3                                                          : 1;
    uint32 exp3                                                             : 3;
    uint32 rsv_5                                                            : 2;
};
typedef struct ds_l3_edit_mpls8_w_s  ds_l3_edit_mpls8_w_t;

struct ds_l3_edit_nat4_w_s
{
    uint32 replace_l4_dest_port                                             : 1;
    uint32 nat_mode                                                         : 1;
    uint32 replace_ip_da                                                    : 1;
    uint32 ipv4_embeded_mode                                                : 1;
    uint32 rsv_0                                                            : 4;
    uint32 ds_type                                                          : 2;
    uint32 ip_da_prefix_length2_2                                           : 1;
    uint32 discard_type                                                     : 1;
    uint32 l3_rewrite_type                                                  : 3;
    uint32 rsv_1                                                            : 17;

    uint32 l4_dest_port                                                     : 16;
    uint32 ip_da39_32                                                       : 8;
    uint32 rsv_2                                                            : 4;
    uint32 ip_da31_30                                                       : 2;
    uint32 ip_da_prefix_length1_0                                           : 2;

    uint32 ip_da29_0                                                        : 30;
    uint32 is_next_hop                                                      : 1;
    uint32 is_met                                                           : 1;
};
typedef struct ds_l3_edit_nat4_w_s  ds_l3_edit_nat4_w_t;

struct ds_l3_edit_nat8_w_s
{
    uint32 replace_l4_dest_port                                             : 1;
    uint32 nat_mode                                                         : 1;
    uint32 replace_ip_da                                                    : 1;
    uint32 ipv4_embeded_mode                                                : 1;
    uint32 ip_da123_120                                                     : 4;
    uint32 ds_type                                                          : 2;
    uint32 ip_da_prefix_length2_2                                           : 1;
    uint32 ip_da48                                                          : 1;
    uint32 l3_rewrite_type                                                  : 3;
    uint32 rsv_0                                                            : 17;

    uint32 l4_dest_port                                                     : 16;
    uint32 ip_da39_32                                                       : 8;
    uint32 ip_da127_124                                                     : 4;
    uint32 ip_da31_30                                                       : 2;
    uint32 ip_da_prefix_length1_0                                           : 2;

    uint32 ip_da29_0                                                        : 30;
    uint32 is_next_hop                                                      : 1;
    uint32 is_met                                                           : 1;

    uint32 ip_da63_49                                                       : 15;
    uint32 rsv_1                                                            : 17;

    uint32 ip_da95_64                                                       : 32;

    uint32 ip_da119_96                                                      : 24;
    uint32 ip_da47_40                                                       : 8;
};
typedef struct ds_l3_edit_nat8_w_s  ds_l3_edit_nat8_w_t;

struct ds_l3_edit_tunnel_v4_s
{
    uint32 gre_protocol15_14                                                : 2;
    uint32 isatp_tunnel                                                     : 1;
    uint32 map_ttl                                                          : 1;
    uint32 derive_dscp                                                      : 1;
    uint32 ip_identification_type                                           : 1;
    uint32 rsv_0                                                            : 2;
    uint32 ds_type                                                          : 2;
    uint32 rsv_1                                                            : 1;
    uint32 discard_type                                                     : 1;
    uint32 l3_rewrite_type                                                  : 3;
    uint32 rsv_2                                                            : 17;

    uint32 ip_protocol_type                                                 : 8;
    uint32 ttl_index                                                        : 4;
    uint32 rsv_3                                                            : 4;
    uint32 dscp                                                             : 6;
    uint32 dont_frag                                                        : 1;
    uint32 copy_dont_frag                                                   : 1;
    uint32 gre_version                                                      : 4;
    uint32 gre_flags                                                        : 4;

    uint32 gre_key                                                          : 16;
    uint32 gre_protocol13_0                                                 : 14;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;

    uint32 inner_header_type                                                : 2;
    uint32 inner_header_valid                                               : 1;
    uint32 mtu_check_en                                                     : 1;
    uint32 tunnel6_to4_da                                                   : 1;
    uint32 tunnel6_to4_sa                                                   : 1;
    uint32 capwap_wbid                                                      : 5;
    uint32 rsv_4                                                            : 21;

    uint32 ipv4_sa_index                                                    : 32;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_l3_edit_tunnel_v4_s  ds_l3_edit_tunnel_v4_t;

struct ds_l3_edit_tunnel_v6_s
{
    uint32 gre_protocol15_14                                                : 2;
    uint32 ip_da122_122                                                     : 1;
    uint32 map_ttl                                                          : 1;
    uint32 derive_dscp                                                      : 1;
    uint32 ip_da125_123                                                     : 3;
    uint32 ds_type                                                          : 2;
    uint32 ip_da127_126                                                     : 2;
    uint32 l3_rewrite_type                                                  : 3;
    uint32 rsv_0                                                            : 17;

    uint32 ip_protocol_type                                                 : 8;
    uint32 ttl_index                                                        : 4;
    uint32 rsv_1                                                            : 3;
    uint32 new_flow_label_mode                                              : 1;
    uint32 tos                                                              : 8;
    uint32 ip_da121_114                                                     : 8;

    uint32 gre_key31_16                                                     : 16;
    uint32 gre_protocol13_0                                                 : 14;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;

    uint32 inner_header_type                                                : 2;
    uint32 inner_header_valid                                               : 1;
    uint32 ip_da113_102                                                     : 12;
    uint32 rsv_2                                                            : 17;

    uint32 flow_label                                                       : 20;
    uint32 ip_da101_90                                                      : 12;

    uint32 ip_da89_80                                                       : 10;
    uint32 ip_sa_index                                                      : 5;
    uint32 new_flow_label_valid                                             : 1;
    uint32 gre_key15_0                                                      : 16;
};
typedef struct ds_l3_edit_tunnel_v6_s  ds_l3_edit_tunnel_v6_t;

struct ds_ma_s
{
    uint32 tx_untagged_oam                                                  : 1;
    uint32 ma_id_length_type                                                : 2;
    uint32 ccm_interval                                                     : 3;
    uint32 mpls_label_valid                                                 : 4;
    uint32 next_hop_ext                                                     : 1;
    uint32 rsv_0                                                            : 21;

    uint32 rx_oam_type                                                      : 4;
    uint32 use_vrfid_lkup                                                   : 1;
    uint32 tx_with_port_status                                              : 1;
    uint32 tx_with_send_id                                                  : 1;
    uint32 mpls_ttl                                                         : 8;
    uint32 ma_name_index                                                    : 14;
    uint32 priority_index                                                   : 3;

    uint32 next_hop_ptr                                                     : 18;
    uint32 sf_fail_while_cfg_type                                           : 1;
    uint32 aps_en                                                           : 1;
    uint32 linkoam                                                          : 1;
    uint32 aps_signal_fail_local                                            : 1;
    uint32 ma_name_len                                                      : 6;
    uint32 md_lvl                                                           : 3;
    uint32 tx_with_if_status                                                : 1;
};
typedef struct ds_ma_s  ds_ma_t;

struct ds_ma_name_s
{
    uint32 rsv_0                                                            : 32;

    uint32 ma_id_umc0                                                       : 32;

    uint32 ma_id_umc1                                                       : 32;
};
typedef struct ds_ma_name_s  ds_ma_name_t;

struct ds_mac_s
{
    uint32 mac_da_exception_en                                              : 1;
    uint32 mac_sa_exception_en                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 equal_cost_path_num3_3                                           : 2;
    uint32 mcast_discard                                                    : 1;
    uint32 protocol_exception_en                                            : 1;
    uint32 is_conversation                                                  : 1;
    uint32 conversation_check_en                                            : 1;
    uint32 dlb_en                                                           : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 esp_id10_9                                                       : 2;
    uint32 rsv_0                                                            : 17;

    uint32 esp_id8_0                                                        : 9;
    uint32 stp_check_disable                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 ad_aps_type1                                                     : 1;
    uint32 aps_select_protecting_path                                       : 1;
    uint32 ucast_discard                                                    : 1;
    uint32 global_src_port                                                  : 14;
    uint32 mac_known                                                        : 1;
    uint32 self_address                                                     : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 exception_sub_index                                              : 2;
    uint32 fast_learning_en                                                 : 1;
    uint32 payload_select                                                   : 1;
    uint32 aging_index                                                      : 2;
    uint32 storm_ctl_en                                                     : 1;
    uint32 source_port_check_en                                             : 1;
    uint32 bridge_aps_select_en                                             : 1;
    uint32 learn_source                                                     : 1;
    uint32 learn_en                                                         : 1;
    uint32 src_discard                                                      : 1;
    uint32 src_mismatch_learn_en                                            : 1;
    uint32 src_mismatch_discard                                             : 1;
};
typedef struct ds_mac_s  ds_mac_t;

struct ds_mac_acl0_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_mac_acl0_tcam_s  ds_mac_acl0_tcam_t;

struct ds_mac_acl1_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_mac_acl1_tcam_s  ds_mac_acl1_tcam_t;

struct ds_mac_acl2_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_mac_acl2_tcam_s  ds_mac_acl2_tcam_t;

struct ds_mac_acl3_tcam_s
{
    uint32 discard_packet                                                   : 1;
    uint32 timestamp_en                                                     : 1;
    uint32 match_app_data                                                   : 1;
    uint32 deny_route                                                       : 1;
    uint32 deny_learning                                                    : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 stats_ptr13_12                                                   : 2;
    uint32 flow_id                                                          : 4;
    uint32 scos2                                                            : 1;
    uint32 stats_ptr15_14                                                   : 2;
    uint32 rsv_0                                                            : 17;

    uint32 qos_policy                                                       : 3;
    uint32 dscp_valid                                                       : 1;
    uint32 random_threshold_shift                                           : 4;
    uint32 color                                                            : 2;
    uint32 priority                                                         : 6;
    uint32 flow_policer_ptr                                                 : 13;
    uint32 acl_log_id                                                       : 2;
    uint32 svlan_tpid_index_en                                              : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 random_log_en                                                    : 1;
    uint32 exception_to_cpu                                                 : 1;
    uint32 stats_ptr3_0                                                     : 4;
    uint32 svlan_id1_0                                                      : 2;
    uint32 stats_ptr11_4                                                    : 8;

    uint32 qos_domain                                                       : 3;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 acl_dscp                                                         : 6;
    uint32 equal_cost_path_num                                              : 4;
    uint32 rsv_1                                                            : 17;

    uint32 outer_vlan_status                                                : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 s_cfi_action                                                     : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 c_tag_action                                                     : 2;
    uint32 agg_flow_policer_ptr                                             : 13;
    uint32 s_tag_action                                                     : 2;
    uint32 ctag_add_mode                                                    : 1;

    uint32 ccfi                                                             : 1;
    uint32 ccos                                                             : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 scfi                                                             : 1;
    uint32 aging_valid                                                      : 1;
    uint32 scos1_0                                                          : 2;
    uint32 svlan_id3_2                                                      : 2;
    uint32 aging_index                                                      : 2;
    uint32 svlan_id11_4                                                     : 8;
};
typedef struct ds_mac_acl3_tcam_s  ds_mac_acl3_tcam_t;

struct ds_mac_hash_key_s
{
    uint32 ds_ad_index2_2                                                   : 1;
    uint32 is_mac_hash                                                      : 1;
    uint32 valid                                                            : 1;
    uint32 ds_ad_index14_3                                                  : 12;
    uint32 rsv_0                                                            : 17;

    uint32 mapped_mac47_32                                                  : 16;
    uint32 vsi_id                                                           : 14;
    uint32 ds_ad_index1_0                                                   : 2;

    uint32 mapped_mac31_0                                                   : 32;
};
typedef struct ds_mac_hash_key_s  ds_mac_hash_key_t;

struct ds_mac_ipv4_hash32_key_s
{
    uint32 hash_type_low                                                    : 1;
    uint32 is_mac_hash                                                      : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type_high                                                   : 3;
    uint32 ds_ad_index14_6                                                  : 9;
    uint32 rsv_0                                                            : 17;

    uint32 ds_ad_index5_0                                                   : 6;
    uint32 rsv_1                                                            : 10;
    uint32 vsi_id                                                           : 14;
    uint32 rsv_2                                                            : 1;
    uint32 ds_ad_index15                                                    : 1;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_mac_ipv4_hash32_key_s  ds_mac_ipv4_hash32_key_t;

struct ds_mac_ipv4_hash64_key_s
{
    uint32 hash_type0_low                                                   : 1;
    uint32 is_mac_hash0                                                     : 1;
    uint32 valid0                                                           : 1;
    uint32 hash_type0_high                                                  : 3;
    uint32 rsv_0                                                            : 26;

    uint32 rsv_1                                                            : 29;
    uint32 aging_status                                                     : 1;
    uint32 rsv_2                                                            : 2;

    uint32 ip_sa                                                            : 32;

    uint32 hash_type1_low                                                   : 1;
    uint32 is_mac_hash1                                                     : 1;
    uint32 valid1                                                           : 1;
    uint32 hash_type1_high                                                  : 3;
    uint32 ds_ad_index14_7                                                  : 8;
    uint32 rsv_3                                                            : 18;

    uint32 ds_ad_index6_0                                                   : 7;
    uint32 rsv_4                                                            : 9;
    uint32 vsi_id                                                           : 14;
    uint32 rsv_5                                                            : 1;
    uint32 ds_ad_index15                                                    : 1;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_mac_ipv4_hash64_key_s  ds_mac_ipv4_hash64_key_t;

struct ds_mac_ipv4_tcam_s
{
    uint32 mac_da_exception_en                                              : 1;
    uint32 mac_sa_exception_en                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 equal_cost_path_num3_3                                           : 2;
    uint32 mcast_discard                                                    : 1;
    uint32 protocol_exception_en                                            : 1;
    uint32 is_conversation                                                  : 1;
    uint32 conversation_check_en                                            : 1;
    uint32 dlb_en                                                           : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 esp_id10_9                                                       : 2;
    uint32 rsv_0                                                            : 17;

    uint32 esp_id8_0                                                        : 9;
    uint32 stp_check_disable                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 ad_aps_type1                                                     : 1;
    uint32 aps_select_protecting_path                                       : 1;
    uint32 ucast_discard                                                    : 1;
    uint32 global_src_port                                                  : 14;
    uint32 mac_known                                                        : 1;
    uint32 self_address                                                     : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 exception_sub_index                                              : 2;
    uint32 fast_learning_en                                                 : 1;
    uint32 payload_select                                                   : 1;
    uint32 aging_index                                                      : 2;
    uint32 storm_ctl_en                                                     : 1;
    uint32 source_port_check_en                                             : 1;
    uint32 bridge_aps_select_en                                             : 1;
    uint32 learn_source                                                     : 1;
    uint32 learn_en                                                         : 1;
    uint32 src_discard                                                      : 1;
    uint32 src_mismatch_learn_en                                            : 1;
    uint32 src_mismatch_discard                                             : 1;
};
typedef struct ds_mac_ipv4_tcam_s  ds_mac_ipv4_tcam_t;

struct ds_mac_ipv6_tcam_s
{
    uint32 mac_da_exception_en                                              : 1;
    uint32 mac_sa_exception_en                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 equal_cost_path_num3_3                                           : 2;
    uint32 mcast_discard                                                    : 1;
    uint32 protocol_exception_en                                            : 1;
    uint32 is_conversation                                                  : 1;
    uint32 conversation_check_en                                            : 1;
    uint32 dlb_en                                                           : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 esp_id10_9                                                       : 2;
    uint32 rsv_0                                                            : 17;

    uint32 esp_id8_0                                                        : 9;
    uint32 stp_check_disable                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 ad_aps_type1                                                     : 1;
    uint32 aps_select_protecting_path                                       : 1;
    uint32 ucast_discard                                                    : 1;
    uint32 global_src_port                                                  : 14;
    uint32 mac_known                                                        : 1;
    uint32 self_address                                                     : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 exception_sub_index                                              : 2;
    uint32 fast_learning_en                                                 : 1;
    uint32 payload_select                                                   : 1;
    uint32 aging_index                                                      : 2;
    uint32 storm_ctl_en                                                     : 1;
    uint32 source_port_check_en                                             : 1;
    uint32 bridge_aps_select_en                                             : 1;
    uint32 learn_source                                                     : 1;
    uint32 learn_en                                                         : 1;
    uint32 src_discard                                                      : 1;
    uint32 src_mismatch_learn_en                                            : 1;
    uint32 src_mismatch_discard                                             : 1;
};
typedef struct ds_mac_ipv6_tcam_s  ds_mac_ipv6_tcam_t;

struct ds_mac_tcam_s
{
    uint32 mac_da_exception_en                                              : 1;
    uint32 mac_sa_exception_en                                              : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 equal_cost_path_num3_3                                           : 2;
    uint32 mcast_discard                                                    : 1;
    uint32 protocol_exception_en                                            : 1;
    uint32 is_conversation                                                  : 1;
    uint32 conversation_check_en                                            : 1;
    uint32 dlb_en                                                           : 1;
    uint32 tunnel_packet_type                                               : 3;
    uint32 esp_id10_9                                                       : 2;
    uint32 rsv_0                                                            : 17;

    uint32 esp_id8_0                                                        : 9;
    uint32 stp_check_disable                                                : 1;
    uint32 equal_cost_path_num2_0                                           : 3;
    uint32 ad_aps_type1                                                     : 1;
    uint32 aps_select_protecting_path                                       : 1;
    uint32 ucast_discard                                                    : 1;
    uint32 global_src_port                                                  : 14;
    uint32 mac_known                                                        : 1;
    uint32 self_address                                                     : 1;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 exception_sub_index                                              : 2;
    uint32 fast_learning_en                                                 : 1;
    uint32 payload_select                                                   : 1;
    uint32 aging_index                                                      : 2;
    uint32 storm_ctl_en                                                     : 1;
    uint32 source_port_check_en                                             : 1;
    uint32 bridge_aps_select_en                                             : 1;
    uint32 learn_source                                                     : 1;
    uint32 learn_en                                                         : 1;
    uint32 src_discard                                                      : 1;
    uint32 src_mismatch_learn_en                                            : 1;
    uint32 src_mismatch_discard                                             : 1;
};
typedef struct ds_mac_tcam_s  ds_mac_tcam_t;

struct ds_met_entry_s
{
    uint32 aps_bridge_en                                                    : 1;
    uint32 logic_dest_port9_8                                               : 2;
    uint32 phy_port_check_discard                                           : 1;
    uint32 remote_chip                                                      : 1;
    uint32 end_local_rep                                                    : 1;
    uint32 logic_port_check_en                                              : 3;
    uint32 port_bitmap52_50                                                 : 3;
    uint32 logic_dest_port10                                                : 1;
    uint32 logic_dest_port12_11                                             : 2;
    uint32 rsv_0                                                            : 17;

    uint32 next_met_entry_ptr                                               : 15;
    uint32 leaf_check_en                                                    : 1;
    uint32 logic_dest_port7_6                                               : 2;
    uint32 next_hop_ext                                                     : 1;
    uint32 is_link_aggregation                                              : 1;
    uint32 ucast_id_low                                                     : 12;

    uint32 replication_ctl                                                  : 20;
    uint32 logic_dest_port4_0                                               : 5;
    uint32 mcast_mode                                                       : 1;
    uint32 logic_dest_port5                                                 : 1;
    uint32 logic_port_type_check                                            : 1;
    uint32 ucast_id15_14                                                    : 2;
    uint32 ucast_id13                                                       : 1;
    uint32 is_met                                                           : 1;
};
typedef struct ds_met_entry_s  ds_met_entry_t;

struct ds_mpls_s
{
    uint32 packet_type                                                      : 3;
    uint32 llsp_priority                                                    : 3;
    uint32 entropy_label_en                                                 : 1;
    uint32 label_space_valid                                                : 1;
    uint32 mac_security_vsi_discard                                         : 1;
    uint32 vsi_learning_disable                                             : 1;
    uint32 ttl_decrease_en                                                  : 1;
    uint32 use_label_ttl                                                    : 1;
    uint32 use_label_exp                                                    : 1;
    uint32 inner_packet_lookup                                              : 1;
    uint32 fid_type                                                         : 1;
    uint32 rsv_0                                                            : 17;

    uint32 s_bit_check_en                                                   : 1;
    uint32 oam_check_type                                                   : 3;
    uint32 s_bit                                                            : 1;
    uint32 fid_valid                                                        : 1;
    uint32 service_policer_valid                                            : 1;
    uint32 aclqos_use_outer_info                                            : 1;
    uint32 dcn_check_type                                                   : 2;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 logic_port_type                                                  : 1;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 policer_ptr_share_mode                                           : 2;
    uint32 ttl_threshold_index                                              : 4;
    uint32 lm_type                                                          : 2;
    uint32 lm_cos_type                                                      : 2;
    uint32 stats_mode                                                       : 1;
    uint32 ttl_check_mode                                                   : 1;
    uint32 ttl_decrease_mode                                                : 1;
    uint32 aps_select_valid                                                 : 1;
    uint32 aps_select_protecting_path                                       : 1;
    uint32 priority_path_en                                                 : 1;
    uint32 llsp_valid                                                       : 1;
    uint32 ttl_update                                                       : 1;

    uint32 mep_index                                                        : 14;
    uint32 oam_dest_chipid3_2                                               : 2;
    uint32 lm_base                                                          : 14;
    uint32 _continue                                                         : 1;
    uint32 oam_dest_chipid4                                                 : 1;

    uint32 offset_bytes                                                     : 2;
    uint32 equal_cost_path_num                                              : 3;
    uint32 overwrite_priority                                               : 1;
    uint32 overwrite_qos_domain                                             : 1;
    uint32 qos_domain                                                       : 3;
    uint32 mpls_lm_type                                                     : 1;
    uint32 tunnel_ptp_en                                                    : 1;
    uint32 lm_cos                                                           : 3;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 cw_exist                                                         : 1;
    uint32 service_acl_qo_s_en                                              : 1;
    uint32 logic_src_port                                                   : 14;
    uint32 oam_dest_chipid1_0                                               : 2;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 mpls_flow_policer_ptr                                            : 13;
    uint32 igmp_snoop_en                                                    : 1;
    uint32 upstream_label_space                                             : 1;
};
typedef struct ds_mpls_s  ds_mpls_t;

struct ds_next_hop4_w_s
{
    uint32 stats_ptr                                                        : 14;
    uint32 vlan_xlate_mode                                                  : 1;
    uint32 rsv_0                                                            : 17;

    uint32 l2_edit_ptr14_12                                                 : 3;
    uint32 l3_edit_ptr14_0                                                  : 15;
    uint32 output_cvlan_id_valid                                            : 1;
    uint32 output_svlan_id_valid                                            : 1;
    uint32 payload_operation                                                : 3;
    uint32 l2_edit_ptr15                                                    : 1;
    uint32 mtu_check_en                                                     : 1;
    uint32 is_nexthop8_w                                                    : 1;
    uint32 svlan_tagged                                                     : 1;
    uint32 copy_ctag_cos                                                    : 1;
    uint32 stag_cos                                                         : 3;
    uint32 stag_cfi                                                         : 1;

    uint32 l2_edit_ptr11_0                                                  : 12;
    uint32 tagged_mode                                                      : 1;
    uint32 replace_ctag_cos                                                 : 1;
    uint32 l3_edit_ptr15_15                                                 : 1;
    uint32 derive_stag_cos                                                  : 1;
    uint32 dest_vlan_ptr                                                    : 13;
    uint32 is_leaf                                                          : 1;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;
};
typedef struct ds_next_hop4_w_s  ds_next_hop4_w_t;

struct ds_next_hop8_w_s
{
    uint32 stats_ptr                                                        : 14;
    uint32 vlan_xlate_mode                                                  : 1;
    uint32 rsv_0                                                            : 17;

    uint32 l2_edit_ptr14_12                                                 : 3;
    uint32 l3_edit_ptr14_0                                                  : 15;
    uint32 output_cvlan_id_valid                                            : 1;
    uint32 output_svlan_id_valid                                            : 1;
    uint32 payload_operation                                                : 3;
    uint32 l2_edit_ptr15                                                    : 1;
    uint32 mtu_check_en                                                     : 1;
    uint32 is_nexthop8_w                                                    : 1;
    uint32 svlan_tagged                                                     : 1;
    uint32 copy_ctag_cos                                                    : 1;
    uint32 stag_cos                                                         : 3;
    uint32 stag_cfi                                                         : 1;

    uint32 l2_edit_ptr11_0                                                  : 12;
    uint32 tagged_mode                                                      : 1;
    uint32 replace_ctag_cos                                                 : 1;
    uint32 l3_edit_ptr15_15                                                 : 1;
    uint32 derive_stag_cos                                                  : 1;
    uint32 dest_vlan_ptr                                                    : 13;
    uint32 is_leaf                                                          : 1;
    uint32 is_nexthop                                                       : 1;
    uint32 is_met                                                           : 1;

    uint32 radio_mac_en                                                     : 1;
    uint32 output_cvlan_id_valid_ext                                        : 1;
    uint32 output_svlan_id_valid_ext                                        : 1;
    uint32 l3_edit_ptr17_16                                                 : 2;
    uint32 logic_port_check                                                 : 1;
    uint32 tunnel_mtu_check_en                                              : 1;
    uint32 svlan_tpid_en                                                    : 1;
    uint32 l2_edit_ptr17_16                                                 : 2;
    uint32 reserved0                                                        : 4;
    uint32 rsv_1                                                            : 18;

    uint32 output_cvlan_id_ext                                              : 12;
    uint32 output_svlan_id_ext                                              : 12;
    uint32 replace_dscp                                                     : 1;
    uint32 use_logic_port_no_check                                          : 1;
    uint32 rsv_2                                                            : 6;

    uint32 logic_dest_port                                                  : 14;
    uint32 svlan_tpid                                                       : 2;
    uint32 radio_mac                                                        : 13;
    uint32 reserved1                                                        : 1;
    uint32 tunnel_mtu_size1_0                                               : 2;
};
typedef struct ds_next_hop8_w_s  ds_next_hop8_w_t;

struct ds_trill_da_s
{
    uint32 trill_channel_en                                                 : 1;
    uint32 ad_other                                                         : 6;
    uint32 ad_dest_map16_15                                                 : 2;
    uint32 dlb_en                                                           : 1;
    uint32 ad_dest_map21_17                                                 : 5;
    uint32 rsv_0                                                            : 17;

    uint32 equal_cost_path_num                                              : 4;
    uint32 priority_path_en                                                 : 1;
    uint32 ad_dest_map14_12                                                 : 3;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_option_escape_en                                           : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 payload_offset                                                   : 7;
    uint32 ad_speed                                                         : 2;
    uint32 mcast_check_en                                                   : 1;
    uint32 ttl_limit                                                        : 6;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_dest_map3_0                                                   : 4;
    uint32 aging_index                                                      : 2;
    uint32 ad_dest_map11_4                                                  : 8;
};
typedef struct ds_trill_da_s  ds_trill_da_t;

struct ds_trill_da_mcast_tcam_s
{
    uint32 trill_channel_en                                                 : 1;
    uint32 ad_other                                                         : 6;
    uint32 ad_dest_map16_15                                                 : 2;
    uint32 dlb_en                                                           : 1;
    uint32 ad_dest_map21_17                                                 : 5;
    uint32 rsv_0                                                            : 17;

    uint32 equal_cost_path_num                                              : 4;
    uint32 priority_path_en                                                 : 1;
    uint32 ad_dest_map14_12                                                 : 3;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_option_escape_en                                           : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 payload_offset                                                   : 7;
    uint32 ad_speed                                                         : 2;
    uint32 mcast_check_en                                                   : 1;
    uint32 ttl_limit                                                        : 6;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_dest_map3_0                                                   : 4;
    uint32 aging_index                                                      : 2;
    uint32 ad_dest_map11_4                                                  : 8;
};
typedef struct ds_trill_da_mcast_tcam_s  ds_trill_da_mcast_tcam_t;

struct ds_trill_da_ucast_tcam_s
{
    uint32 trill_channel_en                                                 : 1;
    uint32 ad_other                                                         : 6;
    uint32 ad_dest_map16_15                                                 : 2;
    uint32 dlb_en                                                           : 1;
    uint32 ad_dest_map21_17                                                 : 5;
    uint32 rsv_0                                                            : 17;

    uint32 equal_cost_path_num                                              : 4;
    uint32 priority_path_en                                                 : 1;
    uint32 ad_dest_map14_12                                                 : 3;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_option_escape_en                                           : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 payload_offset                                                   : 7;
    uint32 ad_speed                                                         : 2;
    uint32 mcast_check_en                                                   : 1;
    uint32 ttl_limit                                                        : 6;

    uint32 ds_fwd_ptr                                                       : 16;
    uint32 next_hop_ptr_valid                                               : 1;
    uint32 aging_valid                                                      : 1;
    uint32 ad_dest_map3_0                                                   : 4;
    uint32 aging_index                                                      : 2;
    uint32 ad_dest_map11_4                                                  : 8;
};
typedef struct ds_trill_da_ucast_tcam_s  ds_trill_da_ucast_tcam_t;

struct ds_trill_mcast_hash_key_s
{
    uint32 hash_type_low                                                    : 1;
    uint32 is_mac_hash                                                      : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type_high                                                   : 3;
    uint32 ds_ad_index14_6                                                  : 9;
    uint32 rsv_0                                                            : 17;

    uint32 ds_ad_index5_0                                                   : 6;
    uint32 rsv_1                                                            : 25;
    uint32 ds_ad_index15                                                    : 1;

    uint32 egress_nickname                                                  : 16;
    uint32 rsv_2                                                            : 16;
};
typedef struct ds_trill_mcast_hash_key_s  ds_trill_mcast_hash_key_t;

struct ds_trill_mcast_vlan_hash_key_s
{
    uint32 hash_type_low                                                    : 1;
    uint32 is_mac_hash                                                      : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type_high                                                   : 3;
    uint32 ds_ad_index14_6                                                  : 9;
    uint32 rsv_0                                                            : 17;

    uint32 ds_ad_index5_0                                                   : 6;
    uint32 rsv_1                                                            : 10;
    uint32 vlan_id                                                          : 12;
    uint32 rsv_2                                                            : 3;
    uint32 ds_ad_index15                                                    : 1;

    uint32 egress_nickname                                                  : 16;
    uint32 rsv_3                                                            : 16;
};
typedef struct ds_trill_mcast_vlan_hash_key_s  ds_trill_mcast_vlan_hash_key_t;

struct ds_trill_ucast_hash_key_s
{
    uint32 hash_type_low                                                    : 1;
    uint32 is_mac_hash                                                      : 1;
    uint32 valid                                                            : 1;
    uint32 hash_type_high                                                   : 3;
    uint32 ds_ad_index14_6                                                  : 9;
    uint32 rsv_0                                                            : 17;

    uint32 ds_ad_index5_0                                                   : 6;
    uint32 rsv_1                                                            : 25;
    uint32 ds_ad_index15                                                    : 1;

    uint32 egress_nickname                                                  : 16;
    uint32 rsv_2                                                            : 16;
};
typedef struct ds_trill_ucast_hash_key_s  ds_trill_ucast_hash_key_t;

struct ds_user_id_egress_default_s
{
    uint32 rsv_0                                                            : 2;
    uint32 user_id_exception_en                                             : 1;
    uint32 rsv_1                                                            : 1;
    uint32 ctag_modify_mode                                                 : 1;
    uint32 stag_modify_mode                                                 : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 user_priority_en                                                 : 1;
    uint32 rsv_2                                                            : 18;

    uint32 s_cfi_action                                                     : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 svlan_xlate_valid                                                : 1;
    uint32 cvlan_xlate_valid                                                : 1;
    uint32 ctag_add_mode                                                    : 1;
    uint32 rsv_3                                                            : 9;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 svlan_tpid_index_en                                              : 1;
    uint32 rsv_4                                                            : 2;

    uint32 new_itag                                                         : 24;
    uint32 rsv_5                                                            : 7;
    uint32 isid_valid                                                       : 1;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 rsv_6                                                            : 19;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 rsv_7                                                            : 6;
    uint32 discard_bcast                                                    : 1;
    uint32 discard_unknown_mcast                                            : 1;
    uint32 discard_known_mcast                                              : 1;
    uint32 discard_unknown_ucast                                            : 1;
    uint32 discard_known_ucast                                              : 1;
    uint32 vlan_xlate_port_isolate_en                                       : 1;
    uint32 c_tag_action                                                     : 2;
    uint32 s_tag_action                                                     : 2;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_user_id_egress_default_s  ds_user_id_egress_default_t;

struct ds_vlan_xlate_s
{
    uint32 rsv_0                                                            : 2;
    uint32 user_id_exception_en                                             : 1;
    uint32 rsv_1                                                            : 1;
    uint32 ctag_modify_mode                                                 : 1;
    uint32 stag_modify_mode                                                 : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 user_priority_en                                                 : 1;
    uint32 rsv_2                                                            : 18;

    uint32 s_cfi_action                                                     : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 svlan_xlate_valid                                                : 1;
    uint32 cvlan_xlate_valid                                                : 1;
    uint32 ctag_add_mode                                                    : 1;
    uint32 rsv_3                                                            : 9;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 svlan_tpid_index_en                                              : 1;
    uint32 rsv_4                                                            : 2;

    uint32 new_itag                                                         : 24;
    uint32 rsv_5                                                            : 7;
    uint32 isid_valid                                                       : 1;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 rsv_6                                                            : 19;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 rsv_7                                                            : 6;
    uint32 discard_bcast                                                    : 1;
    uint32 discard_unknown_mcast                                            : 1;
    uint32 discard_known_mcast                                              : 1;
    uint32 discard_unknown_ucast                                            : 1;
    uint32 discard_known_ucast                                              : 1;
    uint32 vlan_xlate_port_isolate_en                                       : 1;
    uint32 c_tag_action                                                     : 2;
    uint32 s_tag_action                                                     : 2;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_vlan_xlate_s  ds_vlan_xlate_t;

struct ds_vlan_xlate_conflict_tcam_s
{
    uint32 rsv_0                                                            : 2;
    uint32 user_id_exception_en                                             : 1;
    uint32 rsv_1                                                            : 1;
    uint32 ctag_modify_mode                                                 : 1;
    uint32 stag_modify_mode                                                 : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 user_priority_en                                                 : 1;
    uint32 rsv_2                                                            : 18;

    uint32 s_cfi_action                                                     : 2;
    uint32 c_cfi_action                                                     : 2;
    uint32 svlan_xlate_valid                                                : 1;
    uint32 cvlan_xlate_valid                                                : 1;
    uint32 ctag_add_mode                                                    : 1;
    uint32 rsv_3                                                            : 9;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 svlan_tpid_index_en                                              : 1;
    uint32 rsv_4                                                            : 2;

    uint32 new_itag                                                         : 24;
    uint32 rsv_5                                                            : 7;
    uint32 isid_valid                                                       : 1;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 c_cos_action                                                     : 2;
    uint32 s_cos_action                                                     : 2;
    uint32 c_vlan_id_action                                                 : 2;
    uint32 s_vlan_id_action                                                 : 2;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 rsv_6                                                            : 19;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 rsv_7                                                            : 6;
    uint32 discard_bcast                                                    : 1;
    uint32 discard_unknown_mcast                                            : 1;
    uint32 discard_known_mcast                                              : 1;
    uint32 discard_unknown_ucast                                            : 1;
    uint32 discard_known_ucast                                              : 1;
    uint32 vlan_xlate_port_isolate_en                                       : 1;
    uint32 c_tag_action                                                     : 2;
    uint32 s_tag_action                                                     : 2;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_vlan_xlate_conflict_tcam_s  ds_vlan_xlate_conflict_tcam_t;

struct ms_dequeue_s
{
    uint32 head_buffer_ptr                                                  : 14;
    uint32 head_ptr_offset                                                  : 2;
    uint32 rsv_0                                                            : 16;

    uint32 rsv_1                                                            : 16;
    uint32 resource_group_id                                                : 9;
    uint32 rsv_2                                                            : 7;

    uint32 packet_length                                                    : 14;
    uint32 sub_grp_sel                                                      : 2;
    uint32 rcd                                                              : 7;
    uint32 rsv_3                                                            : 1;
    uint32 mcast_rcd                                                        : 1;
    uint32 release_packet                                                   : 1;
    uint32 rsv_4                                                            : 6;

    uint32 grp_bucket_upd_vec                                               : 10;
    uint32 rsv_5                                                            : 1;
    uint32 que_use_cir_deficit                                              : 1;
    uint32 queue_id                                                         : 10;
    uint32 grp_id                                                           : 8;
    uint32 chan_pri                                                         : 2;

    uint32 replication_ctl                                                  : 16;
    uint32 rsv_6                                                            : 8;
    uint32 in_profile                                                       : 1;
    uint32 next_hop_ext                                                     : 1;
    uint32 pt_enable                                                        : 1;
    uint32 length_adjust_type                                               : 1;
    uint32 dest_select                                                      : 1;
    uint32 discard                                                          : 1;
    uint32 congestion_valid                                                 : 1;
    uint32 rsv_7                                                            : 1;

    uint32 dest_map                                                         : 22;
    uint32 rsv_8                                                            : 10;
};
typedef struct ms_dequeue_s  ms_dequeue_t;

struct ms_enqueue_s
{
    uint32 head_buffer_ptr                                                  : 14;
    uint32 head_buf_offset                                                  : 2;
    uint32 buffer_count                                                     : 6;
    uint32 rsv_0                                                            : 6;
    uint32 replication_ctl_ext                                              : 1;
    uint32 msg_type                                                         : 3;

    uint32 tail_buffer_ptr                                                  : 14;
    uint32 rsv_1                                                            : 2;
    uint32 resource_group_id                                                : 9;
    uint32 rsv_2                                                            : 7;

    uint32 packet_length                                                    : 14;
    uint32 rsv_3                                                            : 2;
    uint32 rcd                                                              : 7;
    uint32 rsv_4                                                            : 1;
    uint32 mcast_rcd                                                        : 1;
    uint32 last_enqueue                                                     : 1;
    uint32 enqueue_discard                                                  : 1;
    uint32 rsv_5                                                            : 5;

    uint32 fid                                                              : 14;
    uint32 rsv_6                                                            : 2;
    uint32 payload_offset                                                   : 7;
    uint32 rsv_7                                                            : 1;
    uint32 source_chip_id                                                   : 5;
    uint32 rsv_8                                                            : 3;

    uint32 operation_type                                                   : 3;
    uint32 rsv_9                                                            : 1;
    uint32 dest_sgmac_group_id                                              : 6;
    uint32 color                                                            : 2;
    uint32 rsv_10                                                           : 1;
    uint32 next_hop_ext                                                     : 1;
    uint32 rx_oam                                                           : 1;
    uint32 ecn_aware                                                        : 1;
    uint32 replicated_met                                                   : 1;
    uint32 queue_on_chip_id                                                 : 1;
    uint32 dest_select                                                      : 1;
    uint32 ecn_en                                                           : 1;
    uint32 rx_oam_type                                                      : 4;
    uint32 c2c_check_disable                                                : 1;
    uint32 rsv_11                                                           : 1;
    uint32 critical_packet                                                  : 1;
    uint32 length_adjust_type                                               : 1;
    uint32 from_fabric                                                      : 1;
    uint32 pt_enable                                                        : 1;
    uint32 rsv_12                                                           : 1;
    uint32 src_queue_select                                                 : 1;

    uint32 old_dest_map                                                     : 22;
    uint32 rsv_13                                                           : 2;
    uint32 header_hash                                                      : 8;

    uint32 service_id                                                       : 14;
    uint32 rsv_14                                                           : 5;
    uint32 oam_dest_chip_id                                                 : 5;
    uint32 priority                                                         : 6;
    uint32 rsv_15                                                           : 2;

    uint32 replication_ctl                                                  : 20;
    uint32 flow_id                                                          : 4;
    uint32 src_sgmac_group_id                                               : 6;
    uint32 rsv_16                                                           : 2;

    uint32 dest_map                                                         : 22;
    uint32 rsv_17                                                           : 10;
};
typedef struct ms_enqueue_s  ms_enqueue_t;

struct ms_excp_info_s
{
    uint32 exception_vector                                                 : 8;
    uint32 exception_packet_type                                            : 3;
    uint32 egress_exception                                                 : 1;
    uint32 acl_log_id0                                                      : 2;
    uint32 acl_log_id1                                                      : 2;
    uint32 l3_span_id                                                       : 2;
    uint32 l2_span_id                                                       : 2;
    uint32 rsv_0                                                            : 4;
    uint32 exception_sub_index                                              : 6;
    uint32 rsv_1                                                            : 1;
    uint32 dest_id_discard                                                  : 1;

    uint32 rsv_2                                                            : 8;
    uint32 acl_log_id2                                                      : 2;
    uint32 acl_log_id3                                                      : 2;
    uint32 rsv_3                                                            : 2;
    uint32 exception_number                                                 : 3;
    uint32 exception_from_sgmac                                             : 1;
    uint32 rsv_4                                                            : 14;
};
typedef struct ms_excp_info_s  ms_excp_info_t;

struct ms_met_fifo_s
{
    uint32 head_buffer_ptr                                                  : 14;
    uint32 head_buf_offset                                                  : 2;
    uint32 buffer_count                                                     : 6;
    uint32 rsv_0                                                            : 7;
    uint32 msg_type                                                         : 3;

    uint32 tail_buffer_ptr                                                  : 14;
    uint32 rsv_1                                                            : 2;
    uint32 resource_group_id                                                : 9;
    uint32 rsv_2                                                            : 3;
    uint32 met_fifo_select                                                  : 2;
    uint32 rsv_3                                                            : 2;

    uint32 packet_length                                                    : 14;
    uint32 rsv_4                                                            : 10;
    uint32 mcast_rcd                                                        : 1;
    uint32 rsv_5                                                            : 7;

    uint32 fid                                                              : 14;
    uint32 payload_offset                                                   : 8;
    uint32 rsv_6                                                            : 8;
    uint32 logic_port_type                                                  : 1;
    uint32 rsv_7                                                            : 1;

    uint32 acl_log_id2                                                      : 2;
    uint32 acl_log_id3                                                      : 2;
    uint32 l3_span_id                                                       : 2;
    uint32 l2_span_id                                                       : 2;
    uint32 rx_oam_type3_2                                                   : 2;
    uint32 color                                                            : 2;
    uint32 ecn_aware                                                        : 1;
    uint32 next_hop_ext                                                     : 1;
    uint32 rx_oam                                                           : 1;
    uint32 ecn_en                                                           : 1;
    uint32 exception_sub_index5_2                                           : 4;
    uint32 exception_packet_type                                            : 3;
    uint32 egress_exception                                                 : 1;
    uint32 local_switching                                                  : 1;
    uint32 dest_id_discard                                                  : 1;
    uint32 critical_packet                                                  : 1;
    uint32 length_adjust_type                                               : 1;
    uint32 from_fabric                                                      : 1;
    uint32 is_leaf                                                          : 1;
    uint32 rsv_8                                                            : 1;
    uint32 src_queue_select                                                 : 1;

    uint32 old_dest_map                                                     : 22;
    uint32 acl_log_id1                                                      : 2;
    uint32 header_hash                                                      : 8;

    uint32 service_id                                                       : 14;
    uint32 rx_oam_type1_0                                                   : 2;
    uint32 operation_type                                                   : 3;
    uint32 oam_dest_chip_id                                                 : 5;
    uint32 priority                                                         : 6;
    uint32 exception_sub_index1_0                                           : 2;

    uint32 exception_vector8_1                                              : 8;
    uint32 exception_number                                                 : 3;
    uint32 c2c_check_disable                                                : 1;
    uint32 flow_id                                                          : 4;
    uint32 source_port                                                      : 16;

    uint32 next_hop_ptr                                                     : 18;
    uint32 acl_log_id0                                                      : 2;
    uint32 rsv_9                                                            : 4;
    uint32 src_sgmac_group_id                                               : 6;
    uint32 exception_from_sgmac                                             : 1;
    uint32 exception_vector0_0                                              : 1;
};
typedef struct ms_met_fifo_s  ms_met_fifo_t;

struct ms_packet_header_s
{
    uint32 dest_map                                                         : 22;
    uint32 packet_offset                                                    : 8;
    uint32 source_port15_14                                                 : 2;

    uint32 source_port                                                      : 14;
    uint32 src_ctag_offset_type                                             : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 header_hash2_0                                                   : 3;
    uint32 src_queue_select                                                 : 1;
    uint32 source_cos                                                       : 3;
    uint32 packet_type                                                      : 3;
    uint32 priority                                                         : 6;

    uint32 next_hop_ptr                                                     : 17;
    uint32 bridge_operation                                                 : 1;
    uint32 color                                                            : 2;
    uint32 src_vlan_id                                                      : 12;

    uint32 header_crc                                                       : 4;
    uint32 loopback_discard                                                 : 1;
    uint32 source_port_extender                                             : 1;
    uint32 bypass_ingress_edit                                              : 1;
    uint32 from_fabric                                                      : 1;
    uint32 ttl                                                              : 8;
    uint32 flow                                                             : 8;
    uint32 rxtx_fcl22_17                                                    : 6;
    uint32 critical_packet                                                  : 1;
    uint32 length_adjust_type                                               : 1;

    uint32 src_cvlan_id                                                     : 12;
    uint32 src_cvlan_id_valid                                               : 1;
    uint32 src_svlan_id_valid                                               : 1;
    uint32 stag_action                                                      : 2;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 from_cpu_or_oam                                                  : 1;
    uint32 non_crc                                                          : 1;
    uint32 next_hop_ext                                                     : 1;
    uint32 source_cfi                                                       : 1;
    uint32 svlan_tag_operation_valid                                        : 1;
    uint32 pbb_src_port_type                                                : 3;
    uint32 source_port_isolate_id                                           : 6;

    uint32 fid                                                              : 16;
    uint32 src_vlan_ptr                                                     : 16;

    uint32 header_hash7_3                                                   : 5;
    uint32 operation_type                                                   : 3;
    uint32 rxtx_fcl0                                                        : 1;
    uint32 oam_tunnel_en                                                    : 1;
    uint32 mux_length_type                                                  : 2;
    uint32 rxtx_fcl2_1                                                      : 2;
    uint32 cut_through                                                      : 1;
    uint32 rxtx_fcl3                                                        : 1;
    uint32 logic_src_port                                                   : 16;

    uint32 ip_sa                                                            : 32;
};
typedef struct ms_packet_header_s  ms_packet_header_t;

struct ms_packet_release_s
{
    uint32 priority                                                         : 6;
    uint32 color                                                            : 2;
    uint32 rsv_0                                                            : 8;
    uint32 critical_packet                                                  : 1;
    uint32 c2c_packet                                                       : 1;
    uint32 rsv_1                                                            : 14;

    uint32 resource_group_id                                                : 9;
    uint32 rsv_2                                                            : 7;
    uint32 buffer_count                                                     : 6;
    uint32 rsv_3                                                            : 10;

    uint32 tail_buffer_ptr                                                  : 14;
    uint32 rsv_4                                                            : 2;
    uint32 head_buffer_ptr                                                  : 14;
    uint32 rsv_5                                                            : 2;
};
typedef struct ms_packet_release_s  ms_packet_release_t;

struct ms_rcd_update_s
{
    uint32 priority                                                         : 6;
    uint32 color                                                            : 2;
    uint32 rsv_0                                                            : 4;
    uint32 critical_packet                                                  : 1;
    uint32 c2c_packet                                                       : 1;
    uint32 rsv_1                                                            : 2;
    uint32 rcd_update_en                                                    : 1;
    uint32 pkt_release_en                                                   : 1;
    uint32 rsv_2                                                            : 14;

    uint32 tail_buffer_ptr                                                  : 14;
    uint32 rsv_3                                                            : 2;
    uint32 head_buffer_ptr                                                  : 14;
    uint32 rsv_4                                                            : 2;

    uint32 resource_group_id                                                : 9;
    uint32 rsv_5                                                            : 7;
    uint32 buffer_count                                                     : 6;
    uint32 rsv_6                                                            : 10;

    uint32 rcd                                                              : 8;
    uint32 rsv_7                                                            : 8;
    uint32 mcast_rcd                                                        : 1;
    uint32 rsv_8                                                            : 15;
};
typedef struct ms_rcd_update_s  ms_rcd_update_t;

struct ms_stats_update_s
{
    uint32 pkt_len_rel                                                      : 14;
    uint32 rsv_0                                                            : 2;
    uint32 pkt_len                                                          : 14;
    uint32 rsv_1                                                            : 2;

    uint32 queue_id                                                         : 10;
    uint32 rsv_2                                                            : 2;
    uint32 chan_pri                                                         : 2;
    uint32 sub_grp_sel                                                      : 2;
    uint32 grp_id                                                           : 8;
    uint32 chan_id                                                          : 6;
    uint32 rsv_3                                                            : 1;
    uint32 que_use_cir_deficit                                              : 1;

    uint32 grp_bucket_upd_vec                                               : 10;
    uint32 rsv_4                                                            : 22;
};
typedef struct ms_stats_update_s  ms_stats_update_t;

struct packet_header_outer_s
{
    uint32 dest_map                                                         : 22;
    uint32 rsv_0                                                            : 3;
    uint32 mirrored_packet                                                  : 1;
    uint32 svlan_tpid_index                                                 : 2;
    uint32 header_version                                                   : 3;
    uint32 header_type                                                      : 1;

    uint32 source_port                                                      : 16;
    uint32 src_vlan_ptr                                                     : 13;
    uint32 outer_vlan_is_c_vlan                                             : 1;
    uint32 bypass_all                                                       : 1;
    uint32 from_cpu_lm_down_disable                                         : 1;

    uint32 source_port_isolate_id                                           : 6;
    uint32 port_mac_sa_en                                                   : 1;
    uint32 bridge_operation                                                 : 1;
    uint32 ttl                                                              : 8;
    uint32 source_port_extender                                             : 1;
    uint32 oam_tunnel_en                                                    : 1;
    uint32 color                                                            : 2;
    uint32 is_leaf                                                          : 1;
    uint32 critical_packet                                                  : 1;
    uint32 mac_known                                                        : 1;
    uint32 packet_type                                                      : 3;
    uint32 priority                                                         : 6;

    uint32 operation_type                                                   : 4;
    uint32 rsv_1                                                            : 3;
    uint32 logic_port_type                                                  : 1;
    uint32 header_hash                                                      : 8;
    uint32 logic_src_port                                                   : 16;

    uint32 timestamp107_96                                                  : 12;
    uint32 next_hop_ptr                                                     : 18;
    uint32 next_hop_ext                                                     : 1;
    uint32 from_cpu_lm_up_disable                                           : 1;

    uint32 timestamp95_64                                                   : 32;

    uint32 timestamp63_32                                                   : 32;

    uint32 timestamp31_0                                                    : 32;
};
typedef struct packet_header_outer_s  packet_header_outer_t;

struct ds_bfd_oam_chan_tcam_s
{
    uint32 bfd_single_hop                                                   : 1;
    uint32 lm_index_base                                                    : 14;
    uint32 rsv_0                                                            : 17;

    uint32 mep_index                                                        : 13;
    uint32 rsv_1                                                            : 7;
    uint32 lm_level                                                         : 3;
    uint32 lm_type                                                          : 2;
    uint32 lm_cos_type                                                      : 2;
    uint32 oam_dest_chip_id                                                 : 5;

    uint32 lm_cos                                                           : 3;
    uint32 mpls_lm_type                                                     : 1;
    uint32 rsv_2                                                            : 13;
    uint32 aging_valid                                                      : 1;
    uint32 rsv_3                                                            : 14;
};
typedef struct ds_bfd_oam_chan_tcam_s  ds_bfd_oam_chan_tcam_t;

struct ds_bfd_oam_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid                                                            : 1;
    uint32 rsv_1                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_2                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 my_discriminator                                                 : 32;
};
typedef struct ds_bfd_oam_hash_key_s  ds_bfd_oam_hash_key_t;

struct ds_eth_oam_hash_key_s
{
    uint32 is_fid                                                           : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 lm_bitmap                                                        : 7;
    uint32 lm_index_base13_9                                                : 5;
    uint32 rsv_0                                                            : 17;

    uint32 ad_index                                                         : 16;
    uint32 mip_bitmap                                                       : 7;
    uint32 lm_index_base6_5                                                 : 2;
    uint32 lm_index_base8_7                                                 : 2;
    uint32 hash_type                                                        : 5;

    uint32 vlan_id                                                          : 14;
    uint32 lm_index_base1_0                                                 : 2;
    uint32 global_src_port                                                  : 13;
    uint32 lm_index_base4_2                                                 : 3;
};
typedef struct ds_eth_oam_hash_key_s  ds_eth_oam_hash_key_t;

struct ds_eth_oam_rmep_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid                                                            : 1;
    uint32 rsv_1                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_2                                                            : 4;
    uint32 mep_chan_index_h                                                 : 7;
    uint32 hash_type                                                        : 5;

    uint32 mep_index                                                        : 13;
    uint32 rmep_id                                                          : 13;
    uint32 mep_chan_index_l                                                 : 6;
};
typedef struct ds_eth_oam_rmep_hash_key_s  ds_eth_oam_rmep_hash_key_t;

struct ds_eth_oam_tcam_chan_s
{
    uint32 rsv_0                                                            : 3;
    uint32 lm_bitmap                                                        : 7;
    uint32 lm_index_base13_9                                                : 5;
    uint32 rsv_1                                                            : 17;

    uint32 rsv_2                                                            : 14;
    uint32 lm_index_base6_5                                                 : 2;
    uint32 mip_bitmap                                                       : 7;
    uint32 lm_type                                                          : 2;
    uint32 lm_index_base8_7                                                 : 2;
    uint32 rsv_3                                                            : 2;
    uint32 lm_index_base4_2                                                 : 3;

    uint32 rsv_4                                                            : 14;
    uint32 lm_index_base1_0                                                 : 2;
    uint32 rsv_5                                                            : 1;
    uint32 aging_valid1                                                     : 1;
    uint32 rsv_6                                                            : 14;

    uint32 mep_up_bitmap_high                                               : 3;
    uint32 mep_down_bitmap_high                                             : 3;
    uint32 oam_dest_chip_id                                                 : 5;
    uint32 lm_cos                                                           : 3;
    uint32 lm_cos_type1_1                                                   : 1;
    uint32 rsv_7                                                            : 17;

    uint32 mep_index0                                                       : 13;
    uint32 rsv_8                                                            : 1;
    uint32 mep_index1                                                       : 13;
    uint32 rsv_9                                                            : 1;
    uint32 mep_up_bitmap_low                                                : 4;

    uint32 mep_index2                                                       : 13;
    uint32 lm_cos_type0_0                                                   : 1;
    uint32 mep_index3_2_0                                                   : 3;
    uint32 aging_valid0                                                     : 1;
    uint32 mep_index3_12_3                                                  : 10;
    uint32 mep_down_bitmap_low                                              : 4;
};
typedef struct ds_eth_oam_tcam_chan_s  ds_eth_oam_tcam_chan_t;

struct ds_eth_oam_tcam_chan_conflict_tcam_s
{
    uint32 rsv_0                                                            : 3;
    uint32 lm_bitmap                                                        : 7;
    uint32 lm_index_base13_9                                                : 5;
    uint32 rsv_1                                                            : 17;

    uint32 rsv_2                                                            : 14;
    uint32 lm_index_base6_5                                                 : 2;
    uint32 mip_bitmap                                                       : 7;
    uint32 lm_type                                                          : 2;
    uint32 lm_index_base8_7                                                 : 2;
    uint32 rsv_3                                                            : 2;
    uint32 lm_index_base4_2                                                 : 3;

    uint32 rsv_4                                                            : 14;
    uint32 lm_index_base1_0                                                 : 2;
    uint32 rsv_5                                                            : 1;
    uint32 aging_valid1                                                     : 1;
    uint32 rsv_6                                                            : 14;

    uint32 mep_up_bitmap_high                                               : 3;
    uint32 mep_down_bitmap_high                                             : 3;
    uint32 oam_dest_chip_id                                                 : 5;
    uint32 lm_cos                                                           : 3;
    uint32 lm_cos_type1_1                                                   : 1;
    uint32 rsv_7                                                            : 17;

    uint32 mep_index0                                                       : 13;
    uint32 rsv_8                                                            : 1;
    uint32 mep_index1                                                       : 13;
    uint32 rsv_9                                                            : 1;
    uint32 mep_up_bitmap_low                                                : 4;

    uint32 mep_index2                                                       : 13;
    uint32 lm_cos_type0_0                                                   : 1;
    uint32 mep_index3_2_0                                                   : 3;
    uint32 aging_valid0                                                     : 1;
    uint32 mep_index3_12_3                                                  : 10;
    uint32 mep_down_bitmap_low                                              : 4;
};
typedef struct ds_eth_oam_tcam_chan_conflict_tcam_s  ds_eth_oam_tcam_chan_conflict_tcam_t;

struct ds_mpls_oam_chan_tcam_s
{
    uint32 bfd_single_hop                                                   : 1;
    uint32 lm_index_base                                                    : 14;
    uint32 rsv_0                                                            : 17;

    uint32 mep_index                                                        : 13;
    uint32 rsv_1                                                            : 7;
    uint32 lm_level                                                         : 3;
    uint32 lm_type                                                          : 2;
    uint32 lm_cos_type                                                      : 2;
    uint32 oam_dest_chip_id                                                 : 5;

    uint32 lm_cos                                                           : 3;
    uint32 mpls_lm_type                                                     : 1;
    uint32 rsv_2                                                            : 13;
    uint32 aging_valid                                                      : 1;
    uint32 rsv_3                                                            : 14;
};
typedef struct ds_mpls_oam_chan_tcam_s  ds_mpls_oam_chan_tcam_t;

struct ds_mpls_oam_label_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid                                                            : 1;
    uint32 rsv_1                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_2                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 mpls_label                                                       : 20;
    uint32 rsv_3                                                            : 4;
    uint32 mpls_label_space                                                 : 8;
};
typedef struct ds_mpls_oam_label_hash_key_s  ds_mpls_oam_label_hash_key_t;

struct ds_mpls_pbt_bfd_oam_chan_s
{
    uint32 bfd_single_hop                                                   : 1;
    uint32 lm_index_base                                                    : 14;
    uint32 rsv_0                                                            : 17;

    uint32 mep_index                                                        : 13;
    uint32 rsv_1                                                            : 7;
    uint32 lm_level                                                         : 3;
    uint32 lm_type                                                          : 2;
    uint32 lm_cos_type                                                      : 2;
    uint32 oam_dest_chip_id                                                 : 5;

    uint32 lm_cos                                                           : 3;
    uint32 mpls_lm_type                                                     : 1;
    uint32 rsv_2                                                            : 13;
    uint32 aging_valid                                                      : 1;
    uint32 rsv_3                                                            : 14;
};
typedef struct ds_mpls_pbt_bfd_oam_chan_s  ds_mpls_pbt_bfd_oam_chan_t;

struct ds_pbt_oam_chan_tcam_s
{
    uint32 bfd_single_hop                                                   : 1;
    uint32 lm_index_base                                                    : 14;
    uint32 rsv_0                                                            : 17;

    uint32 mep_index                                                        : 13;
    uint32 rsv_1                                                            : 7;
    uint32 lm_level                                                         : 3;
    uint32 lm_type                                                          : 2;
    uint32 lm_cos_type                                                      : 2;
    uint32 oam_dest_chip_id                                                 : 5;

    uint32 lm_cos                                                           : 3;
    uint32 mpls_lm_type                                                     : 1;
    uint32 rsv_2                                                            : 13;
    uint32 aging_valid                                                      : 1;
    uint32 rsv_3                                                            : 14;
};
typedef struct ds_pbt_oam_chan_tcam_s  ds_pbt_oam_chan_tcam_t;

struct ds_pbt_oam_hash_key_s
{
    uint32 mac_sa45_44                                                      : 2;
    uint32 valid                                                            : 1;
    uint32 mac_sa47_46                                                      : 2;
    uint32 vrf_id                                                           : 9;
    uint32 mac_sa32                                                         : 1;
    uint32 rsv_0                                                            : 17;

    uint32 ad_index                                                         : 16;
    uint32 mac_sa43_33                                                      : 11;
    uint32 hash_type                                                        : 5;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_pbt_oam_hash_key_s  ds_pbt_oam_hash_key_t;

struct ds_tunnel_id_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 trill_bfd_echo_en                                                : 1;
    uint32 tunnel_id_exception_en                                           : 1;
    uint32 is_tunnel                                                        : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 isid_valid                                                       : 1;
    uint32 igmp_snoop_en                                                    : 1;
    uint32 service_acl_qos_en                                               : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 tunnel_rpf_check_request                                         : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 pip_bypass_learning                                              : 1;
    uint32 trill_bfd_en                                                     : 1;
    uint32 trill_ttl_check_en                                               : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_gre_options                                               : 3;
    uint32 ttl_check_en                                                     : 1;
    uint32 use_default_vlan_tag                                             : 1;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_packet_type                                               : 3;
    uint32 mac_security_vsi_discard                                         : 1;
    uint32 vsi_learning_disable                                             : 1;
    uint32 trill_option_escape_en                                           : 1;

    uint32 binding_data_low                                                 : 32;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 capwap_tunnel_type                                               : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 acl_qos_use_outer_info                                           : 1;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 inner_packet_lookup                                              : 1;
    uint32 fid_type                                                         : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 deny_learning                                                    : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 pbb_mcast_decap                                                  : 1;
    uint32 tunnel_ptp_en                                                    : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 pbb_outer_learning_enable                                        : 1;
    uint32 pbb_outer_learning_disable                                       : 1;
    uint32 fid                                                              : 16;

    uint32 route_disable                                                    : 1;
    uint32 rsv_2                                                            : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_channel_en                                                 : 1;
    uint32 trill_decap_without_loop                                         : 1;
    uint32 trill_multi_rpf_check                                            : 1;
    uint32 user_default_cfi                                                 : 1;
    uint32 user_default_cos                                                 : 3;
    uint32 ttl_update                                                       : 1;
    uint32 isid                                                             : 15;
};
typedef struct ds_tunnel_id_s  ds_tunnel_id_t;

struct ds_tunnel_id_capwap_hash_key_s
{
    uint32 radio_mac38                                                      : 1;
    uint32 rsv_0                                                            : 1;
    uint32 valid                                                            : 1;
    uint32 radio_mac47_39                                                   : 9;
    uint32 rsv_1                                                            : 20;

    uint32 ad_index                                                         : 16;
    uint32 rid                                                              : 5;
    uint32 radio_mac37_32                                                   : 6;
    uint32 hash_type                                                        : 5;

    uint32 radio_mac31_0                                                    : 32;
};
typedef struct ds_tunnel_id_capwap_hash_key_s  ds_tunnel_id_capwap_hash_key_t;

struct ds_tunnel_id_capwap_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 trill_bfd_echo_en                                                : 1;
    uint32 tunnel_id_exception_en                                           : 1;
    uint32 is_tunnel                                                        : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 isid_valid                                                       : 1;
    uint32 igmp_snoop_en                                                    : 1;
    uint32 service_acl_qos_en                                               : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 tunnel_rpf_check_request                                         : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 pip_bypass_learning                                              : 1;
    uint32 trill_bfd_en                                                     : 1;
    uint32 trill_ttl_check_en                                               : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_gre_options                                               : 3;
    uint32 ttl_check_en                                                     : 1;
    uint32 use_default_vlan_tag                                             : 1;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_packet_type                                               : 3;
    uint32 mac_security_vsi_discard                                         : 1;
    uint32 vsi_learning_disable                                             : 1;
    uint32 trill_option_escape_en                                           : 1;

    uint32 binding_data_low                                                 : 32;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 capwap_tunnel_type                                               : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 acl_qos_use_outer_info                                           : 1;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 inner_packet_lookup                                              : 1;
    uint32 fid_type                                                         : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 deny_learning                                                    : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 pbb_mcast_decap                                                  : 1;
    uint32 tunnel_ptp_en                                                    : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 pbb_outer_learning_enable                                        : 1;
    uint32 pbb_outer_learning_disable                                       : 1;
    uint32 fid                                                              : 16;

    uint32 route_disable                                                    : 1;
    uint32 rsv_2                                                            : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_channel_en                                                 : 1;
    uint32 trill_decap_without_loop                                         : 1;
    uint32 trill_multi_rpf_check                                            : 1;
    uint32 user_default_cfi                                                 : 1;
    uint32 user_default_cos                                                 : 3;
    uint32 ttl_update                                                       : 1;
    uint32 isid                                                             : 15;
};
typedef struct ds_tunnel_id_capwap_tcam_s  ds_tunnel_id_capwap_tcam_t;

struct ds_tunnel_id_conflict_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 trill_bfd_echo_en                                                : 1;
    uint32 tunnel_id_exception_en                                           : 1;
    uint32 is_tunnel                                                        : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 isid_valid                                                       : 1;
    uint32 igmp_snoop_en                                                    : 1;
    uint32 service_acl_qos_en                                               : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 tunnel_rpf_check_request                                         : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 pip_bypass_learning                                              : 1;
    uint32 trill_bfd_en                                                     : 1;
    uint32 trill_ttl_check_en                                               : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_gre_options                                               : 3;
    uint32 ttl_check_en                                                     : 1;
    uint32 use_default_vlan_tag                                             : 1;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_packet_type                                               : 3;
    uint32 mac_security_vsi_discard                                         : 1;
    uint32 vsi_learning_disable                                             : 1;
    uint32 trill_option_escape_en                                           : 1;

    uint32 binding_data_low                                                 : 32;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 capwap_tunnel_type                                               : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 acl_qos_use_outer_info                                           : 1;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 inner_packet_lookup                                              : 1;
    uint32 fid_type                                                         : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 deny_learning                                                    : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 pbb_mcast_decap                                                  : 1;
    uint32 tunnel_ptp_en                                                    : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 pbb_outer_learning_enable                                        : 1;
    uint32 pbb_outer_learning_disable                                       : 1;
    uint32 fid                                                              : 16;

    uint32 route_disable                                                    : 1;
    uint32 rsv_2                                                            : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_channel_en                                                 : 1;
    uint32 trill_decap_without_loop                                         : 1;
    uint32 trill_multi_rpf_check                                            : 1;
    uint32 user_default_cfi                                                 : 1;
    uint32 user_default_cos                                                 : 3;
    uint32 ttl_update                                                       : 1;
    uint32 isid                                                             : 15;
};
typedef struct ds_tunnel_id_conflict_tcam_s  ds_tunnel_id_conflict_tcam_t;

struct ds_tunnel_id_default_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 trill_bfd_echo_en                                                : 1;
    uint32 tunnel_id_exception_en                                           : 1;
    uint32 is_tunnel                                                        : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 isid_valid                                                       : 1;
    uint32 igmp_snoop_en                                                    : 1;
    uint32 service_acl_qos_en                                               : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 tunnel_rpf_check_request                                         : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 pip_bypass_learning                                              : 1;
    uint32 trill_bfd_en                                                     : 1;
    uint32 trill_ttl_check_en                                               : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_gre_options                                               : 3;
    uint32 ttl_check_en                                                     : 1;
    uint32 use_default_vlan_tag                                             : 1;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_packet_type                                               : 3;
    uint32 mac_security_vsi_discard                                         : 1;
    uint32 vsi_learning_disable                                             : 1;
    uint32 trill_option_escape_en                                           : 1;

    uint32 binding_data_low                                                 : 32;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 capwap_tunnel_type                                               : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 acl_qos_use_outer_info                                           : 1;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 inner_packet_lookup                                              : 1;
    uint32 fid_type                                                         : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 deny_learning                                                    : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 pbb_mcast_decap                                                  : 1;
    uint32 tunnel_ptp_en                                                    : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 pbb_outer_learning_enable                                        : 1;
    uint32 pbb_outer_learning_disable                                       : 1;
    uint32 fid                                                              : 16;

    uint32 route_disable                                                    : 1;
    uint32 rsv_2                                                            : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_channel_en                                                 : 1;
    uint32 trill_decap_without_loop                                         : 1;
    uint32 trill_multi_rpf_check                                            : 1;
    uint32 user_default_cfi                                                 : 1;
    uint32 user_default_cos                                                 : 3;
    uint32 ttl_update                                                       : 1;
    uint32 isid                                                             : 15;
};
typedef struct ds_tunnel_id_default_s  ds_tunnel_id_default_t;

struct ds_tunnel_id_ipv4_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid0                                                           : 1;
    uint32 rsv_1                                                            : 29;

    uint32 udp_dest_port                                                    : 16;
    uint32 udp_src_port_l                                                   : 11;
    uint32 hash_type0                                                       : 5;

    uint32 ip_da                                                            : 32;

    uint32 rsv_2                                                            : 2;
    uint32 valid1                                                           : 1;
    uint32 rsv_3                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_4                                                            : 2;
    uint32 udp_src_port_h                                                   : 5;
    uint32 layer4_type                                                      : 4;
    uint32 hash_type1                                                       : 5;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_tunnel_id_ipv4_hash_key_s  ds_tunnel_id_ipv4_hash_key_t;

struct ds_tunnel_id_ipv4_rpf_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid                                                            : 1;
    uint32 rsv_1                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_2                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_tunnel_id_ipv4_rpf_hash_key_s  ds_tunnel_id_ipv4_rpf_hash_key_t;

struct ds_tunnel_id_ipv4_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 trill_bfd_echo_en                                                : 1;
    uint32 tunnel_id_exception_en                                           : 1;
    uint32 is_tunnel                                                        : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 isid_valid                                                       : 1;
    uint32 igmp_snoop_en                                                    : 1;
    uint32 service_acl_qos_en                                               : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 tunnel_rpf_check_request                                         : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 pip_bypass_learning                                              : 1;
    uint32 trill_bfd_en                                                     : 1;
    uint32 trill_ttl_check_en                                               : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_gre_options                                               : 3;
    uint32 ttl_check_en                                                     : 1;
    uint32 use_default_vlan_tag                                             : 1;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_packet_type                                               : 3;
    uint32 mac_security_vsi_discard                                         : 1;
    uint32 vsi_learning_disable                                             : 1;
    uint32 trill_option_escape_en                                           : 1;

    uint32 binding_data_low                                                 : 32;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 capwap_tunnel_type                                               : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 acl_qos_use_outer_info                                           : 1;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 inner_packet_lookup                                              : 1;
    uint32 fid_type                                                         : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 deny_learning                                                    : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 pbb_mcast_decap                                                  : 1;
    uint32 tunnel_ptp_en                                                    : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 pbb_outer_learning_enable                                        : 1;
    uint32 pbb_outer_learning_disable                                       : 1;
    uint32 fid                                                              : 16;

    uint32 route_disable                                                    : 1;
    uint32 rsv_2                                                            : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_channel_en                                                 : 1;
    uint32 trill_decap_without_loop                                         : 1;
    uint32 trill_multi_rpf_check                                            : 1;
    uint32 user_default_cfi                                                 : 1;
    uint32 user_default_cos                                                 : 3;
    uint32 ttl_update                                                       : 1;
    uint32 isid                                                             : 15;
};
typedef struct ds_tunnel_id_ipv4_tcam_s  ds_tunnel_id_ipv4_tcam_t;

struct ds_tunnel_id_ipv6_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 trill_bfd_echo_en                                                : 1;
    uint32 tunnel_id_exception_en                                           : 1;
    uint32 is_tunnel                                                        : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 isid_valid                                                       : 1;
    uint32 igmp_snoop_en                                                    : 1;
    uint32 service_acl_qos_en                                               : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 tunnel_rpf_check_request                                         : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 pip_bypass_learning                                              : 1;
    uint32 trill_bfd_en                                                     : 1;
    uint32 trill_ttl_check_en                                               : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_gre_options                                               : 3;
    uint32 ttl_check_en                                                     : 1;
    uint32 use_default_vlan_tag                                             : 1;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_packet_type                                               : 3;
    uint32 mac_security_vsi_discard                                         : 1;
    uint32 vsi_learning_disable                                             : 1;
    uint32 trill_option_escape_en                                           : 1;

    uint32 binding_data_low                                                 : 32;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 capwap_tunnel_type                                               : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 acl_qos_use_outer_info                                           : 1;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 inner_packet_lookup                                              : 1;
    uint32 fid_type                                                         : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 deny_learning                                                    : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 pbb_mcast_decap                                                  : 1;
    uint32 tunnel_ptp_en                                                    : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 pbb_outer_learning_enable                                        : 1;
    uint32 pbb_outer_learning_disable                                       : 1;
    uint32 fid                                                              : 16;

    uint32 route_disable                                                    : 1;
    uint32 rsv_2                                                            : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_channel_en                                                 : 1;
    uint32 trill_decap_without_loop                                         : 1;
    uint32 trill_multi_rpf_check                                            : 1;
    uint32 user_default_cfi                                                 : 1;
    uint32 user_default_cos                                                 : 3;
    uint32 ttl_update                                                       : 1;
    uint32 isid                                                             : 15;
};
typedef struct ds_tunnel_id_ipv6_tcam_s  ds_tunnel_id_ipv6_tcam_t;

struct ds_tunnel_id_pbb_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_0                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_1                                                            : 5;
    uint32 isid_high                                                        : 5;
    uint32 is_label                                                         : 1;
    uint32 hash_type                                                        : 5;

    uint32 isid_low                                                         : 19;
    uint32 global_src_port                                                  : 13;
};
typedef struct ds_tunnel_id_pbb_hash_key_s  ds_tunnel_id_pbb_hash_key_t;

struct ds_tunnel_id_pbb_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 trill_bfd_echo_en                                                : 1;
    uint32 tunnel_id_exception_en                                           : 1;
    uint32 is_tunnel                                                        : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 isid_valid                                                       : 1;
    uint32 igmp_snoop_en                                                    : 1;
    uint32 service_acl_qos_en                                               : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 tunnel_rpf_check_request                                         : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 pip_bypass_learning                                              : 1;
    uint32 trill_bfd_en                                                     : 1;
    uint32 trill_ttl_check_en                                               : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_gre_options                                               : 3;
    uint32 ttl_check_en                                                     : 1;
    uint32 use_default_vlan_tag                                             : 1;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_packet_type                                               : 3;
    uint32 mac_security_vsi_discard                                         : 1;
    uint32 vsi_learning_disable                                             : 1;
    uint32 trill_option_escape_en                                           : 1;

    uint32 binding_data_low                                                 : 32;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 capwap_tunnel_type                                               : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 acl_qos_use_outer_info                                           : 1;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 inner_packet_lookup                                              : 1;
    uint32 fid_type                                                         : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 deny_learning                                                    : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 pbb_mcast_decap                                                  : 1;
    uint32 tunnel_ptp_en                                                    : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 pbb_outer_learning_enable                                        : 1;
    uint32 pbb_outer_learning_disable                                       : 1;
    uint32 fid                                                              : 16;

    uint32 route_disable                                                    : 1;
    uint32 rsv_2                                                            : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_channel_en                                                 : 1;
    uint32 trill_decap_without_loop                                         : 1;
    uint32 trill_multi_rpf_check                                            : 1;
    uint32 user_default_cfi                                                 : 1;
    uint32 user_default_cos                                                 : 3;
    uint32 ttl_update                                                       : 1;
    uint32 isid                                                             : 15;
};
typedef struct ds_tunnel_id_pbb_tcam_s  ds_tunnel_id_pbb_tcam_t;

struct ds_tunnel_id_trill_mc_adj_check_hash_key_s
{
    uint32 rsv_0                                                            : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_1                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_2                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 egress_nickname                                                  : 16;
    uint32 rsv_3                                                            : 2;
    uint32 is_label                                                         : 1;
    uint32 global_src_port                                                  : 13;
};
typedef struct ds_tunnel_id_trill_mc_adj_check_hash_key_s  ds_tunnel_id_trill_mc_adj_check_hash_key_t;

struct ds_tunnel_id_trill_mc_decap_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid                                                            : 1;
    uint32 ingress_nickname_high                                            : 5;
    uint32 rsv_1                                                            : 24;

    uint32 ad_index                                                         : 16;
    uint32 ingress_nickname_low                                             : 11;
    uint32 hash_type                                                        : 5;

    uint32 egress_nickname                                                  : 16;
    uint32 rsv_2                                                            : 16;
};
typedef struct ds_tunnel_id_trill_mc_decap_hash_key_s  ds_tunnel_id_trill_mc_decap_hash_key_t;

struct ds_tunnel_id_trill_mc_rpf_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid                                                            : 1;
    uint32 ingress_nickname_high                                            : 5;
    uint32 rsv_1                                                            : 24;

    uint32 ad_index                                                         : 16;
    uint32 ingress_nickname_low                                             : 11;
    uint32 hash_type                                                        : 5;

    uint32 egress_nickname                                                  : 16;
    uint32 rsv_2                                                            : 16;
};
typedef struct ds_tunnel_id_trill_mc_rpf_hash_key_s  ds_tunnel_id_trill_mc_rpf_hash_key_t;

struct ds_tunnel_id_trill_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 trill_bfd_echo_en                                                : 1;
    uint32 tunnel_id_exception_en                                           : 1;
    uint32 is_tunnel                                                        : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 isid_valid                                                       : 1;
    uint32 igmp_snoop_en                                                    : 1;
    uint32 service_acl_qos_en                                               : 1;
    uint32 logic_port_type                                                  : 1;
    uint32 tunnel_rpf_check_request                                         : 1;
    uint32 rpf_check_en                                                     : 1;
    uint32 pip_bypass_learning                                              : 1;
    uint32 trill_bfd_en                                                     : 1;
    uint32 trill_ttl_check_en                                               : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 isatap_check_en                                                  : 1;
    uint32 tunnel_gre_options                                               : 3;
    uint32 ttl_check_en                                                     : 1;
    uint32 use_default_vlan_tag                                             : 1;
    uint32 tunnel_payload_offset                                            : 4;
    uint32 tunnel_packet_type                                               : 3;
    uint32 mac_security_vsi_discard                                         : 1;
    uint32 vsi_learning_disable                                             : 1;
    uint32 trill_option_escape_en                                           : 1;

    uint32 binding_data_low                                                 : 32;

    uint32 svlan_tpid_index                                                 : 2;
    uint32 capwap_tunnel_type                                               : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 acl_qos_use_outer_info                                           : 1;
    uint32 outer_vlan_is_cvlan                                              : 1;
    uint32 inner_packet_lookup                                              : 1;
    uint32 fid_type                                                         : 1;
    uint32 deny_bridge                                                      : 1;
    uint32 deny_learning                                                    : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 pbb_mcast_decap                                                  : 1;
    uint32 tunnel_ptp_en                                                    : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 pbb_outer_learning_enable                                        : 1;
    uint32 pbb_outer_learning_disable                                       : 1;
    uint32 fid                                                              : 16;

    uint32 route_disable                                                    : 1;
    uint32 rsv_2                                                            : 1;
    uint32 esadi_check_en                                                   : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 trill_channel_en                                                 : 1;
    uint32 trill_decap_without_loop                                         : 1;
    uint32 trill_multi_rpf_check                                            : 1;
    uint32 user_default_cfi                                                 : 1;
    uint32 user_default_cos                                                 : 3;
    uint32 ttl_update                                                       : 1;
    uint32 isid                                                             : 15;
};
typedef struct ds_tunnel_id_trill_tcam_s  ds_tunnel_id_trill_tcam_t;

struct ds_tunnel_id_trill_uc_decap_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid                                                            : 1;
    uint32 ingress_nickname_high                                            : 5;
    uint32 rsv_1                                                            : 24;

    uint32 ad_index                                                         : 16;
    uint32 ingress_nickname_low                                             : 11;
    uint32 hash_type                                                        : 5;

    uint32 egress_nickname                                                  : 16;
    uint32 rsv_2                                                            : 16;
};
typedef struct ds_tunnel_id_trill_uc_decap_hash_key_s  ds_tunnel_id_trill_uc_decap_hash_key_t;

struct ds_tunnel_id_trill_uc_rpf_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid                                                            : 1;
    uint32 ingress_nickname_high                                            : 5;
    uint32 rsv_1                                                            : 24;

    uint32 ad_index                                                         : 16;
    uint32 ingress_nickname_low                                             : 11;
    uint32 hash_type                                                        : 5;

    uint32 rsv_2                                                            : 32;
};
typedef struct ds_tunnel_id_trill_uc_rpf_hash_key_s  ds_tunnel_id_trill_uc_rpf_hash_key_t;

struct ds_user_id_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 bypass_all                                                       : 1;
    uint32 user_id_exception_en                                             : 1;
    uint32 is_leaf                                                          : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 oam_tunnel_en                                                    : 1;
    uint32 fid_type                                                         : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 deny_bridge                                                      : 1;
    uint32 roaming_state                                                    : 2;

    uint32 binding_data_low                                                 : 32;

    uint32 vlan_action_profile_id                                           : 8;
    uint32 svlan_tag_operation_valid                                        : 1;
    uint32 cvlan_tag_operation_valid                                        : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 mac_isolated_group_en                                            : 1;
    uint32 vlan_action_profile_valid                                        : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 fid                                                              : 16;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_user_id_s  ds_user_id_t;

struct ds_user_id_conflict_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 bypass_all                                                       : 1;
    uint32 user_id_exception_en                                             : 1;
    uint32 is_leaf                                                          : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 oam_tunnel_en                                                    : 1;
    uint32 fid_type                                                         : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 deny_bridge                                                      : 1;
    uint32 roaming_state                                                    : 2;

    uint32 binding_data_low                                                 : 32;

    uint32 vlan_action_profile_id                                           : 8;
    uint32 svlan_tag_operation_valid                                        : 1;
    uint32 cvlan_tag_operation_valid                                        : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 mac_isolated_group_en                                            : 1;
    uint32 vlan_action_profile_valid                                        : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 fid                                                              : 16;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_user_id_conflict_tcam_s  ds_user_id_conflict_tcam_t;

struct ds_user_id_cvlan_cos_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_0                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 cvlan_id11_1                                                     : 11;
    uint32 hash_type                                                        : 5;

    uint32 ctag_cos                                                         : 3;
    uint32 rsv_1                                                            : 14;
    uint32 cvlan_id0                                                        : 1;
    uint32 is_label                                                         : 1;
    uint32 global_src_port                                                  : 13;
};
typedef struct ds_user_id_cvlan_cos_hash_key_s  ds_user_id_cvlan_cos_hash_key_t;

struct ds_user_id_cvlan_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_0                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 cvlan_id11_1                                                     : 11;
    uint32 hash_type                                                        : 5;

    uint32 rsv_1                                                            : 17;
    uint32 cvlan_id0                                                        : 1;
    uint32 is_label                                                         : 1;
    uint32 global_src_port                                                  : 13;
};
typedef struct ds_user_id_cvlan_hash_key_s  ds_user_id_cvlan_hash_key_t;

struct ds_user_id_double_vlan_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13_13                                             : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_0                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 cvlan_id11_1                                                     : 11;
    uint32 hash_type                                                        : 5;

    uint32 rsv_1                                                            : 5;
    uint32 cvlan_id0_0                                                      : 1;
    uint32 svlan_id                                                         : 12;
    uint32 is_label                                                         : 1;
    uint32 global_src_port12_0                                              : 13;
};
typedef struct ds_user_id_double_vlan_hash_key_s  ds_user_id_double_vlan_hash_key_t;

struct ds_user_id_ingress_default_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 bypass_all                                                       : 1;
    uint32 user_id_exception_en                                             : 1;
    uint32 is_leaf                                                          : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 oam_tunnel_en                                                    : 1;
    uint32 fid_type                                                         : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 deny_bridge                                                      : 1;
    uint32 roaming_state                                                    : 2;

    uint32 binding_data_low                                                 : 32;

    uint32 vlan_action_profile_id                                           : 8;
    uint32 svlan_tag_operation_valid                                        : 1;
    uint32 cvlan_tag_operation_valid                                        : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 mac_isolated_group_en                                            : 1;
    uint32 vlan_action_profile_valid                                        : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 fid                                                              : 16;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_user_id_ingress_default_s  ds_user_id_ingress_default_t;

struct ds_user_id_ipv4_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 rsv_0                                                            : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_1                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_2                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_user_id_ipv4_hash_key_s  ds_user_id_ipv4_hash_key_t;

struct ds_user_id_ipv4_port_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 global_src_port1                                                 : 12;
    uint32 rsv_0                                                            : 17;

    uint32 ad_index                                                         : 16;
    uint32 is_label                                                         : 1;
    uint32 rsv_1                                                            : 9;
    uint32 global_src_port0                                                 : 1;
    uint32 hash_type                                                        : 5;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_user_id_ipv4_port_hash_key_s  ds_user_id_ipv4_port_hash_key_t;

struct ds_user_id_ipv4_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 bypass_all                                                       : 1;
    uint32 user_id_exception_en                                             : 1;
    uint32 is_leaf                                                          : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 oam_tunnel_en                                                    : 1;
    uint32 fid_type                                                         : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 deny_bridge                                                      : 1;
    uint32 roaming_state                                                    : 2;

    uint32 binding_data_low                                                 : 32;

    uint32 vlan_action_profile_id                                           : 8;
    uint32 svlan_tag_operation_valid                                        : 1;
    uint32 cvlan_tag_operation_valid                                        : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 mac_isolated_group_en                                            : 1;
    uint32 vlan_action_profile_valid                                        : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 fid                                                              : 16;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_user_id_ipv4_tcam_s  ds_user_id_ipv4_tcam_t;

struct ds_user_id_ipv6_hash_key_s
{
    uint32 ip_sa32                                                          : 1;
    uint32 rsv_0                                                            : 1;
    uint32 valid0                                                           : 1;
    uint32 ip_sa127_117                                                     : 11;
    uint32 rsv_1                                                            : 18;

    uint32 ip_sa116_90                                                      : 27;
    uint32 hash_type0                                                       : 5;

    uint32 ip_sa89_58                                                       : 32;

    uint32 ip_sa45_44                                                       : 2;
    uint32 valid1                                                           : 1;
    uint32 ip_sa57_46                                                       : 12;
    uint32 rsv_2                                                            : 17;

    uint32 ad_index                                                         : 16;
    uint32 ip_sa43_33                                                       : 11;
    uint32 hash_type1                                                       : 5;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_user_id_ipv6_hash_key_s  ds_user_id_ipv6_hash_key_t;

struct ds_user_id_ipv6_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 bypass_all                                                       : 1;
    uint32 user_id_exception_en                                             : 1;
    uint32 is_leaf                                                          : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 oam_tunnel_en                                                    : 1;
    uint32 fid_type                                                         : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 deny_bridge                                                      : 1;
    uint32 roaming_state                                                    : 2;

    uint32 binding_data_low                                                 : 32;

    uint32 vlan_action_profile_id                                           : 8;
    uint32 svlan_tag_operation_valid                                        : 1;
    uint32 cvlan_tag_operation_valid                                        : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 mac_isolated_group_en                                            : 1;
    uint32 vlan_action_profile_valid                                        : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 fid                                                              : 16;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_user_id_ipv6_tcam_s  ds_user_id_ipv6_tcam_t;

struct ds_user_id_l2_hash_key_s
{
    uint32 rsv_0                                                            : 2;
    uint32 valid0                                                           : 1;
    uint32 vlan_id                                                          : 12;
    uint32 rsv_1                                                            : 17;

    uint32 mac_da47_32                                                      : 16;
    uint32 mac_sa47_41                                                      : 7;
    uint32 rsv_2                                                            : 1;
    uint32 global_src_port13_11                                             : 3;
    uint32 hash_type0                                                       : 5;

    uint32 mac_da31_0                                                       : 32;

    uint32 rsv_3                                                            : 2;
    uint32 valid1                                                           : 1;
    uint32 cos                                                              : 3;
    uint32 mac_sa40_32                                                      : 9;
    uint32 rsv_4                                                            : 17;

    uint32 ad_index                                                         : 16;
    uint32 global_src_port10_0                                              : 11;
    uint32 hash_type1                                                       : 5;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_user_id_l2_hash_key_s  ds_user_id_l2_hash_key_t;

struct ds_user_id_mac_hash_key_s
{
    uint32 is_mac_da                                                        : 1;
    uint32 mac_sa43                                                         : 1;
    uint32 valid                                                            : 1;
    uint32 mac_sa47_44                                                      : 4;
    uint32 rsv_0                                                            : 25;

    uint32 ad_index                                                         : 16;
    uint32 mac_sa42_32                                                      : 11;
    uint32 hash_type                                                        : 5;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_user_id_mac_hash_key_s  ds_user_id_mac_hash_key_t;

struct ds_user_id_mac_port_hash_key_s
{
    uint32 rsv_0                                                            : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_1                                                            : 29;

    uint32 mac_sa_high                                                      : 16;
    uint32 rsv_2                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 rsv_3                                                            : 13;
    uint32 is_label                                                         : 1;
    uint32 global_src_port                                                  : 13;
    uint32 rsv_4                                                            : 5;

    uint32 is_mac_da                                                        : 1;
    uint32 rsv_5                                                            : 1;
    uint32 valid1                                                           : 1;
    uint32 rsv_6                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_7                                                            : 11;
    uint32 hash_type1                                                       : 5;

    uint32 mac_sa_low                                                       : 32;
};
typedef struct ds_user_id_mac_port_hash_key_s  ds_user_id_mac_port_hash_key_t;

struct ds_user_id_mac_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 bypass_all                                                       : 1;
    uint32 user_id_exception_en                                             : 1;
    uint32 is_leaf                                                          : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 oam_tunnel_en                                                    : 1;
    uint32 fid_type                                                         : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 deny_bridge                                                      : 1;
    uint32 roaming_state                                                    : 2;

    uint32 binding_data_low                                                 : 32;

    uint32 vlan_action_profile_id                                           : 8;
    uint32 svlan_tag_operation_valid                                        : 1;
    uint32 cvlan_tag_operation_valid                                        : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 mac_isolated_group_en                                            : 1;
    uint32 vlan_action_profile_valid                                        : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 fid                                                              : 16;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_user_id_mac_tcam_s  ds_user_id_mac_tcam_t;

struct ds_user_id_port_cross_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_0                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_1                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 global_dest_port                                                 : 14;
    uint32 rsv_2                                                            : 4;
    uint32 is_label                                                         : 1;
    uint32 global_src_port                                                  : 13;
};
typedef struct ds_user_id_port_cross_hash_key_s  ds_user_id_port_cross_hash_key_t;

struct ds_user_id_port_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_0                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_1                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 rsv_2                                                            : 18;
    uint32 is_label                                                         : 1;
    uint32 global_src_port                                                  : 13;
};
typedef struct ds_user_id_port_hash_key_s  ds_user_id_port_hash_key_t;

struct ds_user_id_port_vlan_cross_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13_13                                             : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_0                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 vlan_id11_1                                                      : 11;
    uint32 hash_type                                                        : 5;

    uint32 global_dest_port                                                 : 14;
    uint32 rsv_1                                                            : 3;
    uint32 vlan_id0_0                                                       : 1;
    uint32 is_label                                                         : 1;
    uint32 global_src_port12_0                                              : 13;
};
typedef struct ds_user_id_port_vlan_cross_hash_key_s  ds_user_id_port_vlan_cross_hash_key_t;

struct ds_user_id_svlan_cos_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_0                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_1                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 rsv_2                                                            : 3;
    uint32 stag_cos                                                         : 3;
    uint32 svlan_id                                                         : 12;
    uint32 is_label                                                         : 1;
    uint32 global_src_port                                                  : 13;
};
typedef struct ds_user_id_svlan_cos_hash_key_s  ds_user_id_svlan_cos_hash_key_t;

struct ds_user_id_svlan_hash_key_s
{
    uint32 direction                                                        : 1;
    uint32 global_src_port13                                                : 1;
    uint32 valid                                                            : 1;
    uint32 rsv_0                                                            : 29;

    uint32 ad_index                                                         : 16;
    uint32 rsv_1                                                            : 11;
    uint32 hash_type                                                        : 5;

    uint32 rsv_2                                                            : 6;
    uint32 svlan_id                                                         : 12;
    uint32 is_label                                                         : 1;
    uint32 global_src_port                                                  : 13;
};
typedef struct ds_user_id_svlan_hash_key_s  ds_user_id_svlan_hash_key_t;

struct ds_user_id_vlan_tcam_s
{
    uint32 src_queue_select                                                 : 1;
    uint32 bypass_all                                                       : 1;
    uint32 user_id_exception_en                                             : 1;
    uint32 is_leaf                                                          : 1;
    uint32 binding_mac_sa                                                   : 1;
    uint32 binding_en                                                       : 1;
    uint32 ds_fwd_ptr_valid                                                 : 1;
    uint32 user_priority                                                    : 6;
    uint32 oam_tunnel_en                                                    : 1;
    uint32 fid_type                                                         : 1;
    uint32 rsv_0                                                            : 17;

    uint32 binding_data_high                                                : 16;
    uint32 user_vlan_ptr                                                    : 13;
    uint32 deny_bridge                                                      : 1;
    uint32 roaming_state                                                    : 2;

    uint32 binding_data_low                                                 : 32;

    uint32 vlan_action_profile_id                                           : 8;
    uint32 svlan_tag_operation_valid                                        : 1;
    uint32 cvlan_tag_operation_valid                                        : 1;
    uint32 aging_index                                                      : 2;
    uint32 aging_valid                                                      : 1;
    uint32 mac_isolated_group_en                                            : 1;
    uint32 vlan_action_profile_valid                                        : 1;
    uint32 rsv_1                                                            : 17;

    uint32 stats_ptr                                                        : 14;
    uint32 user_color                                                       : 2;
    uint32 fid                                                              : 16;

    uint32 user_ccfi                                                        : 1;
    uint32 user_ccos                                                        : 3;
    uint32 user_cvlan_id                                                    : 12;
    uint32 user_scfi                                                        : 1;
    uint32 user_scos                                                        : 3;
    uint32 user_svlan_id                                                    : 12;
};
typedef struct ds_user_id_vlan_tcam_s  ds_user_id_vlan_tcam_t;

struct ds_acl_ipv4_key0_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 acl_label55_54                                                   : 2;
    uint32 svlan_id_valid                                                   : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 acl_label53_42                                                   : 12;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label41_33                                                   : 9;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 acl_label32_29                                                   : 4;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label28_20                                                   : 9;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 is_arp_key                                                       : 1;
    uint32 ipv4_packet                                                      : 1;
    uint32 direction                                                        : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 frag_info                                                        : 2;
    uint32 dscp                                                             : 6;
    uint32 acl_label19_10                                                   : 10;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 acl_label9_0                                                     : 10;
    uint32 ip_options                                                       : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_acl_ipv4_key0_s  ds_acl_ipv4_key0_t;

struct ds_acl_ipv4_key1_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 acl_label55_54                                                   : 2;
    uint32 svlan_id_valid                                                   : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 acl_label53_42                                                   : 12;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label41_33                                                   : 9;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 acl_label32_29                                                   : 4;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label28_20                                                   : 9;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 is_arp_key                                                       : 1;
    uint32 ipv4_packet                                                      : 1;
    uint32 direction                                                        : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 frag_info                                                        : 2;
    uint32 dscp                                                             : 6;
    uint32 acl_label19_10                                                   : 10;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 acl_label9_0                                                     : 10;
    uint32 ip_options                                                       : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_acl_ipv4_key1_s  ds_acl_ipv4_key1_t;

struct ds_acl_ipv4_key2_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 acl_label55_54                                                   : 2;
    uint32 svlan_id_valid                                                   : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 acl_label53_42                                                   : 12;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label41_33                                                   : 9;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 acl_label32_29                                                   : 4;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label28_20                                                   : 9;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 is_arp_key                                                       : 1;
    uint32 ipv4_packet                                                      : 1;
    uint32 direction                                                        : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 frag_info                                                        : 2;
    uint32 dscp                                                             : 6;
    uint32 acl_label19_10                                                   : 10;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 acl_label9_0                                                     : 10;
    uint32 ip_options                                                       : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_acl_ipv4_key2_s  ds_acl_ipv4_key2_t;

struct ds_acl_ipv4_key3_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 acl_label55_54                                                   : 2;
    uint32 svlan_id_valid                                                   : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 acl_label53_42                                                   : 12;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label41_33                                                   : 9;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 acl_label32_29                                                   : 4;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label28_20                                                   : 9;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 is_arp_key                                                       : 1;
    uint32 ipv4_packet                                                      : 1;
    uint32 direction                                                        : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 frag_info                                                        : 2;
    uint32 dscp                                                             : 6;
    uint32 acl_label19_10                                                   : 10;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 acl_label9_0                                                     : 10;
    uint32 ip_options                                                       : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_acl_ipv4_key3_s  ds_acl_ipv4_key3_t;

struct ds_acl_ipv6_key0_s
{
    uint32 rsv_0                                                            : 15;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 rsv_2                                                            : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 rsv_3                                                            : 8;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;
    uint32 rsv_4                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_5                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 rsv_6                                                            : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 cvlan_id                                                         : 12;
    uint32 rsv_7                                                            : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_8                                                            : 16;

    uint32 ether_type                                                       : 16;
    uint32 svlan_id                                                         : 12;
    uint32 rsv_9                                                            : 4;

    uint32 ipv6_flow_label                                                  : 20;
    uint32 dscp                                                             : 6;
    uint32 rsv_10                                                           : 6;

    uint32 acl_label55_52                                                   : 4;
    uint32 rsv_11                                                           : 8;
    uint32 routed_packet                                                    : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_12                                                           : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 layer3_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 rsv_13                                                           : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 rsv_14                                                           : 8;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 svlan_id_valid                                                   : 1;

    uint32 acl_label51_20                                                   : 32;

    uint32 acl_label16_15                                                   : 2;
    uint32 l4_dest_port15_6                                                 : 10;
    uint32 acl_label19_17                                                   : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_15                                                           : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 is_label                                                         : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 direction                                                        : 1;
    uint32 acl_label14_11                                                   : 4;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 l4_source_port15_12                                              : 4;
    uint32 acl_label10                                                      : 1;
    uint32 sub_table_id5                                                    : 2;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_16                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 acl_label6_1                                                     : 6;
    uint32 l4_dest_port5_0                                                  : 6;
    uint32 acl_label9_7                                                     : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_17                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 l4_source_port11_4                                               : 8;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 l4_source_port3_0                                                : 4;
    uint32 acl_label0                                                       : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_18                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_acl_ipv6_key0_s  ds_acl_ipv6_key0_t;

struct ds_acl_ipv6_key1_s
{
    uint32 rsv_0                                                            : 15;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 rsv_2                                                            : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 rsv_3                                                            : 8;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;
    uint32 rsv_4                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_5                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 rsv_6                                                            : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 cvlan_id                                                         : 12;
    uint32 rsv_7                                                            : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_8                                                            : 16;

    uint32 ether_type                                                       : 16;
    uint32 svlan_id                                                         : 12;
    uint32 rsv_9                                                            : 4;

    uint32 ipv6_flow_label                                                  : 20;
    uint32 dscp                                                             : 6;
    uint32 rsv_10                                                           : 6;

    uint32 acl_label55_52                                                   : 4;
    uint32 rsv_11                                                           : 8;
    uint32 routed_packet                                                    : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_12                                                           : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 layer3_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 rsv_13                                                           : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 rsv_14                                                           : 8;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 svlan_id_valid                                                   : 1;

    uint32 acl_label51_20                                                   : 32;

    uint32 acl_label16_15                                                   : 2;
    uint32 l4_dest_port15_6                                                 : 10;
    uint32 acl_label19_17                                                   : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_15                                                           : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 is_label                                                         : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 direction                                                        : 1;
    uint32 acl_label14_11                                                   : 4;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 l4_source_port15_12                                              : 4;
    uint32 acl_label10                                                      : 1;
    uint32 sub_table_id5                                                    : 2;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_16                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 acl_label6_1                                                     : 6;
    uint32 l4_dest_port5_0                                                  : 6;
    uint32 acl_label9_7                                                     : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_17                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 l4_source_port11_4                                               : 8;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 l4_source_port3_0                                                : 4;
    uint32 acl_label0                                                       : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_18                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_acl_ipv6_key1_s  ds_acl_ipv6_key1_t;

struct ds_acl_mac_key0_s
{
    uint32 arp_op_code15_1                                                  : 15;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;

    uint32 acl_label55_52                                                   : 4;
    uint32 layer2_type                                                      : 4;
    uint32 rsv_1                                                            : 5;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cfi                                                         : 1;
    uint32 stag_cfi                                                         : 1;
    uint32 arp_op_code0_0                                                   : 1;
    uint32 acl_label51_36                                                   : 16;

    uint32 acl_label35_20                                                   : 16;
    uint32 ether_type                                                       : 16;

    uint32 acl_label19_11                                                   : 9;
    uint32 ctag_cos                                                         : 3;
    uint32 stag_cos                                                         : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 layer3_type                                                      : 4;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label10_0                                                    : 11;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 direction                                                        : 1;
    uint32 rsv_5                                                            : 1;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 svlan_id_valid                                                   : 1;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_acl_mac_key0_s  ds_acl_mac_key0_t;

struct ds_acl_mac_key1_s
{
    uint32 arp_op_code15_1                                                  : 15;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;

    uint32 acl_label55_52                                                   : 4;
    uint32 layer2_type                                                      : 4;
    uint32 rsv_1                                                            : 5;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cfi                                                         : 1;
    uint32 stag_cfi                                                         : 1;
    uint32 arp_op_code0_0                                                   : 1;
    uint32 acl_label51_36                                                   : 16;

    uint32 acl_label35_20                                                   : 16;
    uint32 ether_type                                                       : 16;

    uint32 acl_label19_11                                                   : 9;
    uint32 ctag_cos                                                         : 3;
    uint32 stag_cos                                                         : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 layer3_type                                                      : 4;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label10_0                                                    : 11;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 direction                                                        : 1;
    uint32 rsv_5                                                            : 1;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 svlan_id_valid                                                   : 1;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_acl_mac_key1_s  ds_acl_mac_key1_t;

struct ds_acl_mac_key2_s
{
    uint32 arp_op_code15_1                                                  : 15;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;

    uint32 acl_label55_52                                                   : 4;
    uint32 layer2_type                                                      : 4;
    uint32 rsv_1                                                            : 5;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cfi                                                         : 1;
    uint32 stag_cfi                                                         : 1;
    uint32 arp_op_code0_0                                                   : 1;
    uint32 acl_label51_36                                                   : 16;

    uint32 acl_label35_20                                                   : 16;
    uint32 ether_type                                                       : 16;

    uint32 acl_label19_11                                                   : 9;
    uint32 ctag_cos                                                         : 3;
    uint32 stag_cos                                                         : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 layer3_type                                                      : 4;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label10_0                                                    : 11;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 direction                                                        : 1;
    uint32 rsv_5                                                            : 1;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 svlan_id_valid                                                   : 1;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_acl_mac_key2_s  ds_acl_mac_key2_t;

struct ds_acl_mac_key3_s
{
    uint32 arp_op_code15_1                                                  : 15;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;

    uint32 acl_label55_52                                                   : 4;
    uint32 layer2_type                                                      : 4;
    uint32 rsv_1                                                            : 5;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cfi                                                         : 1;
    uint32 stag_cfi                                                         : 1;
    uint32 arp_op_code0_0                                                   : 1;
    uint32 acl_label51_36                                                   : 16;

    uint32 acl_label35_20                                                   : 16;
    uint32 ether_type                                                       : 16;

    uint32 acl_label19_11                                                   : 9;
    uint32 ctag_cos                                                         : 3;
    uint32 stag_cos                                                         : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 layer3_type                                                      : 4;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label10_0                                                    : 11;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 direction                                                        : 1;
    uint32 rsv_5                                                            : 1;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 svlan_id_valid                                                   : 1;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_acl_mac_key3_s  ds_acl_mac_key3_t;

struct ds_acl_mpls_key0_s
{
    uint32 acl_label51_38                                                   : 14;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label37_25                                                   : 13;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label24_12                                                   : 13;
    uint32 direction                                                        : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mpls_label3                                                      : 32;

    uint32 mpls_label2                                                      : 32;

    uint32 acl_label11_0                                                    : 12;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mpls_label1                                                      : 32;

    uint32 mpls_label0                                                      : 32;
};
typedef struct ds_acl_mpls_key0_s  ds_acl_mpls_key0_t;

struct ds_acl_mpls_key1_s
{
    uint32 acl_label51_38                                                   : 14;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label37_25                                                   : 13;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label24_12                                                   : 13;
    uint32 direction                                                        : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mpls_label3                                                      : 32;

    uint32 mpls_label2                                                      : 32;

    uint32 acl_label11_0                                                    : 12;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mpls_label1                                                      : 32;

    uint32 mpls_label0                                                      : 32;
};
typedef struct ds_acl_mpls_key1_s  ds_acl_mpls_key1_t;

struct ds_acl_mpls_key2_s
{
    uint32 acl_label51_38                                                   : 14;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label37_25                                                   : 13;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label24_12                                                   : 13;
    uint32 direction                                                        : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mpls_label3                                                      : 32;

    uint32 mpls_label2                                                      : 32;

    uint32 acl_label11_0                                                    : 12;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mpls_label1                                                      : 32;

    uint32 mpls_label0                                                      : 32;
};
typedef struct ds_acl_mpls_key2_s  ds_acl_mpls_key2_t;

struct ds_acl_mpls_key3_s
{
    uint32 acl_label51_38                                                   : 14;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label37_25                                                   : 13;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label24_12                                                   : 13;
    uint32 direction                                                        : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mpls_label3                                                      : 32;

    uint32 mpls_label2                                                      : 32;

    uint32 acl_label11_0                                                    : 12;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mpls_label1                                                      : 32;

    uint32 mpls_label0                                                      : 32;
};
typedef struct ds_acl_mpls_key3_s  ds_acl_mpls_key3_t;

struct ds_acl_qos_ipv4_key_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 acl_label55_54                                                   : 2;
    uint32 svlan_id_valid                                                   : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 acl_label53_42                                                   : 12;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label41_33                                                   : 9;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 acl_label32_29                                                   : 4;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label28_20                                                   : 9;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 is_arp_key                                                       : 1;
    uint32 ipv4_packet                                                      : 1;
    uint32 direction                                                        : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 frag_info                                                        : 2;
    uint32 dscp                                                             : 6;
    uint32 acl_label19_10                                                   : 10;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 acl_label9_0                                                     : 10;
    uint32 ip_options                                                       : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_acl_qos_ipv4_key_s  ds_acl_qos_ipv4_key_t;

struct ds_acl_qos_ipv6_key_s
{
    uint32 rsv_0                                                            : 15;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 rsv_2                                                            : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 rsv_3                                                            : 8;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;
    uint32 rsv_4                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_5                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 rsv_6                                                            : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 cvlan_id                                                         : 12;
    uint32 rsv_7                                                            : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_8                                                            : 16;

    uint32 ether_type                                                       : 16;
    uint32 svlan_id                                                         : 12;
    uint32 rsv_9                                                            : 4;

    uint32 ipv6_flow_label                                                  : 20;
    uint32 dscp                                                             : 6;
    uint32 rsv_10                                                           : 6;

    uint32 acl_label55_52                                                   : 4;
    uint32 rsv_11                                                           : 8;
    uint32 routed_packet                                                    : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_12                                                           : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 layer3_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 rsv_13                                                           : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 rsv_14                                                           : 8;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 svlan_id_valid                                                   : 1;

    uint32 acl_label51_20                                                   : 32;

    uint32 acl_label16_15                                                   : 2;
    uint32 l4_dest_port15_6                                                 : 10;
    uint32 acl_label19_17                                                   : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_15                                                           : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 is_label                                                         : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 direction                                                        : 1;
    uint32 acl_label14_11                                                   : 4;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 l4_source_port15_12                                              : 4;
    uint32 acl_label10                                                      : 1;
    uint32 sub_table_id5                                                    : 2;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_16                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 acl_label6_1                                                     : 6;
    uint32 l4_dest_port5_0                                                  : 6;
    uint32 acl_label9_7                                                     : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_17                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 l4_source_port11_4                                               : 8;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 l4_source_port3_0                                                : 4;
    uint32 acl_label0                                                       : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_18                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_acl_qos_ipv6_key_s  ds_acl_qos_ipv6_key_t;

struct ds_acl_qos_mac_key_s
{
    uint32 arp_op_code15_1                                                  : 15;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;

    uint32 acl_label55_52                                                   : 4;
    uint32 layer2_type                                                      : 4;
    uint32 rsv_1                                                            : 5;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cfi                                                         : 1;
    uint32 stag_cfi                                                         : 1;
    uint32 arp_op_code0_0                                                   : 1;
    uint32 acl_label51_36                                                   : 16;

    uint32 acl_label35_20                                                   : 16;
    uint32 ether_type                                                       : 16;

    uint32 acl_label19_11                                                   : 9;
    uint32 ctag_cos                                                         : 3;
    uint32 stag_cos                                                         : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 layer3_type                                                      : 4;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label10_0                                                    : 11;
    uint32 acl_use_label                                                    : 1;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 direction                                                        : 1;
    uint32 rsv_5                                                            : 1;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 svlan_id_valid                                                   : 1;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_acl_qos_mac_key_s  ds_acl_qos_mac_key_t;

struct ds_acl_qos_mpls_key_s
{
    uint32 acl_label51_38                                                   : 14;
    uint32 routed_packet                                                    : 1;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 cvlan_id                                                         : 12;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_da31_0                                                       : 32;

    uint32 acl_label37_25                                                   : 13;
    uint32 sub_table_id1                                                    : 2;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 acl_label24_12                                                   : 13;
    uint32 direction                                                        : 1;
    uint32 acl_use_label                                                    : 1;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mpls_label3                                                      : 32;

    uint32 mpls_label2                                                      : 32;

    uint32 acl_label11_0                                                    : 12;
    uint32 is_label                                                         : 1;
    uint32 sub_table_id3                                                    : 2;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mpls_label1                                                      : 32;

    uint32 mpls_label0                                                      : 32;
};
typedef struct ds_acl_qos_mpls_key_s  ds_acl_qos_mpls_key_t;

struct ds_fcoe_route_key_s
{
    uint32 rsv_0                                                            : 10;
    uint32 sub_table_id                                                     : 2;
    uint32 table_id                                                         : 3;
    uint32 is_acl_qos_key                                                   : 1;
    uint32 rsv_1                                                            : 16;

    uint32 fcoe_sid                                                         : 24;
    uint32 vsi_id13_8                                                       : 6;
    uint32 rsv_2                                                            : 2;

    uint32 fcoe_did                                                         : 24;
    uint32 vsi_id7_0                                                        : 8;
};
typedef struct ds_fcoe_route_key_s  ds_fcoe_route_key_t;

struct ds_fcoe_rpf_key_s
{
    uint32 rsv_0                                                            : 10;
    uint32 sub_table_id                                                     : 2;
    uint32 table_id                                                         : 3;
    uint32 is_acl_qos_key                                                   : 1;
    uint32 rsv_1                                                            : 16;

    uint32 fcoe_did                                                         : 24;
    uint32 vsi_id13_8                                                       : 6;
    uint32 rsv_2                                                            : 2;

    uint32 fcoe_sid                                                         : 24;
    uint32 vsi_id7_0                                                        : 8;
};
typedef struct ds_fcoe_rpf_key_s  ds_fcoe_rpf_key_t;

struct ds_ipv4_mcast_route_key_s
{
    uint32 pbr_label                                                        : 6;
    uint32 vrf_id13_10                                                      : 4;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 dscp                                                             : 6;
    uint32 app_data21_18                                                    : 4;
    uint32 vrf_id9_0                                                        : 10;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 layer4_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 route_lookup_mode                                                : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 ip_sa                                                            : 32;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_ipv4_mcast_route_key_s  ds_ipv4_mcast_route_key_t;

struct ds_ipv4_nat_key_s
{
    uint32 pbr_label                                                        : 6;
    uint32 vrf_id13_12                                                      : 2;
    uint32 rsv_0                                                            : 2;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 dscp                                                             : 6;
    uint32 rsv_2                                                            : 2;
    uint32 vrf_id11_0                                                       : 12;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 layer4_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 route_lookup_mode                                                : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_ipv4_nat_key_s  ds_ipv4_nat_key_t;

struct ds_ipv4_pbr_key_s
{
    uint32 pbr_label                                                        : 6;
    uint32 vrf_id13_12                                                      : 2;
    uint32 rsv_0                                                            : 2;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 dscp                                                             : 6;
    uint32 rsv_2                                                            : 2;
    uint32 vrf_id11_0                                                       : 12;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 layer4_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 route_lookup_mode                                                : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_ipv4_pbr_key_s  ds_ipv4_pbr_key_t;

struct ds_ipv4_route_key_s
{
    uint32 pbr_label                                                        : 6;
    uint32 vrf_id13_10                                                      : 4;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 dscp                                                             : 6;
    uint32 app_data21_18                                                    : 4;
    uint32 vrf_id9_0                                                        : 10;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 layer4_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 route_lookup_mode                                                : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 ip_sa                                                            : 32;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_ipv4_route_key_s  ds_ipv4_route_key_t;

struct ds_ipv4_rpf_key_s
{
    uint32 pbr_label                                                        : 6;
    uint32 vrf_id13_12                                                      : 2;
    uint32 rsv_0                                                            : 2;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 dscp                                                             : 6;
    uint32 rsv_2                                                            : 2;
    uint32 vrf_id11_0                                                       : 12;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 layer4_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 route_lookup_mode                                                : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_ipv4_rpf_key_s  ds_ipv4_rpf_key_t;

struct ds_ipv4_ucast_route_key_s
{
    uint32 pbr_label                                                        : 6;
    uint32 vrf_id13_10                                                      : 4;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 dscp                                                             : 6;
    uint32 app_data21_18                                                    : 4;
    uint32 vrf_id9_0                                                        : 10;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 layer4_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 route_lookup_mode                                                : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 ip_sa                                                            : 32;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_ipv4_ucast_route_key_s  ds_ipv4_ucast_route_key_t;

struct ds_ipv6_mcast_route_key_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 ether_type15_8                                                   : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 ether_type7_0                                                    : 8;
    uint32 ctag_cfi                                                         : 1;
    uint32 rsv_1                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 layer3_type                                                      : 4;
    uint32 rsv_3                                                            : 8;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 app_data                                                         : 32;

    uint32 svlan_id                                                         : 12;
    uint32 rsv_5                                                            : 20;

    uint32 rsv_6                                                            : 10;
    uint32 sub_table_id3                                                    : 2;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_7                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 rsv_8                                                            : 4;
    uint32 dscp                                                             : 6;
    uint32 pbr_label                                                        : 6;
    uint32 rsv_9                                                            : 4;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 ipv6_flow_label19_8                                              : 12;
    uint32 table_id4                                                        : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_10                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 ipv6_flow_label7_0                                               : 8;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 sub_table_id5                                                    : 2;
    uint32 table_id5                                                        : 3;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_11                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;

    uint32 vrf_id13_4                                                       : 10;
    uint32 frag_info                                                        : 2;
    uint32 table_id6                                                        : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_12                                                           : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 layer4_type                                                      : 4;
    uint32 vrf_id3_0                                                        : 4;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 ip_header_error                                                  : 1;
    uint32 ip_options                                                       : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 table_id7                                                        : 3;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_13                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_ipv6_mcast_route_key_s  ds_ipv6_mcast_route_key_t;

struct ds_ipv6_nat_key_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 ether_type15_8                                                   : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 ether_type7_0                                                    : 8;
    uint32 ctag_cfi                                                         : 1;
    uint32 rsv_1                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 layer3_type                                                      : 4;
    uint32 rsv_3                                                            : 8;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 rsv_5                                                            : 32;

    uint32 svlan_id                                                         : 12;
    uint32 rsv_6                                                            : 20;

    uint32 rsv_7                                                            : 10;
    uint32 sub_table_id3                                                    : 2;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_8                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 rsv_9                                                            : 4;
    uint32 dscp                                                             : 6;
    uint32 pbr_label                                                        : 6;
    uint32 rsv_10                                                           : 4;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 ipv6_flow_label19_8                                              : 12;
    uint32 table_id4                                                        : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_11                                                           : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 ipv6_flow_label7_0                                               : 8;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 sub_table_id5                                                    : 2;
    uint32 table_id5                                                        : 3;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_12                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 vrf_id13_4                                                       : 10;
    uint32 frag_info                                                        : 2;
    uint32 table_id6                                                        : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_13                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 layer4_type                                                      : 4;
    uint32 vrf_id3_0                                                        : 4;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 ip_header_error                                                  : 1;
    uint32 ip_options                                                       : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 table_id7                                                        : 3;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_14                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_ipv6_nat_key_s  ds_ipv6_nat_key_t;

struct ds_ipv6_pbr_key_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 ether_type15_8                                                   : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 ether_type7_0                                                    : 8;
    uint32 ctag_cfi                                                         : 1;
    uint32 rsv_1                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 layer3_type                                                      : 4;
    uint32 rsv_3                                                            : 8;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 rsv_5                                                            : 32;

    uint32 svlan_id                                                         : 12;
    uint32 rsv_6                                                            : 20;

    uint32 rsv_7                                                            : 10;
    uint32 sub_table_id3                                                    : 2;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_8                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 rsv_9                                                            : 4;
    uint32 dscp                                                             : 6;
    uint32 pbr_label                                                        : 6;
    uint32 rsv_10                                                           : 4;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 ipv6_flow_label19_8                                              : 12;
    uint32 table_id4                                                        : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_11                                                           : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 ipv6_flow_label7_0                                               : 8;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 sub_table_id5                                                    : 2;
    uint32 table_id5                                                        : 3;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_12                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 vrf_id13_4                                                       : 10;
    uint32 frag_info                                                        : 2;
    uint32 table_id6                                                        : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_13                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 layer4_type                                                      : 4;
    uint32 vrf_id3_0                                                        : 4;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 ip_header_error                                                  : 1;
    uint32 ip_options                                                       : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 table_id7                                                        : 3;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_14                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_ipv6_pbr_key_s  ds_ipv6_pbr_key_t;

struct ds_ipv6_route_key_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 ether_type15_8                                                   : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 ether_type7_0                                                    : 8;
    uint32 ctag_cfi                                                         : 1;
    uint32 rsv_1                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 layer3_type                                                      : 4;
    uint32 rsv_3                                                            : 8;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 app_data                                                         : 32;

    uint32 svlan_id                                                         : 12;
    uint32 rsv_5                                                            : 20;

    uint32 rsv_6                                                            : 10;
    uint32 sub_table_id3                                                    : 2;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_7                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 rsv_8                                                            : 4;
    uint32 dscp                                                             : 6;
    uint32 pbr_label                                                        : 6;
    uint32 rsv_9                                                            : 4;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 ipv6_flow_label19_8                                              : 12;
    uint32 table_id4                                                        : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_10                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 ipv6_flow_label7_0                                               : 8;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 sub_table_id5                                                    : 2;
    uint32 table_id5                                                        : 3;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_11                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;

    uint32 vrf_id13_4                                                       : 10;
    uint32 frag_info                                                        : 2;
    uint32 table_id6                                                        : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_12                                                           : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 layer4_type                                                      : 4;
    uint32 vrf_id3_0                                                        : 4;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 ip_header_error                                                  : 1;
    uint32 ip_options                                                       : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 table_id7                                                        : 3;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_13                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_ipv6_route_key_s  ds_ipv6_route_key_t;

struct ds_ipv6_rpf_key_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 ether_type15_8                                                   : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 ether_type7_0                                                    : 8;
    uint32 ctag_cfi                                                         : 1;
    uint32 rsv_1                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 layer3_type                                                      : 4;
    uint32 rsv_3                                                            : 8;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 rsv_5                                                            : 32;

    uint32 svlan_id                                                         : 12;
    uint32 rsv_6                                                            : 20;

    uint32 rsv_7                                                            : 10;
    uint32 sub_table_id3                                                    : 2;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_8                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 rsv_9                                                            : 4;
    uint32 dscp                                                             : 6;
    uint32 pbr_label                                                        : 6;
    uint32 rsv_10                                                           : 4;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 ipv6_flow_label19_8                                              : 12;
    uint32 table_id4                                                        : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_11                                                           : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 ipv6_flow_label7_0                                               : 8;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 sub_table_id5                                                    : 2;
    uint32 table_id5                                                        : 3;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_12                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 vrf_id13_4                                                       : 10;
    uint32 frag_info                                                        : 2;
    uint32 table_id6                                                        : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_13                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 layer4_type                                                      : 4;
    uint32 vrf_id3_0                                                        : 4;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 ip_header_error                                                  : 1;
    uint32 ip_options                                                       : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 table_id7                                                        : 3;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_14                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_ipv6_rpf_key_s  ds_ipv6_rpf_key_t;

struct ds_ipv6_ucast_route_key_s
{
    uint32 cvlan_id                                                         : 12;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 ether_type15_8                                                   : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 ether_type7_0                                                    : 8;
    uint32 ctag_cfi                                                         : 1;
    uint32 rsv_1                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 ctag_cos                                                         : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 layer3_type                                                      : 4;
    uint32 rsv_3                                                            : 8;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 app_data                                                         : 32;

    uint32 svlan_id                                                         : 12;
    uint32 rsv_5                                                            : 20;

    uint32 rsv_6                                                            : 10;
    uint32 sub_table_id3                                                    : 2;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_7                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 rsv_8                                                            : 4;
    uint32 dscp                                                             : 6;
    uint32 pbr_label                                                        : 6;
    uint32 rsv_9                                                            : 4;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 ipv6_flow_label19_8                                              : 12;
    uint32 table_id4                                                        : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_10                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 ipv6_flow_label7_0                                               : 8;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 is_tcp                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 sub_table_id5                                                    : 2;
    uint32 table_id5                                                        : 3;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_11                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;

    uint32 vrf_id13_4                                                       : 10;
    uint32 frag_info                                                        : 2;
    uint32 table_id6                                                        : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_12                                                           : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 layer4_type                                                      : 4;
    uint32 vrf_id3_0                                                        : 4;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 ip_header_error                                                  : 1;
    uint32 ip_options                                                       : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 table_id7                                                        : 3;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_13                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_ipv6_ucast_route_key_s  ds_ipv6_ucast_route_key_t;

struct ds_mac_bridge_key_s
{
    uint32 vlan_ptr13_4                                                     : 10;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 global_src_port                                                  : 14;
    uint32 rsv_1                                                            : 2;
    uint32 layer2_type                                                      : 4;
    uint32 vlan_id2                                                         : 12;

    uint32 layer2_header_protocol                                           : 16;
    uint32 layer3_type                                                      : 4;
    uint32 cfi                                                              : 1;
    uint32 cos                                                              : 3;
    uint32 vlan_ptr3_0                                                      : 4;
    uint32 rsv_2                                                            : 4;

    uint32 vlan_id1_11_2                                                    : 10;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mapped_mac_da47_32                                               : 16;
    uint32 vsi_id                                                           : 14;
    uint32 vlan_id1_1_0                                                     : 2;

    uint32 mapped_mac_da31_0                                                : 32;
};
typedef struct ds_mac_bridge_key_s  ds_mac_bridge_key_t;

struct ds_mac_ipv4_key_s
{
    uint32 vrf_id13_4                                                       : 10;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 rsv_1                                                            : 32;

    uint32 rsv_2                                                            : 32;

    uint32 vrf_id3_0                                                        : 4;
    uint32 rsv_3                                                            : 6;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 ip_sa                                                            : 32;

    uint32 ip_da                                                            : 32;
};
typedef struct ds_mac_ipv4_key_s  ds_mac_ipv4_key_t;

struct ds_mac_ipv6_key_s
{
    uint32 rsv_0                                                            : 10;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 ip_sa127_96                                                      : 32;

    uint32 ip_sa95_64                                                       : 32;

    uint32 rsv_2                                                            : 10;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;

    uint32 vrf_id13_4                                                       : 10;
    uint32 sub_table_id2                                                    : 2;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 ip_da127_96                                                      : 32;

    uint32 ip_da95_64                                                       : 32;

    uint32 vrf_id3_0                                                        : 4;
    uint32 rsv_5                                                            : 6;
    uint32 sub_table_id3                                                    : 2;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_6                                                            : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_mac_ipv6_key_s  ds_mac_ipv6_key_t;

struct ds_mac_learning_key_s
{
    uint32 vlan_ptr13_4                                                     : 10;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 global_src_port                                                  : 14;
    uint32 rsv_1                                                            : 2;
    uint32 layer2_type                                                      : 4;
    uint32 vlan_id2                                                         : 12;

    uint32 layer2_header_protocol                                           : 16;
    uint32 layer3_type                                                      : 4;
    uint32 cfi                                                              : 1;
    uint32 cos                                                              : 3;
    uint32 vlan_ptr3_0                                                      : 4;
    uint32 rsv_2                                                            : 4;

    uint32 vlan_id1_11_2                                                    : 10;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mapped_mac_sa47_32                                               : 16;
    uint32 vsi_id                                                           : 14;
    uint32 vlan_id1_1_0                                                     : 2;

    uint32 mapped_mac_sa31_0                                                : 32;
};
typedef struct ds_mac_learning_key_s  ds_mac_learning_key_t;

struct ds_trill_mcast_route_key_s
{
    uint32 trill_version                                                    : 2;
    uint32 rsv_0                                                            : 8;
    uint32 sub_table_id                                                     : 2;
    uint32 table_id                                                         : 3;
    uint32 is_acl_qos_key                                                   : 1;
    uint32 rsv_1                                                            : 16;

    uint32 inner_vlan_id                                                    : 12;
    uint32 outer_vlan_id                                                    : 12;
    uint32 trill_multicast                                                  : 1;
    uint32 ttl                                                              : 6;
    uint32 ip_options                                                       : 1;

    uint32 egress_nickname                                                  : 16;
    uint32 ingress_nickname                                                 : 16;
};
typedef struct ds_trill_mcast_route_key_s  ds_trill_mcast_route_key_t;

struct ds_trill_route_key_s
{
    uint32 trill_version                                                    : 2;
    uint32 rsv_0                                                            : 8;
    uint32 sub_table_id                                                     : 2;
    uint32 table_id                                                         : 3;
    uint32 is_acl_qos_key                                                   : 1;
    uint32 rsv_1                                                            : 16;

    uint32 inner_vlan_id                                                    : 12;
    uint32 outer_vlan_id                                                    : 12;
    uint32 trill_multicast                                                  : 1;
    uint32 ttl                                                              : 6;
    uint32 ip_options                                                       : 1;

    uint32 egress_nickname                                                  : 16;
    uint32 ingress_nickname                                                 : 16;
};
typedef struct ds_trill_route_key_s  ds_trill_route_key_t;

struct ds_trill_ucast_route_key_s
{
    uint32 trill_version                                                    : 2;
    uint32 rsv_0                                                            : 8;
    uint32 sub_table_id                                                     : 2;
    uint32 table_id                                                         : 3;
    uint32 is_acl_qos_key                                                   : 1;
    uint32 rsv_1                                                            : 16;

    uint32 inner_vlan_id                                                    : 12;
    uint32 outer_vlan_id                                                    : 12;
    uint32 trill_multicast                                                  : 1;
    uint32 ttl                                                              : 6;
    uint32 ip_options                                                       : 1;

    uint32 egress_nickname                                                  : 16;
    uint32 ingress_nickname                                                 : 16;
};
typedef struct ds_trill_ucast_route_key_s  ds_trill_ucast_route_key_t;

struct ds_tunnel_id_capwap_key_s
{
    uint32 rsv_0                                                            : 9;
    uint32 sub_table_id                                                     : 3;
    uint32 table_id                                                         : 3;
    uint32 is_acl_qos_key                                                   : 1;
    uint32 rsv_1                                                            : 16;

    uint32 radio_mac_high                                                   : 16;
    uint32 rsv_2                                                            : 11;
    uint32 rid                                                              : 5;

    uint32 radio_mac_low                                                    : 32;
};
typedef struct ds_tunnel_id_capwap_key_s  ds_tunnel_id_capwap_key_t;

struct ds_tunnel_id_ipv4_key_s
{
    uint32 rsv_0                                                            : 9;
    uint32 sub_table_id0                                                    : 3;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 l4_dest_port                                                     : 16;
    uint32 l4_source_port                                                   : 16;

    uint32 gre_key                                                          : 32;

    uint32 layer4_type                                                      : 4;
    uint32 frag_info                                                        : 2;
    uint32 rsv_2                                                            : 3;
    uint32 sub_table_id1                                                    : 3;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_tunnel_id_ipv4_key_s  ds_tunnel_id_ipv4_key_t;

struct ds_tunnel_id_ipv6_key_s
{
    uint32 rsv_0                                                            : 9;
    uint32 sub_table_id0                                                    : 3;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 ether_type                                                       : 16;

    uint32 mac_da31_0                                                       : 32;

    uint32 layer2_type                                                      : 4;
    uint32 rsv_2                                                            : 5;
    uint32 sub_table_id1                                                    : 3;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_3                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_ptr                                                         : 13;
    uint32 rsv_4                                                            : 3;

    uint32 mac_sa31_0                                                       : 32;

    uint32 rsv_5                                                            : 9;
    uint32 sub_table_id2                                                    : 3;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_6                                                            : 16;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_des_port                                                      : 16;

    uint32 svlan_id                                                         : 12;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 cvlan_id                                                         : 12;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;

    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 rsv_7                                                            : 7;
    uint32 sub_table_id3                                                    : 3;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_8                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 layer3_type                                                      : 4;
    uint32 dscp                                                             : 6;
    uint32 rsv_9                                                            : 10;

    uint32 ipv6_flow_label                                                  : 20;
    uint32 rsv_10                                                           : 12;

    uint32 rsv_11                                                           : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 rsv_12                                                           : 1;
    uint32 sub_table_id4                                                    : 3;
    uint32 table_id4                                                        : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_13                                                           : 16;

    uint32 ip_sa127_96                                                      : 32;

    uint32 ip_sa95_64                                                       : 32;

    uint32 rsv_14                                                           : 9;
    uint32 sub_table_id5                                                    : 3;
    uint32 table_id5                                                        : 3;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_15                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;

    uint32 layer4_type                                                      : 4;
    uint32 rsv_16                                                           : 5;
    uint32 sub_table_id6                                                    : 3;
    uint32 table_id6                                                        : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_17                                                           : 16;

    uint32 ip_da127_96                                                      : 32;

    uint32 ip_da95_64                                                       : 32;

    uint32 user_id_label                                                    : 6;
    uint32 rsv_18                                                           : 3;
    uint32 sub_table_id7                                                    : 3;
    uint32 table_id7                                                        : 3;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_19                                                           : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;
};
typedef struct ds_tunnel_id_ipv6_key_s  ds_tunnel_id_ipv6_key_t;

struct ds_tunnel_id_pbb_key_s
{
    uint32 user_id_lable                                                    : 6;
    uint32 rsv_0                                                            : 3;
    uint32 sub_table_id                                                     : 3;
    uint32 table_id                                                         : 3;
    uint32 is_acl_qos_key                                                   : 1;
    uint32 rsv_1                                                            : 16;

    uint32 rsv_2                                                            : 18;
    uint32 global_src_port                                                  : 14;

    uint32 isid                                                             : 24;
    uint32 rsv_3                                                            : 8;
};
typedef struct ds_tunnel_id_pbb_key_s  ds_tunnel_id_pbb_key_t;

struct ds_tunnel_id_trill_key_s
{
    uint32 rsv_0                                                            : 9;
    uint32 sub_table_id                                                     : 3;
    uint32 table_id                                                         : 3;
    uint32 is_acl_qos_key                                                   : 1;
    uint32 rsv_1                                                            : 16;

    uint32 rsv_2                                                            : 5;
    uint32 trill_version                                                    : 2;
    uint32 trill_multicast                                                  : 1;
    uint32 ttl                                                              : 6;
    uint32 ip_options                                                       : 1;
    uint32 trill_key_type                                                   : 3;
    uint32 global_src_port                                                  : 14;

    uint32 egress_nickname                                                  : 16;
    uint32 ingress_nickname                                                 : 16;
};
typedef struct ds_tunnel_id_trill_key_s  ds_tunnel_id_trill_key_t;

struct ds_user_id_ipv4_key_s
{
    uint32 ether_type_low                                                   : 8;
    uint32 svlan_id_valid                                                   : 1;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da_hi                                                        : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 ether_type_hi                                                    : 8;

    uint32 mac_da_low                                                       : 32;

    uint32 exception2                                                       : 1;
    uint32 ip_header_error                                                  : 1;
    uint32 routed_packet                                                    : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 rsv_1                                                            : 1;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_2                                                            : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 rsv_3                                                            : 2;
    uint32 cvlan_id                                                         : 12;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 dscp                                                             : 6;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 rsv_4                                                            : 1;
    uint32 sub_table_id2                                                    : 2;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_5                                                            : 16;

    uint32 mac_sa_hi                                                        : 16;
    uint32 svlan_id                                                         : 12;
    uint32 layer3_type                                                      : 4;

    uint32 mac_sa_low                                                       : 32;

    uint32 user_id_label                                                    : 6;
    uint32 layer4_type                                                      : 4;
    uint32 sub_table_id3                                                    : 2;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_6                                                            : 16;

    uint32 ip_da                                                            : 32;

    uint32 ip_sa                                                            : 32;
};
typedef struct ds_user_id_ipv4_key_s  ds_user_id_ipv4_key_t;

struct ds_user_id_ipv6_key_s
{
    uint32 layer4_type                                                      : 4;
    uint32 rsv_0                                                            : 6;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 ip_da127_104                                                     : 24;
    uint32 rsv_2                                                            : 8;

    uint32 ip_da103_72                                                      : 32;

    uint32 ip_da71_64                                                       : 8;
    uint32 rsv_3                                                            : 2;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_4                                                            : 16;

    uint32 ip_da63_32                                                       : 32;

    uint32 ip_da31_0                                                        : 32;

    uint32 rsv_5                                                            : 10;
    uint32 sub_table_id2                                                    : 2;
    uint32 table_id2                                                        : 3;
    uint32 is_acl_qos_key2                                                  : 1;
    uint32 rsv_6                                                            : 16;

    uint32 rsv_7                                                            : 5;
    uint32 exception2                                                       : 1;
    uint32 exception_sub_index                                              : 6;
    uint32 ctag_cfi                                                         : 1;
    uint32 ctag_cos                                                         : 3;
    uint32 rsv_8                                                            : 16;

    uint32 rsv_9                                                            : 12;
    uint32 ipv6_flow_label                                                  : 20;

    uint32 rsv_10                                                           : 10;
    uint32 sub_table_id3                                                    : 2;
    uint32 table_id3                                                        : 3;
    uint32 is_acl_qos_key3                                                  : 1;
    uint32 rsv_11                                                           : 16;

    uint32 l4_info_mapped                                                   : 12;
    uint32 rsv_12                                                           : 4;
    uint32 dscp                                                             : 6;
    uint32 rsv_13                                                           : 1;
    uint32 is_udp                                                           : 1;
    uint32 is_tcp                                                           : 1;
    uint32 rsv_14                                                           : 7;

    uint32 l4_source_port                                                   : 16;
    uint32 l4_dest_port                                                     : 16;

    uint32 ether_type15_8                                                   : 8;
    uint32 cvlan_id11_10                                                    : 2;
    uint32 sub_table_id4                                                    : 2;
    uint32 table_id4                                                        : 3;
    uint32 is_acl_qos_key4                                                  : 1;
    uint32 rsv_15                                                           : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 stag_cfi                                                         : 1;
    uint32 stag_cos                                                         : 3;
    uint32 ether_type7_0                                                    : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 cvlan_id9_0                                                      : 10;
    uint32 sub_table_id5                                                    : 2;
    uint32 table_id5                                                        : 3;
    uint32 is_acl_qos_key5                                                  : 1;
    uint32 rsv_16                                                           : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 svlan_id                                                         : 12;
    uint32 layer3_type                                                      : 4;

    uint32 mac_sa31_0                                                       : 32;

    uint32 user_id_label                                                    : 6;
    uint32 rsv_17                                                           : 4;
    uint32 sub_table_id6                                                    : 2;
    uint32 table_id6                                                        : 3;
    uint32 is_acl_qos_key6                                                  : 1;
    uint32 rsv_18                                                           : 16;

    uint32 ip_sa127_104                                                     : 24;
    uint32 rsv_19                                                           : 4;
    uint32 frag_info                                                        : 2;
    uint32 ip_options                                                       : 1;
    uint32 ip_header_error                                                  : 1;

    uint32 ip_sa103_72                                                      : 32;

    uint32 ip_sa71_64                                                       : 8;
    uint32 svlan_id_valid                                                   : 1;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 sub_table_id7                                                    : 2;
    uint32 table_id7                                                        : 3;
    uint32 is_acl_qos_key7                                                  : 1;
    uint32 rsv_20                                                           : 16;

    uint32 ip_sa63_32                                                       : 32;

    uint32 ip_sa31_0                                                        : 32;
};
typedef struct ds_user_id_ipv6_key_s  ds_user_id_ipv6_key_t;

struct ds_user_id_mac_key_s
{
    uint32 vlan_id2_hi                                                      : 4;
    uint32 exception_sub_index                                              : 6;
    uint32 sub_table_id0                                                    : 2;
    uint32 table_id0                                                        : 3;
    uint32 is_acl_qos_key0                                                  : 1;
    uint32 rsv_0                                                            : 16;

    uint32 mac_da47_32                                                      : 16;
    uint32 layer2_type                                                      : 4;
    uint32 exception2                                                       : 1;
    uint32 cos2                                                             : 3;
    uint32 vlan_id2_low                                                     : 8;

    uint32 mac_da31_0                                                       : 32;

    uint32 user_id_label                                                    : 6;
    uint32 cfi1                                                             : 1;
    uint32 cos1                                                             : 3;
    uint32 sub_table_id1                                                    : 2;
    uint32 table_id1                                                        : 3;
    uint32 is_acl_qos_key1                                                  : 1;
    uint32 rsv_1                                                            : 16;

    uint32 mac_sa47_32                                                      : 16;
    uint32 vlan_id1                                                         : 12;
    uint32 layer3_type                                                      : 4;

    uint32 mac_sa31_0                                                       : 32;
};
typedef struct ds_user_id_mac_key_s  ds_user_id_mac_key_t;

struct ds_user_id_vlan_key_s
{
    uint32 user_id_label                                                    : 6;
    uint32 rsv_0                                                            : 4;
    uint32 sub_table_id                                                     : 2;
    uint32 table_id                                                         : 3;
    uint32 is_acl_qos_key                                                   : 1;
    uint32 rsv_1                                                            : 16;

    uint32 global_src_port                                                  : 14;
    uint32 svlan_id                                                         : 12;
    uint32 svlan_id_valid                                                   : 1;
    uint32 cvlan_id_valid                                                   : 1;
    uint32 rsv_2                                                            : 4;

    uint32 customer_id                                                      : 32;
};
typedef struct ds_user_id_vlan_key_s  ds_user_id_vlan_key_t;

#endif /*end of _DRV_STRUCT_LE_H_*/

