{
  "main": {
    "id": "0d4987a3439055f4",
    "type": "split",
    "children": [
      {
        "id": "052a7eb148148258",
        "type": "tabs",
        "children": [
          {
            "id": "b6c8cfdea49d2169",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "PaperReading/memory/DynAMO： Improving Parallelism Through Dynamic Placement of Atomic Memory Operations.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ]
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "a419bb9042cec5b8",
    "type": "split",
    "children": [
      {
        "id": "daab66b2299a4343",
        "type": "tabs",
        "children": [
          {
            "id": "2fd97cb827b9533c",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "f31f343eec283533",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "",
                "matchingCase": true,
                "explainSearch": false,
                "collapseAll": true,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "5f78e536ee7ec726",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "PaperReading/memory/DynAMO： Improving Parallelism Through Dynamic Placement of Atomic Memory Operations.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 206.500732421875
  },
  "right": {
    "id": "c67599e5a31e373f",
    "type": "split",
    "children": [
      {
        "id": "5bafa294df2cb63e",
        "type": "tabs",
        "children": [
          {
            "id": "6e3c28e033bd0213",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "PaperReading/memory/DynAMO： Improving Parallelism Through Dynamic Placement of Atomic Memory Operations.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "98fac5d01a88fc24",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "PaperReading/memory/DynAMO： Improving Parallelism Through Dynamic Placement of Atomic Memory Operations.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "17bb7bbe29fbb5f5",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "bfb7efcf864efac6",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          },
          {
            "id": "29535ad4e0c271f4",
            "type": "leaf",
            "state": {
              "type": "starred",
              "state": {}
            }
          },
          {
            "id": "29b450d888d442a9",
            "type": "leaf",
            "state": {
              "type": "all-properties",
              "state": {
                "sortOrder": "frequency"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "command-palette:Open command palette": false,
      "templates:Insert template": false
    }
  },
  "active": "b6c8cfdea49d2169",
  "lastOpenFiles": [
    "resources/img/Pasted image 20231013154718.png",
    "resources/img/Pasted image 20231013153837.png",
    "resources/img/Pasted image 20231013153540.png",
    "People/EU/Miquel Moret.md",
    "People/EU/Mateo Valero.md",
    "Templates/PersonTemplate.md",
    "Programming Language/C++/Effective Modern C++.md",
    "People/Untitled.canvas",
    "PaperReading/Batten/cheatsheet.md",
    "PaperReading/microarchitecture/LSQ/LSQ Brief.md",
    "PaperReading/memory/DynAMO： Improving Parallelism Through Dynamic Placement of Atomic Memory Operations.md",
    "People/NA",
    "People/EU",
    "People",
    "resources/img/Pasted image 20231013151549.png",
    "PaperReading/core/Complexity-Effective Superscalar Processors.md",
    "PaperReading/microarchitecture",
    "Tools/gem5/GEM5.md",
    "PaperReading/memory",
    "resources/img/Pasted image 20231011234036.png",
    "PaperReading/Batten/CIFER -- A Cache-Coherent 12-nm 16-mm2 SoC With Four 64-Bit RISC-V Application Cores, 18 32-Bit RISC-V Compute Cores, and a 1541 LUT6 mm2 Synthesizable eFPGA.md",
    "PaperReading/Batten",
    "resources/img/Pasted image 20230930154222.png",
    "resources/img/Pasted image 20230930153634.png",
    "resources/img/Pasted image 20230930151729.png",
    "Tools/gem5",
    "PaperReading/NOC/Simple Virtual Channel Allocation for High Throughput and High Frequency On-Chip Routers.md",
    "PaperReading/NOC/A Low Latency Router Supporting Adaptivity for On-Chip Interconnects.md",
    "Programming Language/C++/多线程.md",
    "resources/img/Pasted image 20230922103142.png",
    "resources/img/Pasted image 20230922103135.png",
    "PaperReading/Reading List.md",
    "Computer Architecture/量化研究方法/Memory Hierarchy Design/Cache Optimization.md",
    "resources/img/Pasted image 20230910102531.png",
    "resources/img",
    "resources",
    "PaperReading/NOC/img",
    "Computer Architecture/NOC/片上互连网络/Routing.md",
    "Computer Architecture/NOC/片上互连网络/Topology.md",
    "Computer Architecture/NOC/片上互连网络/Index.md",
    "Computer Architecture/NOC/片上互连网络/Intro.md",
    "Computer Architecture/NOC/片上互连网络/片上网络的系统架构接口.md",
    "Templates/Book Summary Template.md",
    "Templates/PaperReadingTemplate.md",
    "PaperReading/Brief.md",
    "Computer Architecture/courses/Mutlu's CA/Interconnection & On-Chip Network.md",
    "Computer Architecture/coherence/A Primer On Memory Consistency and Cache Coherence/Relaxed Memory Consistency.md",
    "Untitled.canvas"
  ]
}