Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto 0eb35121006f4776b1e303a63c11f461 --incr --debug typical --relax --mt 8 -L util_vector_logic_v2_0_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot prima_zi_de_scoala_wrapper_behav xil_defaultlib.prima_zi_de_scoala_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.prima_zi_de_scoala_util_vector_l...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.prima_zi_de_scoala_util_vector_l...
Compiling module xil_defaultlib.prima_zi_de_scoala
Compiling module xil_defaultlib.prima_zi_de_scoala_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot prima_zi_de_scoala_wrapper_behav
