--------------- Initial state ---------------

----------------- Test code -----------------
  sw $0, 0($0)

  addu $1, $0, $0
  nop
  nop
  nop
  nop
  beq $1, $1, 1f
  sw $0, 0($0)
  sw $0, 0($0)
  sw $0, 0($0)
  sw $0, 0($0)
  sw $0, 0($0)

  sw $0, 0($0)

1:
  addiu $2, $0, 0
  nop
  nop
  nop
  nop
  beq $2, $1, 1f
  sw $0, 1($0)
  sw $0, 1($0)
  sw $0, 1($0)
  sw $0, 1($0)
  sw $0, 1($0)
  sw $0, 1($0)

1:
  slt $3, $1, $2
  nop
  nop
  nop
  nop
  beq $1, $3, 1f
  sw $0, 31($0)
  sw $0, 31($0)
  sw $0, 31($0)
  sw $0, 31($0)
  sw $0, 31($0)
  sw $0, 31($0)

1:
  addiu $4, $0, 2
  nop
  nop
  nop
  nop
  bne $1, $4, 1f
  sw $0, 5($0)
  sw $0, 5($0)
  sw $0, 5($0)
  sw $0, 5($0)
  sw $0, 5($0)
  sw $0, 5($0)

1:
  sll $5, $4, 1
  nop
  nop
  nop
  nop
  bne $4, $5, 1f
  sw $1, 1($1)
  sw $1, 1($1)
  sw $1, 1($1)
  sw $1, 1($1)
  sw $1, 1($1)
  sw $1, 1($1)

1:
  addiu $6, $0, 1f
  nop
  nop
  nop
  nop
  jr $6
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)

1:
  jal 1f
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)

1:
  j test_complete
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)

test_complete:
  j .
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)


.section .final_16_instructions
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  sw $1, 0($0)
  

---------- Expected state updates -----------
dmem_word[0] = 0

r1 = 0

r2 = 0

r3 = 0

r4 = 2

r5 = 4

r6 = 0x124

r31 = 0x128

------------ Timeout cycle count ------------
660