# MyHDL-Collections
Your one-stop shop for all fpga programs- in your favourite language-->Python

## List of Verilog files in our collections. ##
- [Ripple Carry Adder](verilog-codes/ripple-carry-adder.v)
- [Carry Look Ahead Adder](verilog-codes/carry-look-ahead.v)
- [Carry skip Adder](verilog-codes/carry-skip-adder.v)
- [BCD Additon](verilog-codes/bcd-addition.v)
- [BCD Subtraction](verilog-codes/bcd-subtraction.v)
- [Array Multiplication(Unsigned Multiplier 4-bit)](verilog-codes/array-multiplication.v)
- [Magnitude Comparator](verilog-codes/magnitude-comparator.v)
- [LINEAR FEEDBACK SHIFT REGISTER (LSFR)](verilog-codes/.lfsrv)
- [UNIVERSAL SHIFT REGISTER](verilog-codes/universal-shift-register.v)
- [8- BIT PARITY GENERATOR](verilog-codes/8bit-parity-generator.v)
- [3-BIT ARBITRARY COUNTER](verilog-codes/3bit-arbitrary-counter.v)
- [SEQUENCE DETECTOR-DESIGN OF SEQUENCE DETECTOR(11101) WITH AND WITHOUT OVERLAPPING USING MOORE STATE MACHINE](verilog-codes/sequence-detector1.v)
- [SEQUENCE DETECTOR- DESIGN OF SEQUENCE DETECTOR WITH AND WITHOUT OVERLAPPING USING MEALY STATE MACHINE](verilog-codes/sequence-detector-overlap.v)
- [FIRST IN FIRST OUT (FIFO)](verilog-codes/fifo.v)

## Contributing ##
Convert all verilog files from [here](verilog-codes) to myHDL [here](myHDL-codes) with proper Documentation.
More verilog and VHDL files will be added [here](verilog-codes)
