<profile>

<section name = "Vivado HLS Report for 'LF_valid_to_AXIS'" level="0">
<item name = "Date">Mon Jun  3 10:41:08 2019
</item>
<item name = "Version">2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)</item>
<item name = "Project">LF_VALID_TO_AXIS_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">0.00</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 20, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 48, -</column>
<column name="Register">-, -, 26, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op20_write_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op25_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="outputStream_V_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="outputStream_V_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="outputStream_V_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="outputStream_V_V_1_data_out">9, 2, 8, 16</column>
<column name="outputStream_V_V_1_state">15, 3, 2, 6</column>
<column name="outputStream_V_V_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="frame_valid_read_reg_80">1, 0, 1, 0</column>
<column name="line_valid_read_reg_84">1, 0, 1, 0</column>
<column name="outputStream_V_V_1_payload_A">8, 0, 8, 0</column>
<column name="outputStream_V_V_1_payload_B">8, 0, 8, 0</column>
<column name="outputStream_V_V_1_sel_rd">1, 0, 1, 0</column>
<column name="outputStream_V_V_1_sel_wr">1, 0, 1, 0</column>
<column name="outputStream_V_V_1_state">2, 0, 2, 0</column>
<column name="res">1, 0, 1, 0</column>
<column name="res_load_reg_76">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, LF_valid_to_AXIS, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, LF_valid_to_AXIS, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, LF_valid_to_AXIS, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, LF_valid_to_AXIS, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, LF_valid_to_AXIS, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, LF_valid_to_AXIS, return value</column>
<column name="data_in_V">in, 8, ap_none, data_in_V, pointer</column>
<column name="frame_valid">in, 1, ap_none, frame_valid, pointer</column>
<column name="line_valid">in, 1, ap_none, line_valid, pointer</column>
<column name="outputStream_V_V_TDATA">out, 8, axis, outputStream_V_V, pointer</column>
<column name="outputStream_V_V_TVALID">out, 1, axis, outputStream_V_V, pointer</column>
<column name="outputStream_V_V_TREADY">in, 1, axis, outputStream_V_V, pointer</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">0.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
</table>
</item>
</section>
</profile>
