{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 22:48:52 2015 " "Info: Processing started: Thu Apr 30 22:48:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CSC343_Mutil_Cycle_CPU -c CSC343_Mutil_Cycle_CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "cpu:inst2\|Control_Unit:cu\|Sign " "Warning: Node \"cpu:inst2\|Control_Unit:cu\|Sign\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu:inst2\|Control_Unit:cu\|Ry\[0\] " "Warning: Node \"cpu:inst2\|Control_Unit:cu\|Ry\[0\]\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu:inst2\|Control_Unit:cu\|Ry\[2\] " "Warning: Node \"cpu:inst2\|Control_Unit:cu\|Ry\[2\]\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "cpu:inst2\|Control_Unit:cu\|Ry\[1\] " "Warning: Node \"cpu:inst2\|Control_Unit:cu\|Ry\[1\]\" is a latch" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "PClock " "Info: Assuming node \"PClock\" is an undefined clock" {  } { { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "MClock " "Info: Assuming node \"MClock\" is an undefined clock" {  } { { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MClock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "cpu:inst2\|Control_Unit:cu\|Mux26~0 " "Info: Detected gated clock \"cpu:inst2\|Control_Unit:cu\|Mux26~0\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|Mux26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst2\|Control_Unit:cu\|Mux26~1 " "Info: Detected gated clock \"cpu:inst2\|Control_Unit:cu\|Mux26~1\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|Mux26~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|IR:inst\|IRout\[6\] " "Info: Detected ripple clock \"cpu:inst2\|IR:inst\|IRout\[6\]\" as buffer" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|IR:inst\|IRout\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|Control_Unit:cu\|step\[1\] " "Info: Detected ripple clock \"cpu:inst2\|Control_Unit:cu\|step\[1\]\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|step\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|IR:inst\|IRout\[7\] " "Info: Detected ripple clock \"cpu:inst2\|IR:inst\|IRout\[7\]\" as buffer" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|IR:inst\|IRout\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|IR:inst\|IRout\[8\] " "Info: Detected ripple clock \"cpu:inst2\|IR:inst\|IRout\[8\]\" as buffer" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|IR:inst\|IRout\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "cpu:inst2\|Control_Unit:cu\|step\[0\] " "Info: Detected ripple clock \"cpu:inst2\|Control_Unit:cu\|step\[0\]\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|step\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "cpu:inst2\|Control_Unit:cu\|Mux24~0 " "Info: Detected gated clock \"cpu:inst2\|Control_Unit:cu\|Mux24~0\" as buffer" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "cpu:inst2\|Control_Unit:cu\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "PClock register cpu:inst2\|Control_Unit:cu\|Ry\[0\] register cpu:inst2\|Reg:G\|Q\[15\] 43.99 MHz 22.73 ns Internal " "Info: Clock \"PClock\" has Internal fmax of 43.99 MHz between source register \"cpu:inst2\|Control_Unit:cu\|Ry\[0\]\" and destination register \"cpu:inst2\|Reg:G\|Q\[15\]\" (period= 22.73 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.369 ns + Longest register register " "Info: + Longest register to register delay is 6.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 1 REG LCCOMB_X27_Y26_N6 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.420 ns) 1.147 ns cpu:inst2\|Mux:inst2\|res\[6\]~59 2 COMB LCCOMB_X24_Y26_N30 1 " "Info: 2: + IC(0.727 ns) + CELL(0.420 ns) = 1.147 ns; Loc. = LCCOMB_X24_Y26_N30; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[6\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.147 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[6]~59 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.150 ns) 1.688 ns cpu:inst2\|Mux:inst2\|res\[6\]~60 3 COMB LCCOMB_X23_Y26_N18 1 " "Info: 3: + IC(0.391 ns) + CELL(0.150 ns) = 1.688 ns; Loc. = LCCOMB_X23_Y26_N18; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[6\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.541 ns" { cpu:inst2|Mux:inst2|res[6]~59 cpu:inst2|Mux:inst2|res[6]~60 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.275 ns) 2.922 ns cpu:inst2\|Mux:inst2\|res\[6\]~64 4 COMB LCCOMB_X25_Y25_N14 11 " "Info: 4: + IC(0.959 ns) + CELL(0.275 ns) = 2.922 ns; Loc. = LCCOMB_X25_Y25_N14; Fanout = 11; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[6\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { cpu:inst2|Mux:inst2|res[6]~60 cpu:inst2|Mux:inst2|res[6]~64 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.150 ns) 4.010 ns cpu:inst2\|AddSub:inst5\|Add0~10 5 COMB LCCOMB_X30_Y25_N0 2 " "Info: 5: + IC(0.938 ns) + CELL(0.150 ns) = 4.010 ns; Loc. = LCCOMB_X30_Y25_N0; Fanout = 2; COMB Node = 'cpu:inst2\|AddSub:inst5\|Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { cpu:inst2|Mux:inst2|res[6]~64 cpu:inst2|AddSub:inst5|Add0~10 } "NODE_NAME" } } { "AddSub.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/AddSub.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.495 ns) 5.219 ns cpu:inst2\|Reg:G\|Q\[6\]~31 6 COMB LCCOMB_X29_Y26_N30 2 " "Info: 6: + IC(0.714 ns) + CELL(0.495 ns) = 5.219 ns; Loc. = LCCOMB_X29_Y26_N30; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[6\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { cpu:inst2|AddSub:inst5|Add0~10 cpu:inst2|Reg:G|Q[6]~31 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.290 ns cpu:inst2\|Reg:G\|Q\[7\]~33 7 COMB LCCOMB_X29_Y25_N0 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 5.290 ns; Loc. = LCCOMB_X29_Y25_N0; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[7\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[6]~31 cpu:inst2|Reg:G|Q[7]~33 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.361 ns cpu:inst2\|Reg:G\|Q\[8\]~35 8 COMB LCCOMB_X29_Y25_N2 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 5.361 ns; Loc. = LCCOMB_X29_Y25_N2; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[8\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[7]~33 cpu:inst2|Reg:G|Q[8]~35 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.432 ns cpu:inst2\|Reg:G\|Q\[9\]~37 9 COMB LCCOMB_X29_Y25_N4 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 5.432 ns; Loc. = LCCOMB_X29_Y25_N4; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[9\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[8]~35 cpu:inst2|Reg:G|Q[9]~37 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.503 ns cpu:inst2\|Reg:G\|Q\[10\]~39 10 COMB LCCOMB_X29_Y25_N6 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 5.503 ns; Loc. = LCCOMB_X29_Y25_N6; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[10\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[9]~37 cpu:inst2|Reg:G|Q[10]~39 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.574 ns cpu:inst2\|Reg:G\|Q\[11\]~41 11 COMB LCCOMB_X29_Y25_N8 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.574 ns; Loc. = LCCOMB_X29_Y25_N8; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[11\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[10]~39 cpu:inst2|Reg:G|Q[11]~41 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.645 ns cpu:inst2\|Reg:G\|Q\[12\]~43 12 COMB LCCOMB_X29_Y25_N10 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.645 ns; Loc. = LCCOMB_X29_Y25_N10; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[12\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[11]~41 cpu:inst2|Reg:G|Q[12]~43 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.716 ns cpu:inst2\|Reg:G\|Q\[13\]~45 13 COMB LCCOMB_X29_Y25_N12 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.716 ns; Loc. = LCCOMB_X29_Y25_N12; Fanout = 2; COMB Node = 'cpu:inst2\|Reg:G\|Q\[13\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { cpu:inst2|Reg:G|Q[12]~43 cpu:inst2|Reg:G|Q[13]~45 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.875 ns cpu:inst2\|Reg:G\|Q\[14\]~47 14 COMB LCCOMB_X29_Y25_N14 1 " "Info: 14: + IC(0.000 ns) + CELL(0.159 ns) = 5.875 ns; Loc. = LCCOMB_X29_Y25_N14; Fanout = 1; COMB Node = 'cpu:inst2\|Reg:G\|Q\[14\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { cpu:inst2|Reg:G|Q[13]~45 cpu:inst2|Reg:G|Q[14]~47 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.285 ns cpu:inst2\|Reg:G\|Q\[15\]~48 15 COMB LCCOMB_X29_Y25_N16 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 6.285 ns; Loc. = LCCOMB_X29_Y25_N16; Fanout = 1; COMB Node = 'cpu:inst2\|Reg:G\|Q\[15\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { cpu:inst2|Reg:G|Q[14]~47 cpu:inst2|Reg:G|Q[15]~48 } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.369 ns cpu:inst2\|Reg:G\|Q\[15\] 16 REG LCFF_X29_Y25_N17 1 " "Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 6.369 ns; Loc. = LCFF_X29_Y25_N17; Fanout = 1; REG Node = 'cpu:inst2\|Reg:G\|Q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { cpu:inst2|Reg:G|Q[15]~48 cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.640 ns ( 41.45 % ) " "Info: Total cell delay = 2.640 ns ( 41.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.729 ns ( 58.55 % ) " "Info: Total interconnect delay = 3.729 ns ( 58.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.369 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[6]~59 cpu:inst2|Mux:inst2|res[6]~60 cpu:inst2|Mux:inst2|res[6]~64 cpu:inst2|AddSub:inst5|Add0~10 cpu:inst2|Reg:G|Q[6]~31 cpu:inst2|Reg:G|Q[7]~33 cpu:inst2|Reg:G|Q[8]~35 cpu:inst2|Reg:G|Q[9]~37 cpu:inst2|Reg:G|Q[10]~39 cpu:inst2|Reg:G|Q[11]~41 cpu:inst2|Reg:G|Q[12]~43 cpu:inst2|Reg:G|Q[13]~45 cpu:inst2|Reg:G|Q[14]~47 cpu:inst2|Reg:G|Q[15]~48 cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.369 ns" { cpu:inst2|Control_Unit:cu|Ry[0] {} cpu:inst2|Mux:inst2|res[6]~59 {} cpu:inst2|Mux:inst2|res[6]~60 {} cpu:inst2|Mux:inst2|res[6]~64 {} cpu:inst2|AddSub:inst5|Add0~10 {} cpu:inst2|Reg:G|Q[6]~31 {} cpu:inst2|Reg:G|Q[7]~33 {} cpu:inst2|Reg:G|Q[8]~35 {} cpu:inst2|Reg:G|Q[9]~37 {} cpu:inst2|Reg:G|Q[10]~39 {} cpu:inst2|Reg:G|Q[11]~41 {} cpu:inst2|Reg:G|Q[12]~43 {} cpu:inst2|Reg:G|Q[13]~45 {} cpu:inst2|Reg:G|Q[14]~47 {} cpu:inst2|Reg:G|Q[15]~48 {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.727ns 0.391ns 0.959ns 0.938ns 0.714ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.275ns 0.150ns 0.495ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.032 ns - Smallest " "Info: - Smallest clock skew is -5.032 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock destination 2.674 ns + Shortest register " "Info: + Shortest clock path from clock \"PClock\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns PClock~clkctrl 2 COMB CLKCTRL_G3 166 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 166; COMB Node = 'PClock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { PClock PClock~clkctrl } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns cpu:inst2\|Reg:G\|Q\[15\] 3 REG LCFF_X29_Y25_N17 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X29_Y25_N17; Fanout = 1; REG Node = 'cpu:inst2\|Reg:G\|Q\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { PClock~clkctrl cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { PClock PClock~clkctrl cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock source 7.706 ns - Longest register " "Info: - Longest clock path from clock \"PClock\" to source register is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.787 ns) 3.807 ns cpu:inst2\|Control_Unit:cu\|step\[0\] 2 REG LCFF_X28_Y29_N5 12 " "Info: 2: + IC(2.021 ns) + CELL(0.787 ns) = 3.807 ns; Loc. = LCFF_X28_Y29_N5; Fanout = 12; REG Node = 'cpu:inst2\|Control_Unit:cu\|step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.545 ns cpu:inst2\|Control_Unit:cu\|Mux26~0 3 COMB LCCOMB_X28_Y29_N12 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.545 ns; Loc. = LCCOMB_X28_Y29_N12; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 4.935 ns cpu:inst2\|Control_Unit:cu\|Mux26~1 4 COMB LCCOMB_X28_Y29_N18 1 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 4.935 ns; Loc. = LCCOMB_X28_Y29_N18; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.000 ns) 6.233 ns cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl 5 COMB CLKCTRL_G8 3 " "Info: 5: + IC(1.298 ns) + CELL(0.000 ns) = 6.233 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.150 ns) 7.706 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 6 REG LCCOMB_X27_Y26_N6 48 " "Info: 6: + IC(1.323 ns) + CELL(0.150 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 32.52 % ) " "Info: Total cell delay = 2.506 ns ( 32.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 67.48 % ) " "Info: Total interconnect delay = 5.200 ns ( 67.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { PClock PClock~clkctrl cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } } { "Reg.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Reg.vhd" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.369 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[6]~59 cpu:inst2|Mux:inst2|res[6]~60 cpu:inst2|Mux:inst2|res[6]~64 cpu:inst2|AddSub:inst5|Add0~10 cpu:inst2|Reg:G|Q[6]~31 cpu:inst2|Reg:G|Q[7]~33 cpu:inst2|Reg:G|Q[8]~35 cpu:inst2|Reg:G|Q[9]~37 cpu:inst2|Reg:G|Q[10]~39 cpu:inst2|Reg:G|Q[11]~41 cpu:inst2|Reg:G|Q[12]~43 cpu:inst2|Reg:G|Q[13]~45 cpu:inst2|Reg:G|Q[14]~47 cpu:inst2|Reg:G|Q[15]~48 cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.369 ns" { cpu:inst2|Control_Unit:cu|Ry[0] {} cpu:inst2|Mux:inst2|res[6]~59 {} cpu:inst2|Mux:inst2|res[6]~60 {} cpu:inst2|Mux:inst2|res[6]~64 {} cpu:inst2|AddSub:inst5|Add0~10 {} cpu:inst2|Reg:G|Q[6]~31 {} cpu:inst2|Reg:G|Q[7]~33 {} cpu:inst2|Reg:G|Q[8]~35 {} cpu:inst2|Reg:G|Q[9]~37 {} cpu:inst2|Reg:G|Q[10]~39 {} cpu:inst2|Reg:G|Q[11]~41 {} cpu:inst2|Reg:G|Q[12]~43 {} cpu:inst2|Reg:G|Q[13]~45 {} cpu:inst2|Reg:G|Q[14]~47 {} cpu:inst2|Reg:G|Q[15]~48 {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.727ns 0.391ns 0.959ns 0.938ns 0.714ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.420ns 0.150ns 0.275ns 0.150ns 0.495ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { PClock PClock~clkctrl cpu:inst2|Reg:G|Q[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|Reg:G|Q[15] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "MClock register register Counter:inst\|count\[0\] Counter:inst\|count\[4\] 420.17 MHz Internal " "Info: Clock \"MClock\" Internal fmax is restricted to 420.17 MHz between source register \"Counter:inst\|count\[0\]\" and destination register \"Counter:inst\|count\[4\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.38 ns " "Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.379 ns + Longest register register " "Info: + Longest register to register delay is 1.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter:inst\|count\[0\] 1 REG LCFF_X27_Y27_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 4; REG Node = 'Counter:inst\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.414 ns) 0.743 ns Counter:inst\|count\[1\]~5 2 COMB LCCOMB_X27_Y27_N22 2 " "Info: 2: + IC(0.329 ns) + CELL(0.414 ns) = 0.743 ns; Loc. = LCCOMB_X27_Y27_N22; Fanout = 2; COMB Node = 'Counter:inst\|count\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { Counter:inst|count[0] Counter:inst|count[1]~5 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.814 ns Counter:inst\|count\[2\]~7 3 COMB LCCOMB_X27_Y27_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.814 ns; Loc. = LCCOMB_X27_Y27_N24; Fanout = 2; COMB Node = 'Counter:inst\|count\[2\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter:inst|count[1]~5 Counter:inst|count[2]~7 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.885 ns Counter:inst\|count\[3\]~9 4 COMB LCCOMB_X27_Y27_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.885 ns; Loc. = LCCOMB_X27_Y27_N26; Fanout = 1; COMB Node = 'Counter:inst\|count\[3\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter:inst|count[2]~7 Counter:inst|count[3]~9 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.295 ns Counter:inst\|count\[4\]~10 5 COMB LCCOMB_X27_Y27_N28 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.295 ns; Loc. = LCCOMB_X27_Y27_N28; Fanout = 1; COMB Node = 'Counter:inst\|count\[4\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter:inst|count[3]~9 Counter:inst|count[4]~10 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.379 ns Counter:inst\|count\[4\] 6 REG LCFF_X27_Y27_N29 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 1.379 ns; Loc. = LCFF_X27_Y27_N29; Fanout = 2; REG Node = 'Counter:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter:inst|count[4]~10 Counter:inst|count[4] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.050 ns ( 76.14 % ) " "Info: Total cell delay = 1.050 ns ( 76.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.329 ns ( 23.86 % ) " "Info: Total interconnect delay = 0.329 ns ( 23.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { Counter:inst|count[0] Counter:inst|count[1]~5 Counter:inst|count[2]~7 Counter:inst|count[3]~9 Counter:inst|count[4]~10 Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.379 ns" { Counter:inst|count[0] {} Counter:inst|count[1]~5 {} Counter:inst|count[2]~7 {} Counter:inst|count[3]~9 {} Counter:inst|count[4]~10 {} Counter:inst|count[4] {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MClock destination 2.653 ns + Shortest register " "Info: + Shortest clock path from clock \"MClock\" to destination register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns MClock 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'MClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns MClock~clkctrl 2 COMB CLKCTRL_G1 10 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'MClock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { MClock MClock~clkctrl } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.653 ns Counter:inst\|count\[4\] 3 REG LCFF_X27_Y27_N29 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X27_Y27_N29; Fanout = 2; REG Node = 'Counter:inst\|count\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { MClock~clkctrl Counter:inst|count[4] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[4] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MClock source 2.653 ns - Longest register " "Info: - Longest clock path from clock \"MClock\" to source register is 2.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns MClock 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'MClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns MClock~clkctrl 2 COMB CLKCTRL_G1 10 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 10; COMB Node = 'MClock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { MClock MClock~clkctrl } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 224 -16 152 240 "MClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 2.653 ns Counter:inst\|count\[0\] 3 REG LCFF_X27_Y27_N17 4 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X27_Y27_N17; Fanout = 4; REG Node = 'Counter:inst\|count\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { MClock~clkctrl Counter:inst|count[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.90 % ) " "Info: Total cell delay = 1.536 ns ( 57.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.117 ns ( 42.10 % ) " "Info: Total interconnect delay = 1.117 ns ( 42.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[4] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.379 ns" { Counter:inst|count[0] Counter:inst|count[1]~5 Counter:inst|count[2]~7 Counter:inst|count[3]~9 Counter:inst|count[4]~10 Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.379 ns" { Counter:inst|count[0] {} Counter:inst|count[1]~5 {} Counter:inst|count[2]~7 {} Counter:inst|count[3]~9 {} Counter:inst|count[4]~10 {} Counter:inst|count[4] {} } { 0.000ns 0.329ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[4] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { MClock MClock~clkctrl Counter:inst|count[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.653 ns" { MClock {} MClock~combout {} MClock~clkctrl {} Counter:inst|count[0] {} } { 0.000ns 0.000ns 0.113ns 1.004ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter:inst|count[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { Counter:inst|count[4] {} } {  } {  } "" } } { "counter.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/counter.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "PClock 16 " "Warning: Circuit may not operate. Detected 16 non-operational path(s) clocked by clock \"PClock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cpu:inst2\|IR:inst\|IRout\[0\] cpu:inst2\|Control_Unit:cu\|Ry\[0\] PClock 3.521 ns " "Info: Found hold time violation between source  pin or register \"cpu:inst2\|IR:inst\|IRout\[0\]\" and destination pin or register \"cpu:inst2\|Control_Unit:cu\|Ry\[0\]\" for clock \"PClock\" (Hold time is 3.521 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.040 ns + Largest " "Info: + Largest clock skew is 5.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock destination 7.706 ns + Longest register " "Info: + Longest clock path from clock \"PClock\" to destination register is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.787 ns) 3.807 ns cpu:inst2\|Control_Unit:cu\|step\[0\] 2 REG LCFF_X28_Y29_N5 12 " "Info: 2: + IC(2.021 ns) + CELL(0.787 ns) = 3.807 ns; Loc. = LCFF_X28_Y29_N5; Fanout = 12; REG Node = 'cpu:inst2\|Control_Unit:cu\|step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.545 ns cpu:inst2\|Control_Unit:cu\|Mux26~0 3 COMB LCCOMB_X28_Y29_N12 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.545 ns; Loc. = LCCOMB_X28_Y29_N12; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 4.935 ns cpu:inst2\|Control_Unit:cu\|Mux26~1 4 COMB LCCOMB_X28_Y29_N18 1 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 4.935 ns; Loc. = LCCOMB_X28_Y29_N18; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.000 ns) 6.233 ns cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl 5 COMB CLKCTRL_G8 3 " "Info: 5: + IC(1.298 ns) + CELL(0.000 ns) = 6.233 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.150 ns) 7.706 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 6 REG LCCOMB_X27_Y26_N6 48 " "Info: 6: + IC(1.323 ns) + CELL(0.150 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 32.52 % ) " "Info: Total cell delay = 2.506 ns ( 32.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 67.48 % ) " "Info: Total interconnect delay = 5.200 ns ( 67.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock source 2.666 ns - Shortest register " "Info: - Shortest clock path from clock \"PClock\" to source register is 2.666 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns PClock~clkctrl 2 COMB CLKCTRL_G3 166 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 166; COMB Node = 'PClock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { PClock PClock~clkctrl } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.666 ns cpu:inst2\|IR:inst\|IRout\[0\] 3 REG LCFF_X30_Y26_N27 2 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X30_Y26_N27; Fanout = 2; REG Node = 'cpu:inst2\|IR:inst\|IRout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { PClock~clkctrl cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.61 % ) " "Info: Total cell delay = 1.536 ns ( 57.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.130 ns ( 42.39 % ) " "Info: Total interconnect delay = 1.130 ns ( 42.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PClock PClock~clkctrl cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|IR:inst|IRout[0] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PClock PClock~clkctrl cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|IR:inst|IRout[0] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.269 ns - Shortest register register " "Info: - Shortest register to register delay is 1.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst2\|IR:inst\|IRout\[0\] 1 REG LCFF_X30_Y26_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y26_N27; Fanout = 2; REG Node = 'cpu:inst2\|IR:inst\|IRout\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns cpu:inst2\|Control_Unit:cu\|Mux0~0 2 COMB LCCOMB_X30_Y26_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y26_N26; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { cpu:inst2|IR:inst|IRout[0] cpu:inst2|Control_Unit:cu|Mux0~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.271 ns) 1.269 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 3 REG LCCOMB_X27_Y26_N6 48 " "Info: 3: + IC(0.675 ns) + CELL(0.271 ns) = 1.269 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { cpu:inst2|Control_Unit:cu|Mux0~0 cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.594 ns ( 46.81 % ) " "Info: Total cell delay = 0.594 ns ( 46.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.675 ns ( 53.19 % ) " "Info: Total interconnect delay = 0.675 ns ( 53.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { cpu:inst2|IR:inst|IRout[0] cpu:inst2|Control_Unit:cu|Mux0~0 cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.269 ns" { cpu:inst2|IR:inst|IRout[0] {} cpu:inst2|Control_Unit:cu|Mux0~0 {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.323ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "IR.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/IR.vhd" 19 -1 0 } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.666 ns" { PClock PClock~clkctrl cpu:inst2|IR:inst|IRout[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.666 ns" { PClock {} PClock~combout {} PClock~clkctrl {} cpu:inst2|IR:inst|IRout[0] {} } { 0.000ns 0.000ns 0.118ns 1.012ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { cpu:inst2|IR:inst|IRout[0] cpu:inst2|Control_Unit:cu|Mux0~0 cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.269 ns" { cpu:inst2|IR:inst|IRout[0] {} cpu:inst2|Control_Unit:cu|Mux0~0 {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 0.675ns } { 0.000ns 0.323ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "PClock Bus\[0\] cpu:inst2\|Control_Unit:cu\|Ry\[0\] 16.159 ns register " "Info: tco from clock \"PClock\" to destination pin \"Bus\[0\]\" through register \"cpu:inst2\|Control_Unit:cu\|Ry\[0\]\" is 16.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PClock source 7.706 ns + Longest register " "Info: + Longest clock path from clock \"PClock\" to source register is 7.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns PClock 1 CLK PIN_P2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 6; CLK Node = 'PClock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PClock } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 312 400 568 328 "PClock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.021 ns) + CELL(0.787 ns) 3.807 ns cpu:inst2\|Control_Unit:cu\|step\[0\] 2 REG LCFF_X28_Y29_N5 12 " "Info: 2: + IC(2.021 ns) + CELL(0.787 ns) = 3.807 ns; Loc. = LCFF_X28_Y29_N5; Fanout = 12; REG Node = 'cpu:inst2\|Control_Unit:cu\|step\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.420 ns) 4.545 ns cpu:inst2\|Control_Unit:cu\|Mux26~0 3 COMB LCCOMB_X28_Y29_N12 1 " "Info: 3: + IC(0.318 ns) + CELL(0.420 ns) = 4.545 ns; Loc. = LCCOMB_X28_Y29_N12; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 4.935 ns cpu:inst2\|Control_Unit:cu\|Mux26~1 4 COMB LCCOMB_X28_Y29_N18 1 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 4.935 ns; Loc. = LCCOMB_X28_Y29_N18; Fanout = 1; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.298 ns) + CELL(0.000 ns) 6.233 ns cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl 5 COMB CLKCTRL_G8 3 " "Info: 5: + IC(1.298 ns) + CELL(0.000 ns) = 6.233 ns; Loc. = CLKCTRL_G8; Fanout = 3; COMB Node = 'cpu:inst2\|Control_Unit:cu\|Mux26~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.323 ns) + CELL(0.150 ns) 7.706 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 6 REG LCCOMB_X27_Y26_N6 48 " "Info: 6: + IC(1.323 ns) + CELL(0.150 ns) = 7.706 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.506 ns ( 32.52 % ) " "Info: Total cell delay = 2.506 ns ( 32.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 67.48 % ) " "Info: Total interconnect delay = 5.200 ns ( 67.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.453 ns + Longest register pin " "Info: + Longest register to pin delay is 8.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:inst2\|Control_Unit:cu\|Ry\[0\] 1 REG LCCOMB_X27_Y26_N6 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X27_Y26_N6; Fanout = 48; REG Node = 'cpu:inst2\|Control_Unit:cu\|Ry\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "Control_Unit.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/Control_Unit.vhd" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.393 ns) 1.448 ns cpu:inst2\|Mux:inst2\|res\[0\]~98 2 COMB LCCOMB_X24_Y25_N30 1 " "Info: 2: + IC(1.055 ns) + CELL(0.393 ns) = 1.448 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[0\]~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[0]~98 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.841 ns cpu:inst2\|Mux:inst2\|res\[0\]~99 3 COMB LCCOMB_X24_Y25_N20 1 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.841 ns; Loc. = LCCOMB_X24_Y25_N20; Fanout = 1; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[0\]~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { cpu:inst2|Mux:inst2|res[0]~98 cpu:inst2|Mux:inst2|res[0]~99 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.150 ns) 3.194 ns cpu:inst2\|Mux:inst2\|res\[0\]~100 4 COMB LCCOMB_X29_Y26_N6 11 " "Info: 4: + IC(1.203 ns) + CELL(0.150 ns) = 3.194 ns; Loc. = LCCOMB_X29_Y26_N6; Fanout = 11; COMB Node = 'cpu:inst2\|Mux:inst2\|res\[0\]~100'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { cpu:inst2|Mux:inst2|res[0]~99 cpu:inst2|Mux:inst2|res[0]~100 } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/mux.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.637 ns) + CELL(2.622 ns) 8.453 ns Bus\[0\] 5 PIN PIN_L7 0 " "Info: 5: + IC(2.637 ns) + CELL(2.622 ns) = 8.453 ns; Loc. = PIN_L7; Fanout = 0; PIN Node = 'Bus\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.259 ns" { cpu:inst2|Mux:inst2|res[0]~100 Bus[0] } "NODE_NAME" } } { "part2.bdf" "" { Schematic "C:/Users/Leo/Documents/CSC343_Mutil_Cycle_CPU/part2.bdf" { { 368 816 992 384 "Bus\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.315 ns ( 39.22 % ) " "Info: Total cell delay = 3.315 ns ( 39.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.138 ns ( 60.78 % ) " "Info: Total interconnect delay = 5.138 ns ( 60.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.453 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[0]~98 cpu:inst2|Mux:inst2|res[0]~99 cpu:inst2|Mux:inst2|res[0]~100 Bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.453 ns" { cpu:inst2|Control_Unit:cu|Ry[0] {} cpu:inst2|Mux:inst2|res[0]~98 {} cpu:inst2|Mux:inst2|res[0]~99 {} cpu:inst2|Mux:inst2|res[0]~100 {} Bus[0] {} } { 0.000ns 1.055ns 0.243ns 1.203ns 2.637ns } { 0.000ns 0.393ns 0.150ns 0.150ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.706 ns" { PClock cpu:inst2|Control_Unit:cu|step[0] cpu:inst2|Control_Unit:cu|Mux26~0 cpu:inst2|Control_Unit:cu|Mux26~1 cpu:inst2|Control_Unit:cu|Mux26~1clkctrl cpu:inst2|Control_Unit:cu|Ry[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.706 ns" { PClock {} PClock~combout {} cpu:inst2|Control_Unit:cu|step[0] {} cpu:inst2|Control_Unit:cu|Mux26~0 {} cpu:inst2|Control_Unit:cu|Mux26~1 {} cpu:inst2|Control_Unit:cu|Mux26~1clkctrl {} cpu:inst2|Control_Unit:cu|Ry[0] {} } { 0.000ns 0.000ns 2.021ns 0.318ns 0.240ns 1.298ns 1.323ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.453 ns" { cpu:inst2|Control_Unit:cu|Ry[0] cpu:inst2|Mux:inst2|res[0]~98 cpu:inst2|Mux:inst2|res[0]~99 cpu:inst2|Mux:inst2|res[0]~100 Bus[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.453 ns" { cpu:inst2|Control_Unit:cu|Ry[0] {} cpu:inst2|Mux:inst2|res[0]~98 {} cpu:inst2|Mux:inst2|res[0]~99 {} cpu:inst2|Mux:inst2|res[0]~100 {} Bus[0] {} } { 0.000ns 1.055ns 0.243ns 1.203ns 2.637ns } { 0.000ns 0.393ns 0.150ns 0.150ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "167 " "Info: Peak virtual memory: 167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 22:48:52 2015 " "Info: Processing ended: Thu Apr 30 22:48:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
