#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct 30 21:29:46 2023
# Process ID: 20744
# Current directory: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5656 C:\Users\R9000X\Desktop\jiekou_lab\lab3\RVfpga_Soc\RVfpga_Soc.xpr
# Log file: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/vivado.log
# Journal file: C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/R9000X/Desktop/jiekou_lab/lab3/ip_repo/show_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/ip_repo/show_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/R9000X/Desktop/jiekou_lab/lab3/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1019.398 ; gain = 0.000
open_bd_design {C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
Reading block design file <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>...
Adding component instance block -- xilinx.com:user:axi2wb_intcon_wrapper:1.0 - axi2wb_intcon_wrapper_0
Adding component instance block -- xilinx.com:user:wb_gpio_wrapper:1.0 - wb_gpio_wrapper_0
Adding component instance block -- xilinx.com:user:swerv_wrapper_verilog:1.0 - swerv_wrapper_verilog_0
Adding component instance block -- xilinx.com:module_ref:bootrom_wrapper:1.0 - bootrom_wrapper_0
Adding component instance block -- xilinx.com:module_ref:syscon_wrapper:1.0 - syscon_wrapper_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:module_ref:wb_uart_wrapper:1.0 - wb_uart_wrapper_0
Adding component instance block -- xilinx.com:user:PWM_w_Int:1.0 - PWM_w_Int_0
Successfully read diagram <swerv_soc> from block design file <C:/Users/R9000X/Desktop/jiekou_lab/lab3/RVfpga_Soc/RVfpga_Soc.srcs/sources_1/bd/swerv_soc/swerv_soc.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1050.535 ; gain = 31.137
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:3.0 Sen_Seg_Display_0
endgroup
set_property location {5 1711 323} [get_bd_cells Sen_Seg_Display_0]
delete_bd_objs [get_bd_nets syscon_wrapper_0_AN] [get_bd_ports AN_0]
delete_bd_objs [get_bd_nets syscon_wrapper_0_Digits_Bits] [get_bd_ports Digits_Bits_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets syscon_wrapper_0_Digits_Bits] [get_bd_ports Digits_Bits_0]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets syscon_wrapper_0_AN] [get_bd_ports AN_0]'
undo
INFO: [Common 17-17] undo 'set_property location {5 1711 323} [get_bd_cells Sen_Seg_Display_0]'
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:user:Sen_Seg_Display:3.0 Sen_Seg_Display_0'
INFO: [Common 17-17] undo 'startgroup'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 30 21:33:16 2023...
