Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May  7 17:39:42 2023
| Host         : Linplusir-windows running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_display_control_sets_placed.rpt
| Design       : top_display
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   113 |
| Unused register locations in slices containing registers |    54 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            2 |
|      4 |            1 |
|      5 |            1 |
|    16+ |          106 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3238 |         1529 |
| No           | No                    | Yes                    |             262 |           97 |
| No           | Yes                   | No                     |              38 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |              44 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+------------------------------+--------------------+------------------+----------------+
|          Clock Signal          |         Enable Signal        |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------------------+------------------------------+--------------------+------------------+----------------+
|  mips1/con/aludec0/a_reg[2]/G0 |                              |                    |                1 |              1 |
|  clk_IBUF_BUFG                 |                              | b4/sel0[0]         |                1 |              1 |
|  clk_IBUF_BUFG                 |                              | b4/ans[7]_i_1_n_10 |                1 |              1 |
|  mips1/dp/fd2/q_reg[5]_1[0]    |                              | mips1/dp/fd2/AR[0] |                1 |              2 |
|  clk_IBUF_BUFG                 |                              | b4/sel0[2]         |                1 |              2 |
|  clk_IBUF_BUFG                 |                              | b4/sel0[1]         |                1 |              4 |
|  clk_IBUF_BUFG                 |                              |                    |                4 |              5 |
|  clk_IBUF_BUFG                 |                              | rst_IBUF           |                6 |             21 |
|  clk_IBUF_BUFG                 |                              | count2[0]_i_1_n_10 |                7 |             28 |
|  mips1/dp/em1/q_reg[1]_13[0]   |                              |                    |               14 |             32 |
|  mips1/dp/em1/q_reg[1]_31[0]   |                              |                    |               14 |             32 |
|  mips1/dp/em1/q_reg[1]_35[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_36[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_19[0]   |                              |                    |               15 |             32 |
|  mips1/dp/em1/q_reg[1]_51[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_52[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_28[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_26[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_53[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_25[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_10[0]   |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_32[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_5[0]    |                              |                    |                9 |             32 |
|  mips1/dp/em1/q_reg[1]_21[0]   |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_54[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_41[0]   |                              |                    |               13 |             32 |
|  mips1/dp/em1/q_reg[1]_55[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_56[0]   |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_18[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_46[0]   |                              |                    |               18 |             32 |
|  mips1/dp/em1/q_reg[1]_57[0]   |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_58[0]   |                              |                    |               14 |             32 |
|  mips1/dp/em1/q_reg[1]_2[0]    |                              |                    |               10 |             32 |
|  mips1/dp/em1/q_reg[1]_4[0]    |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_42[0]   |                              |                    |               13 |             32 |
|  mips1/dp/em1/q_reg[1]_49[0]   |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_23[0]   |                              |                    |               10 |             32 |
|  mips1/dp/em1/q_reg[1]_22[0]   |                              |                    |               30 |             32 |
|  mips1/dp/em1/q_reg[1]_12[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_59[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_6[0]    |                              |                    |               32 |             32 |
|  mips1/dp/em1/q_reg[1]_60[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_61[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_34[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_62[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_0[0]    |                              |                    |               19 |             32 |
|  mips1/dp/em1/q_reg[1]_16[0]   |                              |                    |               14 |             32 |
|  mips1/dp/em1/q_reg[1]_1[0]    |                              |                    |               10 |             32 |
|  mips1/dp/em1/q_reg[1]_14[0]   |                              |                    |               30 |             32 |
|  mips1/dp/em1/q_reg[1]_15[0]   |                              |                    |               19 |             32 |
|  mips1/dp/em1/q_reg[1]_27[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_29[0]   |                              |                    |               10 |             32 |
|  mips1/dp/em1/q_reg[1]_3[0]    |                              |                    |                9 |             32 |
|  mips1/dp/em1/q_reg[1]_17[0]   |                              |                    |               17 |             32 |
|  mips1/dp/em1/q_reg[1]_33[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_43[0]   |                              |                    |               13 |             32 |
|  mips1/dp/em1/q_reg[1]_30[0]   |                              |                    |               32 |             32 |
|  mips1/dp/em1/q_reg[1]_45[0]   |                              |                    |               17 |             32 |
|  mips1/dp/em1/q_reg[1]_47[0]   |                              |                    |               19 |             32 |
|  mips1/dp/em1/q_reg[1]_50[0]   |                              |                    |               13 |             32 |
|  mips1/dp/em1/q_reg[1]_38[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_24[0]   |                              |                    |               13 |             32 |
|  mips1/dp/em1/q_reg[1]_71[0]   |                              |                    |               13 |             32 |
|  mips1/dp/em1/q_reg[1]_84[0]   |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_8[0]    |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_88[0]   |                              |                    |                9 |             32 |
|  mips1/dp/em1/q_reg[1]_76[0]   |                              |                    |               17 |             32 |
|  mips1/dp/em1/q_reg[1]_81[0]   |                              |                    |               15 |             32 |
|  mips1/dp/em1/q_reg[1]_66[0]   |                              |                    |               10 |             32 |
|  mips1/dp/em1/q_reg[1]_73[0]   |                              |                    |               14 |             32 |
|  mips1/dp/em1/q_reg[1]_87[0]   |                              |                    |                8 |             32 |
|  mips1/dp/em1/q_reg[1]_67[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_85[0]   |                              |                    |               15 |             32 |
|  mips1/dp/em1/q_reg[1]_9[0]    |                              |                    |               17 |             32 |
|  mips1/dp/em1/q_reg[1]_83[0]   |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_72[0]   |                              |                    |               14 |             32 |
|  mips1/dp/em1/q_reg[1]_75[0]   |                              |                    |               18 |             32 |
|  mips1/dp/em1/q_reg[1]_70[0]   |                              |                    |               10 |             32 |
|  mips1/dp/em1/q_reg[1]_77[0]   |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_82[0]   |                              |                    |               15 |             32 |
|  mips1/dp/em1/q_reg[1]_69[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_74[0]   |                              |                    |               15 |             32 |
|  mips1/dp/em1/q_reg[1]_65[0]   |                              |                    |               13 |             32 |
|  mips1/dp/em1/q_reg[1]_80[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/E[0]             |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_63[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_64[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_68[0]   |                              |                    |               11 |             32 |
|  mips1/dp/em1/q_reg[1]_86[0]   |                              |                    |               15 |             32 |
|  mips1/dp/em1/q_reg[1]_79[0]   |                              |                    |               13 |             32 |
|  mips1/dp/em1/q_reg[1]_78[0]   |                              |                    |               20 |             32 |
|  mips1/dp/em1/q_reg[1]_89[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_48[0]   |                              |                    |               16 |             32 |
|  mips1/dp/em1/q_reg[1]_11[0]   |                              |                    |               15 |             32 |
|  mips1/dp/em1/q_reg[1]_37[0]   |                              |                    |               30 |             32 |
|  mips1/dp/em1/q_reg[1]_44[0]   |                              |                    |               14 |             32 |
|  mips1/dp/em1/q_reg[1]_39[0]   |                              |                    |               12 |             32 |
|  mips1/dp/em1/q_reg[1]_20[0]   |                              |                    |               18 |             32 |
|  mips1/dp/em1/q_reg[1]_40[0]   |                              |                    |               12 |             32 |
|  n_1_451_BUFG                  |                              |                    |               20 |             32 |
|  n_5_449_BUFG                  |                              |                    |               21 |             32 |
|  n_8_455_BUFG                  |                              |                    |               24 |             32 |
|  n_0_397_BUFG                  |                              |                    |               20 |             32 |
|  n_3_450_BUFG                  |                              |                    |               20 |             32 |
|  n_6_454_BUFG                  |                              |                    |               23 |             32 |
|  n_9_447_BUFG                  |                              |                    |               32 |             32 |
|  n_2_452_BUFG                  |                              |                    |               22 |             32 |
|  n_4_453_BUFG                  |                              |                    |               18 |             32 |
|  n_7_448_BUFG                  |                              |                    |               21 |             32 |
|  mips1/dp/em1/q_reg[1]_7[0]    |                              |                    |               15 |             32 |
|  clk_4s_BUFG                   | mips1/dp/fd2/E[0]            | rst_IBUF           |               15 |             56 |
| ~clk_4s_BUFG                   | mips1/con/regW/q_reg[1]_0[0] |                    |               18 |            144 |
|  clk_4s_BUFG                   |                              | rst_IBUF           |               91 |            241 |
+--------------------------------+------------------------------+--------------------+------------------+----------------+


