
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000094                       # Number of seconds simulated
sim_ticks                                    93863500                       # Number of ticks simulated
final_tick                                   93863500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 273721                       # Simulator instruction rate (inst/s)
host_op_rate                                   575168                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1746270969                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681104                       # Number of bytes of host memory used
host_seconds                                     0.05                       # Real time elapsed on the host
sim_insts                                       14703                       # Number of instructions simulated
sim_ops                                         30906                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           38400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              55360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        38400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38400                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              600                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 865                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          409104711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          180687914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             589792624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     409104711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        409104711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         409104711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         180687914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            589792624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         865                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       865                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  55360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   55360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                63                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      93788500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   865                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     865                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.174603                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.769041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.029775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           95     37.70%     37.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           77     30.56%     68.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37     14.68%     82.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           15      5.95%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      4.76%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.19%     94.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      1.19%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.19%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7      2.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          252                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7825500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                24044250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4325000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9046.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27796.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       589.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    589.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      612                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     108426.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1315440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   717750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4305600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              6102720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63453825                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               555750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               76451085                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            815.956935                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       551750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      90037000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   589680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   321750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2425800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              6102720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             59644800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3897000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               72981750                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            778.928972                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      6135000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       3120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      84453750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   14                       # Number of system calls
system.cpu.numCycles                           187727                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                       14703                       # Number of instructions committed
system.cpu.committedOps                         30906                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                 29286                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   2091                       # Number of float alu accesses
system.cpu.num_func_calls                         581                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts         2279                       # number of instructions that are conditional controls
system.cpu.num_int_insts                        29286                       # number of integer instructions
system.cpu.num_fp_insts                          2091                       # number of float instructions
system.cpu.num_int_register_reads               55764                       # number of times the integer registers were read
system.cpu.num_int_register_writes              23929                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3477                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1677                       # number of times the floating registers were written
system.cpu.num_cc_register_reads                20189                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                9519                       # number of times the CC registers were written
system.cpu.num_mem_refs                          5337                       # number of memory refs
system.cpu.num_load_insts                        3332                       # Number of load instructions
system.cpu.num_store_insts                       2005                       # Number of store instructions
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_busy_cycles               187726.998000                       # Number of busy cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.Branches                              3147                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   361      1.17%      1.17% # Class of executed instruction
system.cpu.op_class::IntAlu                     23699     76.68%     77.85% # Class of executed instruction
system.cpu.op_class::IntMult                       14      0.05%     77.89% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.07%     77.96% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1474      4.77%     82.73% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     82.73% # Class of executed instruction
system.cpu.op_class::MemRead                     3332     10.78%     93.51% # Class of executed instruction
system.cpu.op_class::MemWrite                    2005      6.49%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      30906                       # Class of executed instruction
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           158.678582                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5083                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               265                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.181132                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   158.678582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.077480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.077480                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.129395                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             10961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            10961                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         3224                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            3224                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         1859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1859                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          5083                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             5083                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         5083                       # number of overall hits
system.cpu.dcache.overall_hits::total            5083                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           118                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          147                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            265                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          265                       # number of overall misses
system.cpu.dcache.overall_misses::total           265                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10168000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10168000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     11906000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     11906000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     22074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     22074000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     22074000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     22074000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         3342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         3342                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         2006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2006                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         5348                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         5348                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         5348                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         5348                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.035308                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035308                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073280                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073280                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.049551                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049551                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.049551                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049551                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 86169.491525                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86169.491525                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80993.197279                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80993.197279                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 83298.113208                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83298.113208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 83298.113208                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83298.113208                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          147                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          265                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          265                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          265                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          265                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      9949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9949000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11622500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11622500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21571500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21571500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21571500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.035308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035308                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073280                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.049551                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049551                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.049551                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049551                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84313.559322                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84313.559322                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79064.625850                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79064.625850                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81401.886792                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81401.886792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81401.886792                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81401.886792                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                13                       # number of replacements
system.cpu.icache.tags.tagsinuse           283.446180                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               601                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.108153                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   283.446180                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.138401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.138401                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          588                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.287109                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             39195                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            39195                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        18696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           18696                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         18696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            18696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        18696                       # number of overall hits
system.cpu.icache.overall_hits::total           18696                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          601                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           601                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          601                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            601                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          601                       # number of overall misses
system.cpu.icache.overall_misses::total           601                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     47832750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47832750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     47832750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47832750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     47832750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47832750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        19297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        19297                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        19297                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        19297                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        19297                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        19297                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.031145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031145                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.031145                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031145                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.031145                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031145                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79588.602329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79588.602329                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 79588.602329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79588.602329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 79588.602329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79588.602329                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          601                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          601                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          601                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          601                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          601                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     46663750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46663750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     46663750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46663750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     46663750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46663750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.031145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.031145                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031145                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.031145                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031145                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77643.510815                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77643.510815                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77643.510815                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77643.510815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77643.510815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77643.510815                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                        16                       # number of replacements
system.l2.tags.tagsinuse                   354.683512                       # Cycle average of tags in use
system.l2.tags.total_refs                           1                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       718                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.001393                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        286.959788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         67.723724                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.017515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.004134                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.021648                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           702                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          616                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.042847                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1731                       # Number of tag accesses
system.l2.tags.data_accesses                     1731                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       1                       # number of ReadReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                600                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                118                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   718                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              147                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 147                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 600                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 265                       # number of demand (read+write) misses
system.l2.demand_misses::total                    865                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                600                       # number of overall misses
system.l2.overall_misses::cpu.data                265                       # number of overall misses
system.l2.overall_misses::total                   865                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     46052250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      9831000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55883250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     11475500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      11475500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      46052250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      21306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         67358750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     46052250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     21306500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        67358750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              601                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 719                       # number of ReadReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               147                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               601                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               265                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  866                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              601                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              265                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 866                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.998336                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.998609                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998336                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998845                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998336                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998845                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 76753.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 83313.559322                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77831.824513                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 78064.625850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78064.625850                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76753.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 80401.886792                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77871.387283                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76753.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 80401.886792                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77871.387283                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           600                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           118                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              718                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          147                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            147                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               865                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              865                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     38514250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      8342000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     46856250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      9627500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9627500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     38514250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     17969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     56483750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     38514250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     17969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     56483750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.998336                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.998609                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998845                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998845                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64190.416667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 70694.915254                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65259.401114                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 65493.197279                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65493.197279                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64190.416667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 67809.433962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65299.132948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64190.416667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 67809.433962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65299.132948                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 718                       # Transaction distribution
system.membus.trans_dist::ReadResp                718                       # Transaction distribution
system.membus.trans_dist::ReadExReq               147                       # Transaction distribution
system.membus.trans_dist::ReadExResp              147                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        55360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        55360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   55360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               865                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     865    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 865                       # Request fanout histogram
system.membus.reqLayer2.occupancy              867000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4633750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                719                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              147                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          530                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        16960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  55424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples              866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    866    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                866                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             433000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1035250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            450000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
