#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5615ad9a8780 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5615ad944d70 .scope module, "matrix_compiler_tb" "matrix_compiler_tb" 3 4;
 .timescale -9 -12;
v0x5615ad9cd010_0 .net "byte_out", 7 0, v0x5615ad9cbca0_0;  1 drivers
v0x5615ad9cd120_0 .var "clk", 0 0;
v0x5615ad9cd1c0_0 .var "col_addr", 4 0;
v0x5615ad9cd2c0_0 .net "compile_done", 0 0, v0x5615ad9cbe40_0;  1 drivers
v0x5615ad9cd390_0 .var "data_request", 0 0;
v0x5615ad9cd430_0 .var "matrix_element", 7 0;
v0x5615ad9cd500_0 .var "row_addr", 4 0;
v0x5615ad9cd5d0_0 .var "rst", 0 0;
v0x5615ad9cd6a0_0 .var "valid_data_in", 0 0;
v0x5615ad9cd770_0 .net "valid_data_out", 0 0, v0x5615ad9ccc80_0;  1 drivers
S_0x5615ad944f00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 57, 3 57 0, S_0x5615ad944d70;
 .timescale -9 -12;
v0x5615ad985c30_0 .var/2s "i", 31 0;
S_0x5615ad999e90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 59, 3 59 0, S_0x5615ad944f00;
 .timescale -9 -12;
v0x5615ad98ac70_0 .var/2s "j", 31 0;
S_0x5615ad9c9b90 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 80, 3 80 0, S_0x5615ad944d70;
 .timescale -9 -12;
v0x5615ad97b030_0 .var/2s "i", 31 0;
S_0x5615ad9c9dd0 .scope module, "uut" "matrix_compiler" 3 20, 4 4 0, S_0x5615ad944d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "inter_refclk";
    .port_info 1 /INPUT 1 "eth_refclk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "valid_data_in";
    .port_info 4 /INPUT 5 "row_addr";
    .port_info 5 /INPUT 5 "col_addr";
    .port_info 6 /INPUT 8 "matrix_element";
    .port_info 7 /INPUT 1 "data_request";
    .port_info 8 /OUTPUT 1 "compile_done";
    .port_info 9 /OUTPUT 8 "byte_out";
    .port_info 10 /OUTPUT 1 "valid_data_out";
P_0x5615ad945c70 .param/l "MAX_ELEMENT_SIZE" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x5615ad945cb0 .param/l "MAX_SIZE_A" 0 4 5, +C4<00000000000000000000000000100000>;
P_0x5615ad945cf0 .param/l "MAX_SIZE_B" 0 4 6, +C4<00000000000000000000000000100000>;
v0x5615ad9cb920_0 .var "addra", 9 0;
v0x5615ad9cba30_0 .var "addrb", 9 0;
v0x5615ad9cbb00_0 .var "bram_rst", 0 0;
v0x5615ad9cbc00_0 .var "bram_tracker", 1023 0;
v0x5615ad9cbca0_0 .var "byte_out", 7 0;
v0x5615ad9cbd60_0 .net "col_addr", 4 0, v0x5615ad9cd1c0_0;  1 drivers
v0x5615ad9cbe40_0 .var "compile_done", 0 0;
v0x5615ad9cbf00_0 .net "data_request", 0 0, v0x5615ad9cd390_0;  1 drivers
v0x5615ad9cbfc0_0 .var "delay", 2 0;
v0x5615ad9cc0a0_0 .var "dina", 7 0;
v0x5615ad9cc160_0 .net "doutb", 7 0, L_0x5615ad97aed0;  1 drivers
v0x5615ad9cc230_0 .var "downtime", 0 0;
v0x5615ad9cc2d0_0 .var "element_counter", 1 0;
v0x5615ad9cc3b0_0 .var "enb", 0 0;
v0x5615ad9cc480_0 .net "eth_refclk", 0 0, v0x5615ad9cd120_0;  1 drivers
v0x5615ad9cc520_0 .net "inter_refclk", 0 0, v0x5615ad9cd120_0;  alias, 1 drivers
v0x5615ad9cc5c0_0 .var "loading", 0 0;
v0x5615ad9cc660_0 .net "matrix_element", 7 0, v0x5615ad9cd430_0;  1 drivers
v0x5615ad9cc740_0 .var "old", 0 0;
v0x5615ad9cc800_0 .var "output_counter", 1 0;
v0x5615ad9cc8e0_0 .var "regceb", 0 0;
v0x5615ad9cc980_0 .net "row_addr", 4 0, v0x5615ad9cd500_0;  1 drivers
v0x5615ad9cca40_0 .net "rst", 0 0, v0x5615ad9cd5d0_0;  1 drivers
v0x5615ad9ccb00_0 .var "transmit", 0 0;
v0x5615ad9ccbc0_0 .net "valid_data_in", 0 0, v0x5615ad9cd6a0_0;  1 drivers
v0x5615ad9ccc80_0 .var "valid_data_out", 0 0;
v0x5615ad9ccd40_0 .var "waiting", 0 0;
v0x5615ad9cce00_0 .var "wea", 0 0;
E_0x5615ad98a700 .event edge, v0x5615ad9cb2c0_0, v0x5615ad9cca40_0, v0x5615ad9cc740_0;
S_0x5615ad9ca0c0 .scope module, "matrix_output" "xilinx_simple_dual_port_2_clock_ram" 4 164, 5 7 0, S_0x5615ad9c9dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 8 "dina";
    .port_info 3 /INPUT 1 "clka";
    .port_info 4 /INPUT 1 "clkb";
    .port_info 5 /INPUT 1 "wea";
    .port_info 6 /INPUT 1 "enb";
    .port_info 7 /INPUT 1 "rstb";
    .port_info 8 /INPUT 1 "regceb";
    .port_info 9 /OUTPUT 8 "doutb";
P_0x5615ad96aaa0 .param/str "INIT_FILE" 0 5 11, "\000";
P_0x5615ad96aae0 .param/l "RAM_DEPTH" 0 5 9, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_0x5615ad96ab20 .param/str "RAM_PERFORMANCE" 0 5 10, "HIGH_PERFORMANCE";
P_0x5615ad96ab60 .param/l "RAM_WIDTH" 0 5 8, +C4<00000000000000000000000000001000>;
v0x5615ad9cada0 .array "BRAM", 0 1023, 7 0;
v0x5615ad9cae80_0 .net "addra", 9 0, v0x5615ad9cb920_0;  1 drivers
v0x5615ad9caf60_0 .net "addrb", 9 0, v0x5615ad9cba30_0;  1 drivers
v0x5615ad9cb050_0 .net "clka", 0 0, v0x5615ad9cd120_0;  alias, 1 drivers
v0x5615ad9cb110_0 .net "clkb", 0 0, v0x5615ad9cd120_0;  alias, 1 drivers
v0x5615ad9cb200_0 .net "dina", 7 0, v0x5615ad9cc0a0_0;  1 drivers
v0x5615ad9cb2c0_0 .net "doutb", 7 0, L_0x5615ad97aed0;  alias, 1 drivers
v0x5615ad9cb3a0_0 .net "enb", 0 0, v0x5615ad9cc3b0_0;  1 drivers
v0x5615ad9cb460_0 .var "ram_data", 7 0;
v0x5615ad9cb540_0 .net "regceb", 0 0, v0x5615ad9cc8e0_0;  1 drivers
v0x5615ad9cb600_0 .net "rstb", 0 0, v0x5615ad9cbb00_0;  1 drivers
v0x5615ad9cb6c0_0 .net "wea", 0 0, v0x5615ad9cce00_0;  1 drivers
S_0x5615ad9ca590 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_0x5615ad9ca0c0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_0x5615ad9ca590
v0x5615ad976400_0 .var/i "depth", 31 0;
TD_matrix_compiler_tb.uut.matrix_output.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v0x5615ad976400_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5615ad976400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5615ad976400_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x5615ad9ca830 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 5 30, 5 30 0, S_0x5615ad9ca0c0;
 .timescale -9 -12;
v0x5615ad9768b0_0 .var/i "ram_index", 31 0;
S_0x5615ad9caa70 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_0x5615ad9ca0c0;
 .timescale -9 -12;
L_0x5615ad97aed0 .functor BUFZ 8, v0x5615ad9caca0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5615ad9caca0_0 .var "doutb_reg", 7 0;
E_0x5615ad9865f0 .event posedge, v0x5615ad9cb050_0;
    .scope S_0x5615ad9ca830;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5615ad9768b0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x5615ad9768b0_0;
    %pad/s 64;
    %cmpi/s 1024, 0, 64;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5615ad9768b0_0;
    %store/vec4a v0x5615ad9cada0, 4, 0;
    %load/vec4 v0x5615ad9768b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5615ad9768b0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x5615ad9caa70;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5615ad9caca0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_0x5615ad9caa70;
T_3 ;
    %wait E_0x5615ad9865f0;
    %load/vec4 v0x5615ad9cb600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5615ad9caca0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5615ad9cb540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5615ad9cb460_0;
    %assign/vec4 v0x5615ad9caca0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5615ad9ca0c0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5615ad9cb460_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_0x5615ad9ca0c0;
T_5 ;
    %wait E_0x5615ad9865f0;
    %load/vec4 v0x5615ad9cb6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5615ad9cb200_0;
    %load/vec4 v0x5615ad9cae80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5615ad9cada0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5615ad9ca0c0;
T_6 ;
    %wait E_0x5615ad9865f0;
    %load/vec4 v0x5615ad9cb3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5615ad9caf60_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5615ad9cada0, 4;
    %assign/vec4 v0x5615ad9cb460_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5615ad9c9dd0;
T_7 ;
Ewait_0 .event/or E_0x5615ad98a700, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5615ad9cc160_0;
    %store/vec4 v0x5615ad9cbca0_0, 0, 8;
    %load/vec4 v0x5615ad9cca40_0;
    %load/vec4 v0x5615ad9cc740_0;
    %or;
    %store/vec4 v0x5615ad9cbb00_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5615ad9c9dd0;
T_8 ;
    %wait E_0x5615ad9865f0;
    %load/vec4 v0x5615ad9cca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cc230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cce00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc8e0_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x5615ad9cbc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cbe40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5615ad9cc230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5615ad9ccbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cc5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cce00_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5615ad9cc980_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x5615ad9cbd60_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5615ad9cbc00_0, 4, 5;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cce00_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5615ad9cc5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5615ad9ccbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cce00_0, 0;
    %load/vec4 v0x5615ad9cc660_0;
    %assign/vec4 v0x5615ad9cc0a0_0, 0;
    %load/vec4 v0x5615ad9cc980_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x5615ad9cbd60_0;
    %pad/u 32;
    %add;
    %pad/u 10;
    %assign/vec4 v0x5615ad9cb920_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5615ad9cc980_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x5615ad9cbd60_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5615ad9cbc00_0, 4, 5;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cce00_0, 0;
T_8.9 ;
    %load/vec4 v0x5615ad9cbc00_0;
    %and/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9ccd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cbe40_0, 0;
T_8.10 ;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5615ad9ccd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cce00_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x5615ad9cbc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cbe40_0, 0;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x5615ad9ccb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cce00_0, 0;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x5615ad9cbc00_0, 0;
T_8.14 ;
T_8.13 ;
T_8.7 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5615ad9c9dd0;
T_9 ;
    %wait E_0x5615ad9865f0;
    %load/vec4 v0x5615ad9cca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc8e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5615ad9cba30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5615ad9cc2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9ccc80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5615ad9cc800_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5615ad9ccd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5615ad9cba30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5615ad9cc800_0, 0;
    %load/vec4 v0x5615ad9cbf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9ccd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9ccb00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5615ad9cbfc0_0, 0;
T_9.4 ;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5615ad9ccb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x5615ad9cbfc0_0;
    %cmpi/u 5, 0, 3;
    %jmp/0xz  T_9.8, 5;
    %pushi/vec4 1, 0, 3;
    %load/vec4 v0x5615ad9cbfc0_0;
    %add;
    %assign/vec4 v0x5615ad9cbfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9ccc80_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9ccc80_0, 0;
T_9.9 ;
    %load/vec4 v0x5615ad9cc800_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.11, 8;
T_9.10 ; End of true expr.
    %load/vec4 v0x5615ad9cc800_0;
    %addi 1, 0, 2;
    %jmp/0 T_9.11, 8;
 ; End of false expr.
    %blend;
T_9.11;
    %assign/vec4 v0x5615ad9cc800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cc3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cc8e0_0, 0;
    %load/vec4 v0x5615ad9cc800_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.12, 8;
    %load/vec4 v0x5615ad9cba30_0;
    %addi 1, 0, 10;
    %jmp/1 T_9.13, 8;
T_9.12 ; End of true expr.
    %load/vec4 v0x5615ad9cba30_0;
    %jmp/0 T_9.13, 8;
 ; End of false expr.
    %blend;
T_9.13;
    %assign/vec4 v0x5615ad9cba30_0, 0;
    %load/vec4 v0x5615ad9cba30_0;
    %cmpi/e 1023, 0, 10;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cc740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cc230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9ccb00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5615ad9cbfc0_0, 0;
T_9.14 ;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5615ad9cbfc0_0;
    %cmpi/u 5, 0, 3;
    %flag_mov 8, 5;
    %jmp/0 T_9.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.17, 8;
T_9.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.17, 8;
 ; End of false expr.
    %blend;
T_9.17;
    %assign/vec4 v0x5615ad9ccc80_0, 0;
    %load/vec4 v0x5615ad9cbfc0_0;
    %cmpi/u 4, 0, 3;
    %jmp/0xz  T_9.18, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9ccc80_0, 0;
    %load/vec4 v0x5615ad9cbfc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5615ad9cbfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cc3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5615ad9cc8e0_0, 0;
    %jmp T_9.19;
T_9.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9ccc80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc8e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5615ad9cba30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5615ad9cc740_0, 0;
T_9.19 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5615ad9cc800_0, 0;
T_9.7 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5615ad944d70;
T_10 ;
    %delay 10000, 0;
    %load/vec4 v0x5615ad9cd120_0;
    %nor/r;
    %store/vec4 v0x5615ad9cd120_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5615ad944d70;
T_11 ;
    %vpi_call/w 3 43 "$dumpfile", "matrix_compiler.vcd" {0 0 0};
    %vpi_call/w 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5615ad944d70 {0 0 0};
    %vpi_call/w 3 45 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615ad9cd120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615ad9cd5d0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615ad9cd5d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615ad9cd5d0_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615ad9cd390_0, 0, 1;
    %fork t_1, S_0x5615ad944f00;
    %jmp t_0;
    .scope S_0x5615ad944f00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5615ad985c30_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5615ad985c30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %fork t_3, S_0x5615ad999e90;
    %jmp t_2;
    .scope S_0x5615ad999e90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5615ad98ac70_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5615ad98ac70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615ad9cd6a0_0, 0, 1;
    %load/vec4 v0x5615ad98ac70_0;
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.4, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_11.5, 8;
T_11.4 ; End of true expr.
    %pushi/vec4 170, 0, 8;
    %jmp/0 T_11.5, 8;
 ; End of false expr.
    %blend;
T_11.5;
    %store/vec4 v0x5615ad9cd430_0, 0, 8;
    %load/vec4 v0x5615ad985c30_0;
    %pad/s 5;
    %store/vec4 v0x5615ad9cd500_0, 0, 5;
    %load/vec4 v0x5615ad98ac70_0;
    %pad/s 5;
    %store/vec4 v0x5615ad9cd1c0_0, 0, 5;
    %delay 20000, 0;
    %load/vec4 v0x5615ad98ac70_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5615ad98ac70_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %end;
    .scope S_0x5615ad944f00;
t_2 %join;
    %load/vec4 v0x5615ad985c30_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5615ad985c30_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0x5615ad944d70;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615ad9cd6a0_0, 0, 1;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5615ad9cd390_0, 0, 1;
    %fork t_5, S_0x5615ad9c9b90;
    %jmp t_4;
    .scope S_0x5615ad9c9b90;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5615ad97b030_0, 0, 32;
T_11.6 ;
    %load/vec4 v0x5615ad97b030_0;
    %cmpi/s 4104, 0, 32;
    %jmp/0xz T_11.7, 5;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5615ad9cd390_0, 0, 1;
    %load/vec4 v0x5615ad97b030_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5615ad97b030_0, 0, 32;
    %jmp T_11.6;
T_11.7 ;
    %end;
    .scope S_0x5615ad944d70;
t_4 %join;
    %vpi_call/w 3 86 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/matrix_compiler_tb.sv";
    "src/matrix_compiler.sv";
    "src/xilinx_simple_dual_port_2_clock_ram.v";
