<?xml version='1.0' encoding='utf-8'?>
<!DOCTYPE register_page SYSTEM "registers.dtd">
<!-- Copyright (c) 2010-2018 Arm Limited or its affiliates. All rights reserved. -->
<!-- This document is Non-Confidential. This document may only be used and distributed in accordance with the terms of the agreement entered into by Arm and the party that Arm delivered this document to. -->
<?xml-stylesheet href="one_register.xsl" type="text/xsl" ?>






<register_page>
  <registers>
    <register is_register="True" is_internal="False" is_banked="False" is_optional="False" is_stub_entry="False">
      <reg_short_name>CNTSCR</reg_short_name>
      <reg_long_name>Counter Scale Register</reg_long_name>
        <reg_condition otherwise="RES0">when ARMv8.4-CNTSC is implemented</reg_condition>
      
  <reg_address
      external_access="False"
    mem_map_access="True"
      power_domain="Any"
  >
    <reg_component>Timer</reg_component>
    <reg_frame>CNTControlBase</reg_frame>
    <reg_offset><hexnumber>0x10</hexnumber></reg_offset>
    <reg_instance>CNTSCR</reg_instance>
    <reg_access>
        
        <reg_access_state>
            <reg_access_type>RW</reg_access_type>
        </reg_access_state>
    </reg_access>
</reg_address>

          <reg_reset_value>

      </reg_reset_value>
      <reg_mappings>
      </reg_mappings>
      <reg_purpose>
        
    
      <purpose_text>
        <para>Enables the counter, controls the counter frequency setting, and controls counter behavior during debug.</para>
      </purpose_text>

      </reg_purpose>
      <reg_groups>
          <reg_group>Generic Timer registers</reg_group>
      </reg_groups>
      <reg_configuration>
        
    
      <configuration_text>
        <para>For more information see <xref browsertext="'Power and reset domains for the system level implementation of the Generic Timer' in the Arm&#174; Architecture Reference Manual, Armv8, for Armv8-A architecture profile" filename="I_system_level_implementation_of_the_generic__.fm" linkend="CEGHAIAF"/>.</para>
      </configuration_text>

      </reg_configuration>
      <reg_attributes>
          <attributes_text>
            <para>CNTSCR is a 32-bit register.</para>
          </attributes_text>
      </reg_attributes>
      <reg_fieldsets>
        





  <fields length="32">
    <text_before_fields>
      
  

    </text_before_fields>
    
        <field
           id="ScaleVal_31_0"
           is_variable_length="False"
           has_partial_fieldset="False"
           is_linked_to_partial_fieldset="False"
           is_access_restriction_possible="False"
           is_constant_value="False"
           is_partial_field="False"
        >
          <field_name>ScaleVal</field_name>
          <field_msb>31</field_msb>
          <field_lsb>0</field_lsb>
          <field_description order="before">
          
  <para>Scale Value</para>

          </field_description>
            <field_values>
            </field_values>
          <field_description order="after">
            
  <para>When counter scaling is enabled, ScaleVal is the amount added to the counter value for every counter tick.</para>
<para>Counter tick is defined as one period of the current operating frequency of the Generic counter.</para>
<para>ScaleVal is expressed as an unsigned fixed point number with an 8-bit integer value and a 24-bit fractional value.</para>
<para>CNTSCR.ScaleVal can only be changed when <register_link state="ext" id="ext-cntcr.xml">CNTCR</register_link>.EN == 0. If the value of this field is changed when <register_link state="ext" id="ext-cntcr.xml">CNTCR</register_link>.EN == 1:</para>
<list type="unordered">
<listitem><content>The counter value becomes <arm-defined-word>UNKNOWN</arm-defined-word>.</content>
</listitem><listitem><content>The counter value remains <arm-defined-word>UNKNOWN</arm-defined-word> on future ticks of the clock.</content>
</listitem></list>

          </field_description>
          <field_resets>
  
  
    
    
        <field_reset>
          
      <field_reset_standard_text>AU</field_reset_standard_text>
  
        </field_reset>
  
</field_resets>
      </field>
    <text_after_fields>
    
  

    </text_after_fields>
  </fields>
  <reg_fieldset length="32">
      
        <fieldat id="ScaleVal_31_0" msb="31" lsb="0"/>
    </reg_fieldset>

      </reg_fieldsets>
      


<access_mechanisms>
  
    
      <access_permission_text>
        <para>In a system that supports Secure and Non-secure memory maps the CNTControlBase frame, that includes this register, is implemented only in the Secure memory map.</para>
      </access_permission_text>


</access_mechanisms>

      <arch_variants>
      </arch_variants>
  </register>
</registers>

    <timestamp>13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</timestamp>
</register_page>