16:26:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
16:26:33 INFO  : Registering command handlers for Vitis TCF services
16:26:33 INFO  : XSCT server has started successfully.
16:26:33 INFO  : Successfully done setting XSCT server connection channel  
16:26:33 INFO  : plnx-install-location is set to ''
16:26:33 INFO  : Successfully done query RDI_DATADIR 
16:26:33 INFO  : Successfully done setting workspace for the tool. 
16:27:58 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
16:27:59 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
16:28:00 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
16:33:05 INFO  : (SwPlaform) Successfully done setParamInSpec 
16:33:12 INFO  : (SwPlaform) Successfully done setParamInSpec 
16:33:14 INFO  : (SwPlatform) Successfully done update_mss 
16:33:15 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
16:34:18 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
16:34:18 INFO  : Updating application flags with new BSP settings...
16:34:19 INFO  : Successfully updated application flags for project hello_world_application.
17:01:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:01:22 INFO  : XSCT server has started successfully.
17:01:22 INFO  : Registering command handlers for Vitis TCF services
17:01:28 INFO  : Successfully done setting XSCT server connection channel  
17:01:28 INFO  : plnx-install-location is set to ''
17:01:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/hw/design_1_wrapper.xsa is already opened

17:01:32 INFO  : Successfully done setting workspace for the tool. 
17:01:32 INFO  : Successfully done query RDI_DATADIR 
17:01:33 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
17:01:33 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
17:01:34 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:03:56 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:03:56 INFO  : No changes in MSS file content so sources will not be generated.
17:04:34 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:04:34 INFO  : No changes in MSS file content so sources will not be generated.
17:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:05:10 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:06:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:07:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:10:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:47 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
17:17:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:17:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:32:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:32:21 INFO  : XSCT server has started successfully.
17:32:21 INFO  : plnx-install-location is set to ''
17:32:21 INFO  : Successfully done setting XSCT server connection channel  
17:32:21 INFO  : Successfully done setting workspace for the tool. 
17:32:22 INFO  : Registering command handlers for Vitis TCF services
17:32:22 INFO  : Successfully done query RDI_DATADIR 
17:33:29 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss"
17:33:29 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:35:23 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:35:25 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:35:26 INFO  : (SwPlatform) Successfully done update_mss 
17:35:26 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:24 INFO  : 'jtag frequency' command is executed.
17:37:24 INFO  : Context for 'APU' is selected.
17:37:24 INFO  : System reset is completed.
17:37:27 INFO  : 'after 3000' command is executed.
17:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:37:29 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:37:30 INFO  : Context for 'APU' is selected.
17:37:30 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:37:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:37:30 INFO  : Context for 'APU' is selected.
17:37:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:37:30 INFO  : 'ps7_init' command is executed.
17:37:30 INFO  : 'ps7_post_config' command is executed.
17:37:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:37:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:37:30 INFO  : Memory regions updated for context APU
17:37:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:37:55 INFO  : Disconnected from the channel tcfchan#2.
17:37:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:37:57 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/export/hello_world/sw/hello_world/boot/fsbl.elf'
17:37:57 WARN  : Part name present in the hardware specification 'xczu3eg-sbva484-1-e' doesn't match the one present on the target 'xc7z020'.
17:37:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:37:59 INFO  : 'jtag frequency' command is executed.
17:37:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:37:59 INFO  : Context for 'APU' is selected.
17:37:59 INFO  : System reset is completed.
17:38:02 INFO  : 'after 3000' command is executed.
17:38:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:38:02 ERROR : bitstream is not compatible with the target
17:38:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: bitstream is not compatible with the target
17:38:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:38:02 ERROR : bitstream is not compatible with the target
17:38:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:07 INFO  : Processor 'psu_cortexa53_0' will be used for running fsbl 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/export/hello_world/sw/hello_world/boot/fsbl.elf'
17:38:08 WARN  : Part name present in the hardware specification 'xczu3eg-sbva484-1-e' doesn't match the one present on the target 'xc7z020'.
17:38:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:38:19 INFO  : 'jtag frequency' command is executed.
17:38:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:38:19 INFO  : Context for 'APU' is selected.
17:38:19 INFO  : System reset is completed.
17:38:22 INFO  : 'after 3000' command is executed.
17:38:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:38:22 ERROR : bitstream is not compatible with the target
17:38:22 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: bitstream is not compatible with the target
17:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2019.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

17:38:22 ERROR : bitstream is not compatible with the target
17:38:47 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:38:47 INFO  : Updating application flags with new BSP settings...
17:38:48 INFO  : Successfully updated application flags for project Hello_Zynq_application.
17:39:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:01 INFO  : 'jtag frequency' command is executed.
17:39:01 INFO  : Context for 'APU' is selected.
17:39:01 INFO  : System reset is completed.
17:39:04 INFO  : 'after 3000' command is executed.
17:39:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:39:06 INFO  : Context for 'APU' is selected.
17:39:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:39:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:06 INFO  : Context for 'APU' is selected.
17:39:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:39:07 INFO  : 'ps7_init' command is executed.
17:39:07 INFO  : 'ps7_post_config' command is executed.
17:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:39:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:39:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:39:07 INFO  : Memory regions updated for context APU
17:39:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:39:07 INFO  : 'con' command is executed.
17:39:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:39:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:39:50 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:39:50 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:39:50 INFO  : No changes in MSS file content so sources will not be generated.
17:39:53 INFO  : Disconnected from the channel tcfchan#3.
17:39:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:39:54 INFO  : 'jtag frequency' command is executed.
17:39:54 INFO  : Context for 'APU' is selected.
17:39:54 INFO  : System reset is completed.
17:39:57 INFO  : 'after 3000' command is executed.
17:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:39:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:39:59 INFO  : Context for 'APU' is selected.
17:39:59 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:39:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:39:59 INFO  : Context for 'APU' is selected.
17:39:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:40:00 INFO  : 'ps7_init' command is executed.
17:40:00 INFO  : 'ps7_post_config' command is executed.
17:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:40:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:00 INFO  : Memory regions updated for context APU
17:40:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:40:00 INFO  : 'con' command is executed.
17:40:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:40:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:41:13 INFO  : Disconnected from the channel tcfchan#5.
17:41:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:13 INFO  : 'jtag frequency' command is executed.
17:41:13 INFO  : Context for 'APU' is selected.
17:41:13 INFO  : System reset is completed.
17:41:16 INFO  : 'after 3000' command is executed.
17:41:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:41:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:41:19 INFO  : Context for 'APU' is selected.
17:41:19 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:41:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:19 INFO  : Context for 'APU' is selected.
17:41:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:41:19 INFO  : 'ps7_init' command is executed.
17:41:19 INFO  : 'ps7_post_config' command is executed.
17:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:19 INFO  : Memory regions updated for context APU
17:41:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:19 INFO  : 'con' command is executed.
17:41:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:42:11 INFO  : Disconnected from the channel tcfchan#6.
17:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:11 INFO  : 'jtag frequency' command is executed.
17:42:11 INFO  : Context for 'APU' is selected.
17:42:11 INFO  : System reset is completed.
17:42:14 INFO  : 'after 3000' command is executed.
17:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:42:17 INFO  : Context for 'APU' is selected.
17:42:17 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:42:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:17 INFO  : Context for 'APU' is selected.
17:42:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:42:17 INFO  : 'ps7_init' command is executed.
17:42:17 INFO  : 'ps7_post_config' command is executed.
17:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:17 INFO  : Memory regions updated for context APU
17:42:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:17 INFO  : 'con' command is executed.
17:42:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:42:32 INFO  : Disconnected from the channel tcfchan#7.
17:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:32 INFO  : 'jtag frequency' command is executed.
17:42:32 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : System reset is completed.
17:42:35 INFO  : 'after 3000' command is executed.
17:42:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:42:37 INFO  : Context for 'APU' is selected.
17:42:37 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:42:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:38 INFO  : Context for 'APU' is selected.
17:42:38 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:42:38 INFO  : 'ps7_init' command is executed.
17:42:38 INFO  : 'ps7_post_config' command is executed.
17:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:38 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:38 INFO  : Memory regions updated for context APU
17:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:38 INFO  : 'con' command is executed.
17:42:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:43:37 INFO  : Disconnected from the channel tcfchan#8.
17:44:37 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:37 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:51 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:44:52 INFO  : (SwPlatform) Successfully done update_mss 
17:44:52 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:45:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:45:41 INFO  : 'jtag frequency' command is executed.
17:45:41 INFO  : Context for 'APU' is selected.
17:45:41 INFO  : System reset is completed.
17:45:44 INFO  : 'after 3000' command is executed.
17:45:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:45:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:45:47 INFO  : Context for 'APU' is selected.
17:45:47 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:45:47 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:47 INFO  : Context for 'APU' is selected.
17:45:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:45:47 INFO  : 'ps7_init' command is executed.
17:45:47 INFO  : 'ps7_post_config' command is executed.
17:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:47 INFO  : Memory regions updated for context APU
17:45:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:47 INFO  : 'con' command is executed.
17:45:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:45:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:46:09 INFO  : Disconnected from the channel tcfchan#10.
17:46:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:46:09 INFO  : 'jtag frequency' command is executed.
17:46:09 INFO  : Context for 'APU' is selected.
17:46:09 INFO  : System reset is completed.
17:46:13 INFO  : 'after 3000' command is executed.
17:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:46:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:46:15 INFO  : Context for 'APU' is selected.
17:46:15 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:46:15 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:15 INFO  : Context for 'APU' is selected.
17:46:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:46:15 INFO  : 'ps7_init' command is executed.
17:46:15 INFO  : 'ps7_post_config' command is executed.
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:46:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:15 INFO  : Memory regions updated for context APU
17:46:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:46:15 INFO  : 'con' command is executed.
17:46:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:46:15 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:47:50 INFO  : Disconnected from the channel tcfchan#11.
17:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:51 INFO  : 'jtag frequency' command is executed.
17:47:51 INFO  : Context for 'APU' is selected.
17:47:51 INFO  : System reset is completed.
17:47:54 INFO  : 'after 3000' command is executed.
17:47:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:47:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:47:56 INFO  : Context for 'APU' is selected.
17:47:56 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:47:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:56 INFO  : Context for 'APU' is selected.
17:47:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:47:57 INFO  : 'ps7_init' command is executed.
17:47:57 INFO  : 'ps7_post_config' command is executed.
17:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:57 INFO  : Memory regions updated for context APU
17:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:57 INFO  : 'con' command is executed.
17:47:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:52:20 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:52:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:52:32 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:52:32 INFO  : (SwPlatform) Successfully done update_mss 
17:52:32 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:53:06 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:53:06 INFO  : No changes in MSS file content so sources will not be generated.
17:54:19 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:54:36 INFO  : Disconnected from the channel tcfchan#12.
17:54:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:37 INFO  : 'jtag frequency' command is executed.
17:54:37 INFO  : Context for 'APU' is selected.
17:54:37 INFO  : System reset is completed.
17:54:40 INFO  : 'after 3000' command is executed.
17:54:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:54:42 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:54:42 INFO  : Context for 'APU' is selected.
17:54:42 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:42 INFO  : Context for 'APU' is selected.
17:54:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:54:42 INFO  : 'ps7_init' command is executed.
17:54:43 INFO  : 'ps7_post_config' command is executed.
17:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:43 INFO  : Memory regions updated for context APU
17:54:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:43 INFO  : 'con' command is executed.
17:54:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:43 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:55:20 INFO  : Disconnected from the channel tcfchan#15.
17:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:55:20 INFO  : 'jtag frequency' command is executed.
17:55:20 INFO  : Context for 'APU' is selected.
17:55:20 INFO  : System reset is completed.
17:55:23 INFO  : 'after 3000' command is executed.
17:55:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:55:26 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:55:26 INFO  : Context for 'APU' is selected.
17:55:26 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:55:26 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:26 INFO  : Context for 'APU' is selected.
17:55:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:55:26 INFO  : 'ps7_init' command is executed.
17:55:26 INFO  : 'ps7_post_config' command is executed.
17:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:26 INFO  : Memory regions updated for context APU
17:55:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:26 INFO  : 'con' command is executed.
17:55:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:56:33 INFO  : Disconnected from the channel tcfchan#16.
17:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:33 INFO  : 'jtag frequency' command is executed.
17:56:33 INFO  : Context for 'APU' is selected.
17:56:33 INFO  : System reset is completed.
17:56:36 INFO  : 'after 3000' command is executed.
17:56:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:39 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:56:39 INFO  : Context for 'APU' is selected.
17:56:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:39 INFO  : Context for 'APU' is selected.
17:56:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:56:39 INFO  : 'ps7_init' command is executed.
17:56:39 INFO  : 'ps7_post_config' command is executed.
17:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:39 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:39 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:39 INFO  : Memory regions updated for context APU
17:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:39 INFO  : 'con' command is executed.
17:56:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:39 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:57:05 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
17:57:05 INFO  : No changes in MSS file content so sources will not be generated.
17:57:13 INFO  : Disconnected from the channel tcfchan#17.
17:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:13 INFO  : 'jtag frequency' command is executed.
17:57:13 INFO  : Context for 'APU' is selected.
17:57:13 INFO  : System reset is completed.
17:57:16 INFO  : 'after 3000' command is executed.
17:57:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:18 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
17:57:18 INFO  : Context for 'APU' is selected.
17:57:18 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
17:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:18 INFO  : Context for 'APU' is selected.
17:57:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
17:57:19 INFO  : 'ps7_init' command is executed.
17:57:19 INFO  : 'ps7_post_config' command is executed.
17:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:19 INFO  : Memory regions updated for context APU
17:57:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:19 INFO  : 'con' command is executed.
17:57:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
17:58:29 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:58:52 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:58:58 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
17:59:17 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
17:59:23 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
18:00:16 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:00:22 INFO  : Checking for BSP changes to sync application flags for project 'hello_world_application'...
18:00:35 INFO  : Disconnected from the channel tcfchan#18.
18:01:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:01:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:01:05 INFO  : 'jtag frequency' command is executed.
18:01:05 INFO  : Context for 'APU' is selected.
18:01:05 INFO  : System reset is completed.
18:01:08 INFO  : 'after 3000' command is executed.
18:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:01:10 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
18:01:10 INFO  : Context for 'APU' is selected.
18:01:10 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
18:01:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:01:10 INFO  : Context for 'APU' is selected.
18:01:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
18:01:11 INFO  : 'ps7_init' command is executed.
18:01:11 INFO  : 'ps7_post_config' command is executed.
18:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:01:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:01:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:01:11 INFO  : Memory regions updated for context APU
18:01:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:01:11 INFO  : 'con' command is executed.
18:01:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:01:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
18:01:39 INFO  : Disconnected from the channel tcfchan#28.
18:02:33 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:02:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:42 INFO  : 'jtag frequency' command is executed.
18:02:42 INFO  : Context for 'APU' is selected.
18:02:42 INFO  : System reset is completed.
18:02:45 INFO  : 'after 3000' command is executed.
18:02:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:02:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
18:02:48 INFO  : Context for 'APU' is selected.
18:02:48 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
18:02:48 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:48 INFO  : Context for 'APU' is selected.
18:02:48 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
18:02:48 INFO  : 'ps7_init' command is executed.
18:02:48 INFO  : 'ps7_post_config' command is executed.
18:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:48 INFO  : Memory regions updated for context APU
18:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:49 INFO  : 'con' command is executed.
18:02:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:02:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
18:18:42 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/hello_world/export/hello_world' from custom platform repositories.
18:20:57 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
18:20:58 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:21:06 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:21:09 INFO  : (SwPlaform) Successfully done setParamInSpec 
18:21:09 INFO  : (SwPlatform) Successfully done update_mss 
18:21:09 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:33:32 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:34:10 INFO  : Disconnected from the channel tcfchan#29.
18:34:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:12 INFO  : 'jtag frequency' command is executed.
18:34:12 INFO  : Context for 'APU' is selected.
18:34:12 INFO  : System reset is completed.
18:34:15 INFO  : 'after 3000' command is executed.
18:34:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:34:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:34:17 INFO  : Context for 'APU' is selected.
18:34:17 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:17 INFO  : Context for 'APU' is selected.
18:34:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:34:18 INFO  : 'ps7_init' command is executed.
18:34:18 INFO  : 'ps7_post_config' command is executed.
18:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:18 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:18 INFO  : Memory regions updated for context APU
18:34:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:18 INFO  : 'con' command is executed.
18:34:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:35:21 INFO  : Disconnected from the channel tcfchan#31.
18:35:24 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:35:30 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:35:39 INFO  : 'jtag frequency' command is executed.
18:35:39 INFO  : Context for 'APU' is selected.
18:35:39 INFO  : System reset is completed.
18:35:42 INFO  : 'after 3000' command is executed.
18:35:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:35:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:35:45 INFO  : Context for 'APU' is selected.
18:35:45 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:35:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:35:45 INFO  : Context for 'APU' is selected.
18:35:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:35:45 INFO  : 'ps7_init' command is executed.
18:35:45 INFO  : 'ps7_post_config' command is executed.
18:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:45 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
18:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:35:45 INFO  : Memory regions updated for context APU
18:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:35:45 INFO  : 'con' command is executed.
18:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:35:45 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:36:29 INFO  : Disconnected from the channel tcfchan#34.
18:40:38 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:40:43 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:41:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:41:05 INFO  : 'jtag frequency' command is executed.
18:41:05 INFO  : Context for 'APU' is selected.
18:41:05 INFO  : System reset is completed.
18:41:08 INFO  : 'after 3000' command is executed.
18:41:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:41:10 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:41:10 INFO  : Context for 'APU' is selected.
18:41:10 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:41:10 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:10 INFO  : Context for 'APU' is selected.
18:41:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:41:11 INFO  : 'ps7_init' command is executed.
18:41:11 INFO  : 'ps7_post_config' command is executed.
18:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:11 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:11 INFO  : Memory regions updated for context APU
18:41:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:11 INFO  : 'con' command is executed.
18:41:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:41:32 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:41:35 INFO  : Disconnected from the channel tcfchan#37.
18:41:37 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:41:48 INFO  : 'jtag frequency' command is executed.
18:41:48 INFO  : Context for 'APU' is selected.
18:41:48 INFO  : System reset is completed.
18:41:51 INFO  : 'after 3000' command is executed.
18:41:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:41:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:41:53 INFO  : Context for 'APU' is selected.
18:41:53 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:41:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:53 INFO  : Context for 'APU' is selected.
18:41:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:41:53 INFO  : 'ps7_init' command is executed.
18:41:53 INFO  : 'ps7_post_config' command is executed.
18:41:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:54 INFO  : Memory regions updated for context APU
18:41:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:54 INFO  : 'con' command is executed.
18:41:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:42:14 INFO  : Disconnected from the channel tcfchan#40.
18:42:15 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
18:42:21 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
18:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:42:27 INFO  : 'jtag frequency' command is executed.
18:42:27 INFO  : Context for 'APU' is selected.
18:42:27 INFO  : System reset is completed.
18:42:30 INFO  : 'after 3000' command is executed.
18:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:42:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
18:42:33 INFO  : Context for 'APU' is selected.
18:42:33 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
18:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:33 INFO  : Context for 'APU' is selected.
18:42:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
18:42:33 INFO  : 'ps7_init' command is executed.
18:42:33 INFO  : 'ps7_post_config' command is executed.
18:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:33 INFO  : Memory regions updated for context APU
18:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:33 INFO  : 'con' command is executed.
18:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:42:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
18:46:44 INFO  : Disconnected from the channel tcfchan#43.
20:51:58 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:52:00 INFO  : XSCT server has started successfully.
20:52:00 INFO  : Successfully done setting XSCT server connection channel  
20:52:00 INFO  : plnx-install-location is set to ''
20:52:00 INFO  : Successfully done setting workspace for the tool. 
20:52:01 INFO  : Registering command handlers for Vitis TCF services
20:52:03 INFO  : Successfully done query RDI_DATADIR 
20:54:01 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:54:01 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:54:19 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:54:23 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:54:24 INFO  : (SwPlatform) Successfully done update_mss 
20:54:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:12:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:12:27 INFO  : 'jtag frequency' command is executed.
21:12:28 INFO  : Context for 'APU' is selected.
21:12:28 INFO  : System reset is completed.
21:12:31 INFO  : 'after 3000' command is executed.
21:12:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:12:34 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:12:34 INFO  : Context for 'APU' is selected.
21:12:34 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:35 INFO  : Context for 'APU' is selected.
21:12:35 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:12:35 INFO  : 'ps7_init' command is executed.
21:12:35 INFO  : 'ps7_post_config' command is executed.
21:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

21:12:35 INFO  : Memory regions updated for context APU
21:12:35 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:13:00 INFO  : Disconnected from the channel tcfchan#2.
21:13:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:13:11 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
21:13:21 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
21:13:29 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:13:35 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
21:13:50 INFO  : Generated template bif file for Convolution_Accelerator_APP_system
21:14:43 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:14:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:14:55 INFO  : 'jtag frequency' command is executed.
21:14:55 INFO  : Context for 'APU' is selected.
21:14:55 INFO  : System reset is completed.
21:14:58 INFO  : 'after 3000' command is executed.
21:14:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:15:00 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:15:00 INFO  : Context for 'APU' is selected.
21:15:00 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:15:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:00 INFO  : Context for 'APU' is selected.
21:15:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:15:00 INFO  : 'ps7_init' command is executed.
21:15:00 INFO  : 'ps7_post_config' command is executed.
21:15:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:01 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:01 INFO  : Memory regions updated for context APU
21:15:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:01 INFO  : 'con' command is executed.
21:15:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:15:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:15:11 INFO  : Disconnected from the channel tcfchan#3.
21:42:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:42:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:42:41 INFO  : 'jtag frequency' command is executed.
21:42:42 INFO  : Context for 'APU' is selected.
21:42:42 INFO  : System reset is completed.
21:42:45 INFO  : 'after 3000' command is executed.
21:42:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:42:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:42:50 INFO  : Context for 'APU' is selected.
21:42:50 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:42:50 INFO  : 'configparams force-mem-access 1' command is executed.
21:42:50 INFO  : Context for 'APU' is selected.
21:42:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:42:51 INFO  : 'ps7_init' command is executed.
21:42:51 INFO  : 'ps7_post_config' command is executed.
21:42:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:42:51 ERROR : couldn't open "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf": no such file or directory
21:42:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
----------------End of Script----------------

21:42:51 ERROR : couldn't open "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf": no such file or directory
21:42:53 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:43:35 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:44:43 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:45:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:45:03 INFO  : 'jtag frequency' command is executed.
21:45:03 INFO  : Context for 'APU' is selected.
21:45:03 INFO  : System reset is completed.
21:45:06 INFO  : 'after 3000' command is executed.
21:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:45:08 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:45:08 INFO  : Context for 'APU' is selected.
21:45:09 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:45:09 INFO  : 'configparams force-mem-access 1' command is executed.
21:45:09 INFO  : Context for 'APU' is selected.
21:45:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:45:09 INFO  : 'ps7_init' command is executed.
21:45:09 INFO  : 'ps7_post_config' command is executed.
21:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:45:09 INFO  : Memory regions updated for context APU
21:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:45:09 INFO  : 'con' command is executed.
21:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:45:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:45:54 INFO  : Disconnected from the channel tcfchan#8.
21:46:21 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:46:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:46:40 INFO  : 'jtag frequency' command is executed.
21:46:40 INFO  : Context for 'APU' is selected.
21:46:40 INFO  : System reset is completed.
21:46:43 INFO  : 'after 3000' command is executed.
21:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:46:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:46:47 INFO  : Context for 'APU' is selected.
21:46:47 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:46:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:46:47 INFO  : Context for 'APU' is selected.
21:46:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:46:47 INFO  : 'ps7_init' command is executed.
21:46:47 INFO  : 'ps7_post_config' command is executed.
21:46:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
21:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:46:48 INFO  : Memory regions updated for context APU
21:46:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:46:48 INFO  : 'con' command is executed.
21:46:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:46:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:47:37 INFO  : Disconnected from the channel tcfchan#14.
21:48:16 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:48:56 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:49:16 INFO  : 'jtag frequency' command is executed.
21:49:16 INFO  : Context for 'APU' is selected.
21:49:16 INFO  : System reset is completed.
21:49:20 INFO  : 'after 3000' command is executed.
21:49:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:49:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:49:23 INFO  : Context for 'APU' is selected.
21:49:23 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:23 INFO  : Context for 'APU' is selected.
21:49:23 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:49:23 INFO  : 'ps7_init' command is executed.
21:49:23 INFO  : 'ps7_post_config' command is executed.
21:49:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:24 INFO  : Memory regions updated for context APU
21:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:24 INFO  : 'con' command is executed.
21:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:49:40 INFO  : Disconnected from the channel tcfchan#18.
21:51:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:51:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:51:31 INFO  : 'jtag frequency' command is executed.
21:51:31 INFO  : Context for 'APU' is selected.
21:51:32 INFO  : System reset is completed.
21:51:35 INFO  : 'after 3000' command is executed.
21:51:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:51:38 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:51:38 INFO  : Context for 'APU' is selected.
21:51:38 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:51:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:38 INFO  : Context for 'APU' is selected.
21:51:38 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:51:39 INFO  : 'ps7_init' command is executed.
21:51:39 INFO  : 'ps7_post_config' command is executed.
21:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:39 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:39 INFO  : Memory regions updated for context APU
21:51:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:39 INFO  : 'con' command is executed.
21:51:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:39 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:52:05 INFO  : Disconnected from the channel tcfchan#19.
21:52:10 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:52:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:52:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:52:33 INFO  : 'jtag frequency' command is executed.
21:52:34 INFO  : Context for 'APU' is selected.
21:52:34 INFO  : System reset is completed.
21:52:37 INFO  : 'after 3000' command is executed.
21:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:52:40 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:52:40 INFO  : Context for 'APU' is selected.
21:52:40 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:52:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:52:40 INFO  : Context for 'APU' is selected.
21:52:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:52:41 INFO  : 'ps7_init' command is executed.
21:52:41 INFO  : 'ps7_post_config' command is executed.
21:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:52:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:52:41 INFO  : Memory regions updated for context APU
21:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:52:41 INFO  : 'con' command is executed.
21:52:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:52:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:53:39 INFO  : Disconnected from the channel tcfchan#21.
22:02:20 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:02:36 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:03:05 INFO  : 'jtag frequency' command is executed.
22:03:06 INFO  : Context for 'APU' is selected.
22:03:06 INFO  : System reset is completed.
22:03:09 INFO  : 'after 3000' command is executed.
22:03:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:03:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:03:12 INFO  : Context for 'APU' is selected.
22:03:12 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
22:03:12 INFO  : Context for 'APU' is selected.
22:03:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:03:13 INFO  : 'ps7_init' command is executed.
22:03:13 INFO  : 'ps7_post_config' command is executed.
22:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:03:14 INFO  : Memory regions updated for context APU
22:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:03:14 INFO  : 'con' command is executed.
22:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:03:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:04:04 INFO  : Disconnected from the channel tcfchan#24.
22:05:04 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:05:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:05:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:05:45 INFO  : 'jtag frequency' command is executed.
22:05:45 INFO  : Context for 'APU' is selected.
22:05:45 INFO  : System reset is completed.
22:05:48 INFO  : 'after 3000' command is executed.
22:05:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:05:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:05:52 INFO  : Context for 'APU' is selected.
22:05:52 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:05:52 INFO  : 'configparams force-mem-access 1' command is executed.
22:05:52 INFO  : Context for 'APU' is selected.
22:05:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:05:53 INFO  : 'ps7_init' command is executed.
22:05:53 INFO  : 'ps7_post_config' command is executed.
22:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:05:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:05:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:05:53 INFO  : Memory regions updated for context APU
22:05:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:05:53 INFO  : 'con' command is executed.
22:05:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:05:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:07:07 INFO  : Disconnected from the channel tcfchan#26.
22:07:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:11 INFO  : 'jtag frequency' command is executed.
22:07:11 INFO  : Context for 'APU' is selected.
22:07:11 INFO  : System reset is completed.
22:07:14 INFO  : 'after 3000' command is executed.
22:07:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:16 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:07:16 INFO  : Context for 'APU' is selected.
22:07:16 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:07:16 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:16 INFO  : Context for 'APU' is selected.
22:07:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:07:17 INFO  : 'ps7_init' command is executed.
22:07:17 INFO  : 'ps7_post_config' command is executed.
22:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:17 INFO  : Memory regions updated for context APU
22:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:17 INFO  : 'con' command is executed.
22:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:07:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:09:30 INFO  : Disconnected from the channel tcfchan#27.
22:09:50 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
22:09:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:10:00 INFO  : 'jtag frequency' command is executed.
22:10:00 INFO  : Context for 'APU' is selected.
22:10:00 INFO  : System reset is completed.
22:10:03 INFO  : 'after 3000' command is executed.
22:10:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
22:10:06 INFO  : Context for 'APU' is selected.
22:10:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
22:10:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:06 INFO  : Context for 'APU' is selected.
22:10:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
22:10:07 INFO  : 'ps7_init' command is executed.
22:10:07 INFO  : 'ps7_post_config' command is executed.
22:10:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:07 INFO  : Memory regions updated for context APU
22:10:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:08 INFO  : 'con' command is executed.
22:10:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:10:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
22:11:12 INFO  : Disconnected from the channel tcfchan#29.
22:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:11:16 INFO  : 'jtag frequency' command is executed.
22:11:16 INFO  : Context for 'APU' is selected.
22:11:16 INFO  : System reset is completed.
22:11:19 INFO  : 'after 3000' command is executed.
22:11:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:11:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
22:11:22 INFO  : Context for 'APU' is selected.
22:11:22 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
22:11:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:22 INFO  : Context for 'APU' is selected.
22:11:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
22:11:22 INFO  : 'ps7_init' command is executed.
22:11:22 INFO  : 'ps7_post_config' command is executed.
22:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:22 INFO  : Memory regions updated for context APU
22:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:23 INFO  : 'con' command is executed.
22:11:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:11:23 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
22:13:14 INFO  : Disconnected from the channel tcfchan#30.
22:16:41 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:17:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:13 INFO  : 'jtag frequency' command is executed.
22:17:14 INFO  : Context for 'APU' is selected.
22:17:14 INFO  : System reset is completed.
22:17:17 INFO  : 'after 3000' command is executed.
22:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:17:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
22:17:20 INFO  : Context for 'APU' is selected.
22:17:20 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
22:17:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:20 INFO  : Context for 'APU' is selected.
22:17:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
22:17:21 INFO  : 'ps7_init' command is executed.
22:17:21 INFO  : 'ps7_post_config' command is executed.
22:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:21 INFO  : Memory regions updated for context APU
22:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:22 INFO  : 'con' command is executed.
22:17:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:17:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
22:17:36 INFO  : Disconnected from the channel tcfchan#32.
22:17:43 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:17:57 INFO  : 'jtag frequency' command is executed.
22:17:57 INFO  : Context for 'APU' is selected.
22:17:58 INFO  : System reset is completed.
22:18:01 INFO  : 'after 3000' command is executed.
22:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:04 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:18:04 INFO  : Context for 'APU' is selected.
22:18:04 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:18:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:04 INFO  : Context for 'APU' is selected.
22:18:04 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:18:05 INFO  : 'ps7_init' command is executed.
22:18:05 INFO  : 'ps7_post_config' command is executed.
22:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:05 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:05 INFO  : Memory regions updated for context APU
22:18:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:06 INFO  : 'con' command is executed.
22:18:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:18:32 INFO  : Disconnected from the channel tcfchan#34.
22:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:19:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:19:56 INFO  : 'jtag frequency' command is executed.
22:19:57 INFO  : Context for 'APU' is selected.
22:19:57 INFO  : System reset is completed.
22:20:00 INFO  : 'after 3000' command is executed.
22:20:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:20:02 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:20:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:20:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:20:02 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:20:20 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:20:33 INFO  : 'jtag frequency' command is executed.
22:20:33 INFO  : Context for 'APU' is selected.
22:20:33 INFO  : System reset is completed.
22:20:36 INFO  : 'after 3000' command is executed.
22:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:20:39 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:20:39 INFO  : Context for 'APU' is selected.
22:20:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:39 INFO  : Context for 'APU' is selected.
22:20:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:20:39 INFO  : 'ps7_init' command is executed.
22:20:39 INFO  : 'ps7_post_config' command is executed.
22:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:39 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:39 INFO  : Memory regions updated for context APU
22:20:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:39 INFO  : 'con' command is executed.
22:20:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:39 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:23:03 INFO  : Disconnected from the channel tcfchan#35.
22:23:10 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:28 INFO  : 'jtag frequency' command is executed.
22:23:28 INFO  : Context for 'APU' is selected.
22:23:28 INFO  : System reset is completed.
22:23:31 INFO  : 'after 3000' command is executed.
22:23:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:34 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:23:34 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:23:34 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:34 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:23:34 INFO  : 'ps7_init' command is executed.
22:23:35 INFO  : 'ps7_post_config' command is executed.
22:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:35 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:35 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:35 INFO  : Memory regions updated for context APU
22:23:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:35 INFO  : 'con' command is executed.
22:23:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:23:35 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:23:40 INFO  : Disconnected from the channel tcfchan#38.
22:23:44 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
22:24:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:23 INFO  : 'jtag frequency' command is executed.
22:24:24 INFO  : Context for 'APU' is selected.
22:24:24 INFO  : System reset is completed.
22:24:27 INFO  : 'after 3000' command is executed.
22:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:29 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:24:29 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:24:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

22:24:29 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
22:24:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:41 INFO  : 'jtag frequency' command is executed.
22:24:41 INFO  : Context for 'APU' is selected.
22:24:41 INFO  : System reset is completed.
22:24:44 INFO  : 'after 3000' command is executed.
22:24:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:46 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
22:24:46 INFO  : Context for 'APU' is selected.
22:24:46 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
22:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:46 INFO  : Context for 'APU' is selected.
22:24:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
22:24:46 INFO  : 'ps7_init' command is executed.
22:24:46 INFO  : 'ps7_post_config' command is executed.
22:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:47 INFO  : Memory regions updated for context APU
22:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:47 INFO  : 'con' command is executed.
22:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
22:25:56 INFO  : Disconnected from the channel tcfchan#40.
19:09:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
19:09:39 INFO  : XSCT server has started successfully.
19:09:39 INFO  : plnx-install-location is set to ''
19:09:39 INFO  : Successfully done setting XSCT server connection channel  
19:09:39 INFO  : Successfully done setting workspace for the tool. 
19:09:40 INFO  : Registering command handlers for Vitis TCF services
19:09:42 INFO  : Successfully done query RDI_DATADIR 
19:16:01 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:16:02 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:16:09 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:16:09 INFO  : No changes in MSS file content so sources will not be generated.
19:20:29 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
19:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:20:42 INFO  : 'jtag frequency' command is executed.
19:20:43 INFO  : Context for 'APU' is selected.
19:20:43 INFO  : System reset is completed.
19:20:46 INFO  : 'after 3000' command is executed.
19:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:20:49 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
19:20:49 INFO  : Context for 'APU' is selected.
19:20:49 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
19:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:49 INFO  : Context for 'APU' is selected.
19:20:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
19:20:50 INFO  : 'ps7_init' command is executed.
19:20:50 INFO  : 'ps7_post_config' command is executed.
19:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:50 INFO  : Memory regions updated for context APU
19:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:20:51 INFO  : 'con' command is executed.
19:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:20:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
19:21:17 INFO  : Disconnected from the channel tcfchan#3.
19:22:21 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:22:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:22:30 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:22:34 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:22:35 INFO  : (SwPlatform) Successfully done update_mss 
19:22:35 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:23:12 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
19:23:12 INFO  : Updating application flags with new BSP settings...
19:23:12 INFO  : Successfully updated application flags for project XBar_APP.
19:23:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:23:29 INFO  : 'jtag frequency' command is executed.
19:23:30 INFO  : Context for 'APU' is selected.
19:23:30 INFO  : System reset is completed.
19:23:33 INFO  : 'after 3000' command is executed.
19:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:23:36 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
19:23:37 INFO  : Context for 'APU' is selected.
19:23:37 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
19:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:37 INFO  : Context for 'APU' is selected.
19:23:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
19:23:37 INFO  : 'ps7_init' command is executed.
19:23:37 INFO  : 'ps7_post_config' command is executed.
19:23:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:38 INFO  : Memory regions updated for context APU
19:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:38 INFO  : 'con' command is executed.
19:23:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
19:24:02 INFO  : Disconnected from the channel tcfchan#6.
19:24:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:24:05 INFO  : 'jtag frequency' command is executed.
19:24:05 INFO  : Context for 'APU' is selected.
19:24:05 INFO  : System reset is completed.
19:24:08 INFO  : 'after 3000' command is executed.
19:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:24:10 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
19:24:11 INFO  : Context for 'APU' is selected.
19:24:11 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
19:24:11 INFO  : 'configparams force-mem-access 1' command is executed.
19:24:11 INFO  : Context for 'APU' is selected.
19:24:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
19:24:11 INFO  : 'ps7_init' command is executed.
19:24:11 INFO  : 'ps7_post_config' command is executed.
19:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:24:11 INFO  : 'configparams force-mem-access 0' command is executed.
19:24:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:24:11 INFO  : Memory regions updated for context APU
19:24:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:24:11 INFO  : 'con' command is executed.
19:24:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:24:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
19:24:47 INFO  : Disconnected from the channel tcfchan#7.
19:24:53 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
19:25:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:25:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:25:08 INFO  : 'jtag frequency' command is executed.
19:25:08 INFO  : Context for 'APU' is selected.
19:25:09 INFO  : System reset is completed.
19:25:12 INFO  : 'after 3000' command is executed.
19:25:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:25:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
19:25:15 INFO  : Context for 'APU' is selected.
19:25:15 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
19:25:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:25:15 INFO  : Context for 'APU' is selected.
19:25:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
19:25:16 INFO  : 'ps7_init' command is executed.
19:25:16 INFO  : 'ps7_post_config' command is executed.
19:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:25:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:25:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:25:16 INFO  : Memory regions updated for context APU
19:25:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:25:16 INFO  : 'con' command is executed.
19:25:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:25:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
19:25:51 INFO  : Disconnected from the channel tcfchan#9.
19:28:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:28:55 INFO  : 'jtag frequency' command is executed.
19:28:55 INFO  : Context for 'APU' is selected.
19:28:55 INFO  : System reset is completed.
19:28:58 INFO  : 'after 3000' command is executed.
19:28:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:29:01 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
19:29:01 INFO  : Context for 'APU' is selected.
19:29:01 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
19:29:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:01 INFO  : Context for 'APU' is selected.
19:29:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
19:29:02 INFO  : 'ps7_init' command is executed.
19:29:02 INFO  : 'ps7_post_config' command is executed.
19:29:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:29:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:03 INFO  : Memory regions updated for context APU
19:29:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:29:03 INFO  : 'con' command is executed.
19:29:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:29:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
19:29:49 INFO  : Disconnected from the channel tcfchan#10.
19:29:56 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
19:30:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:09 INFO  : 'jtag frequency' command is executed.
19:30:09 INFO  : Context for 'APU' is selected.
19:30:09 INFO  : System reset is completed.
19:30:12 INFO  : 'after 3000' command is executed.
19:30:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:30:16 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
19:30:16 INFO  : Context for 'APU' is selected.
19:30:16 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
19:30:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:16 INFO  : Context for 'APU' is selected.
19:30:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
19:30:16 INFO  : 'ps7_init' command is executed.
19:30:16 INFO  : 'ps7_post_config' command is executed.
19:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:17 INFO  : Memory regions updated for context APU
19:30:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:17 INFO  : 'con' command is executed.
19:30:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
19:30:46 INFO  : Disconnected from the channel tcfchan#12.
19:31:38 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
19:31:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:31:52 INFO  : 'jtag frequency' command is executed.
19:31:52 INFO  : Context for 'APU' is selected.
19:31:52 INFO  : System reset is completed.
19:31:55 INFO  : 'after 3000' command is executed.
19:31:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:31:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
19:31:58 INFO  : Context for 'APU' is selected.
19:31:58 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
19:31:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:31:58 INFO  : Context for 'APU' is selected.
19:31:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
19:31:59 INFO  : 'ps7_init' command is executed.
19:31:59 INFO  : 'ps7_post_config' command is executed.
19:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:31:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:31:59 INFO  : Memory regions updated for context APU
19:31:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:31:59 INFO  : 'con' command is executed.
19:31:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:31:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
19:52:59 INFO  : Disconnected from the channel tcfchan#14.
19:59:38 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
19:59:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:55 INFO  : 'jtag frequency' command is executed.
19:59:55 INFO  : Context for 'APU' is selected.
19:59:55 INFO  : System reset is completed.
19:59:58 INFO  : 'after 3000' command is executed.
19:59:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:00:01 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
20:00:01 INFO  : Context for 'APU' is selected.
20:00:01 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
20:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:01 INFO  : Context for 'APU' is selected.
20:00:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
20:00:02 INFO  : 'ps7_init' command is executed.
20:00:02 INFO  : 'ps7_post_config' command is executed.
20:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:02 INFO  : Memory regions updated for context APU
20:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:02 INFO  : 'con' command is executed.
20:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
20:01:13 INFO  : Disconnected from the channel tcfchan#17.
20:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:04:22 INFO  : 'jtag frequency' command is executed.
20:04:22 INFO  : Context for 'APU' is selected.
20:04:23 INFO  : System reset is completed.
20:04:26 INFO  : 'after 3000' command is executed.
20:04:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:04:29 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
20:04:29 INFO  : Context for 'APU' is selected.
20:04:29 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
20:04:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:29 INFO  : Context for 'APU' is selected.
20:04:29 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
20:04:30 INFO  : 'ps7_init' command is executed.
20:04:30 INFO  : 'ps7_post_config' command is executed.
20:04:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:31 INFO  : Memory regions updated for context APU
20:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:31 INFO  : 'con' command is executed.
20:04:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:04:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
20:04:42 INFO  : Disconnected from the channel tcfchan#19.
20:04:53 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
20:05:32 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
20:05:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:05:53 INFO  : 'jtag frequency' command is executed.
20:05:53 INFO  : Context for 'APU' is selected.
20:05:53 INFO  : System reset is completed.
20:05:56 INFO  : 'after 3000' command is executed.
20:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:06:00 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
20:06:00 INFO  : Context for 'APU' is selected.
20:06:00 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
20:06:00 INFO  : 'configparams force-mem-access 1' command is executed.
20:06:00 INFO  : Context for 'APU' is selected.
20:06:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
20:06:01 INFO  : 'ps7_init' command is executed.
20:06:01 INFO  : 'ps7_post_config' command is executed.
20:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:06:01 INFO  : 'configparams force-mem-access 0' command is executed.
20:06:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:06:01 INFO  : Memory regions updated for context APU
20:06:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:06:01 INFO  : 'con' command is executed.
20:06:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:06:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
20:11:05 INFO  : Disconnected from the channel tcfchan#22.
20:11:19 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
20:11:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:11:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:11:51 INFO  : 'jtag frequency' command is executed.
20:11:52 INFO  : Context for 'APU' is selected.
20:11:52 INFO  : System reset is completed.
20:11:55 INFO  : 'after 3000' command is executed.
20:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:11:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
20:11:58 INFO  : Context for 'APU' is selected.
20:11:58 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
20:11:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:11:58 INFO  : Context for 'APU' is selected.
20:11:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
20:11:59 INFO  : 'ps7_init' command is executed.
20:11:59 INFO  : 'ps7_post_config' command is executed.
20:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:11:59 INFO  : Memory regions updated for context APU
20:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:11:59 INFO  : 'con' command is executed.
20:11:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:11:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
20:18:13 INFO  : Disconnected from the channel tcfchan#24.
20:22:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:22:25 INFO  : 'jtag frequency' command is executed.
20:22:26 INFO  : Context for 'APU' is selected.
20:22:26 INFO  : System reset is completed.
20:22:29 INFO  : 'after 3000' command is executed.
20:22:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:22:32 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
20:22:32 INFO  : Context for 'APU' is selected.
20:22:32 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
20:22:32 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:32 INFO  : Context for 'APU' is selected.
20:22:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
20:22:33 INFO  : 'ps7_init' command is executed.
20:22:33 INFO  : 'ps7_post_config' command is executed.
20:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:33 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:33 INFO  : Memory regions updated for context APU
20:22:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:33 INFO  : 'con' command is executed.
20:22:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:22:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
20:22:52 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
20:23:02 INFO  : Disconnected from the channel tcfchan#26.
20:23:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:23:02 INFO  : 'jtag frequency' command is executed.
20:23:02 INFO  : Context for 'APU' is selected.
20:23:02 INFO  : System reset is completed.
20:23:05 INFO  : 'after 3000' command is executed.
20:23:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:23:08 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
20:23:08 INFO  : Context for 'APU' is selected.
20:23:08 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
20:23:08 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:08 INFO  : Context for 'APU' is selected.
20:23:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
20:23:08 INFO  : 'ps7_init' command is executed.
20:23:08 INFO  : 'ps7_post_config' command is executed.
20:23:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:09 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:09 INFO  : Memory regions updated for context APU
20:23:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:09 INFO  : 'con' command is executed.
20:23:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:23:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
20:24:05 INFO  : Disconnected from the channel tcfchan#28.
20:24:14 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
20:24:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:24:29 INFO  : 'jtag frequency' command is executed.
20:24:30 INFO  : Context for 'APU' is selected.
20:24:30 INFO  : System reset is completed.
20:24:33 INFO  : 'after 3000' command is executed.
20:24:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:24:36 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
20:24:36 INFO  : Context for 'APU' is selected.
20:24:36 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
20:24:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:36 INFO  : Context for 'APU' is selected.
20:24:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
20:24:36 INFO  : 'ps7_init' command is executed.
20:24:36 INFO  : 'ps7_post_config' command is executed.
20:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:37 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:24:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:37 INFO  : Memory regions updated for context APU
20:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:24:37 INFO  : 'con' command is executed.
20:24:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:24:37 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
22:34:44 INFO  : Disconnected from the channel tcfchan#30.
22:34:54 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
22:35:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:35:12 INFO  : 'jtag frequency' command is executed.
22:35:12 INFO  : Context for 'APU' is selected.
22:35:12 INFO  : System reset is completed.
22:35:15 INFO  : 'after 3000' command is executed.
22:35:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:35:18 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit"
22:35:18 INFO  : Context for 'APU' is selected.
22:35:18 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
22:35:18 INFO  : 'configparams force-mem-access 1' command is executed.
22:35:18 INFO  : Context for 'APU' is selected.
22:35:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
22:35:19 INFO  : 'ps7_init' command is executed.
22:35:19 INFO  : 'ps7_post_config' command is executed.
22:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
22:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:35:19 INFO  : Memory regions updated for context APU
22:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:35:19 INFO  : 'con' command is executed.
22:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:35:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
22:36:47 INFO  : Disconnected from the channel tcfchan#32.
23:13:03 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:13:03 INFO  : No changes in MSS file content so sources will not be generated.
23:13:13 INFO  : Checking for BSP changes to sync application flags for project 'XBAR'...
23:13:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:13:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:13:27 INFO  : 'jtag frequency' command is executed.
23:13:27 INFO  : Context for 'APU' is selected.
23:13:27 INFO  : System reset is completed.
23:13:30 INFO  : 'after 3000' command is executed.
23:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:13:34 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/bitstream/XBAR.bit"
23:13:34 INFO  : Context for 'APU' is selected.
23:13:34 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
23:13:34 INFO  : 'configparams force-mem-access 1' command is executed.
23:13:34 INFO  : Context for 'APU' is selected.
23:13:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/psinit/ps7_init.tcl' is done.
23:13:35 INFO  : 'ps7_init' command is executed.
23:13:35 INFO  : 'ps7_post_config' command is executed.
23:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:35 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/Debug/XBAR.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:13:35 INFO  : 'configparams force-mem-access 0' command is executed.
23:13:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/Debug/XBAR.elf
configparams force-mem-access 0
----------------End of Script----------------

23:13:35 INFO  : Memory regions updated for context APU
23:13:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:13:35 INFO  : 'con' command is executed.
23:13:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:13:35 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_system_standalone.tcl'
23:14:19 INFO  : Disconnected from the channel tcfchan#34.
23:25:00 INFO  : Checking for BSP changes to sync application flags for project 'XBAR'...
23:25:31 INFO  : Checking for BSP changes to sync application flags for project 'XBAR'...
23:25:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:25:46 INFO  : 'jtag frequency' command is executed.
23:25:47 INFO  : Context for 'APU' is selected.
23:25:47 INFO  : System reset is completed.
23:25:50 INFO  : 'after 3000' command is executed.
23:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:25:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/bitstream/XBAR.bit"
23:25:54 INFO  : Context for 'APU' is selected.
23:25:54 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
23:25:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:54 INFO  : Context for 'APU' is selected.
23:25:54 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/psinit/ps7_init.tcl' is done.
23:25:54 INFO  : 'ps7_init' command is executed.
23:25:55 INFO  : 'ps7_post_config' command is executed.
23:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:55 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/Debug/XBAR.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/Debug/XBAR.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:55 INFO  : Memory regions updated for context APU
23:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:55 INFO  : 'con' command is executed.
23:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:25:55 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_system_standalone.tcl'
23:29:15 INFO  : Disconnected from the channel tcfchan#37.
23:29:29 INFO  : Checking for BSP changes to sync application flags for project 'XBAR'...
23:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:29:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:29:49 INFO  : 'jtag frequency' command is executed.
23:29:50 INFO  : Context for 'APU' is selected.
23:29:50 INFO  : System reset is completed.
23:29:53 INFO  : 'after 3000' command is executed.
23:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:29:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/bitstream/XBAR.bit"
23:29:56 INFO  : Context for 'APU' is selected.
23:29:56 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa'.
23:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:29:56 INFO  : Context for 'APU' is selected.
23:29:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/psinit/ps7_init.tcl' is done.
23:29:57 INFO  : 'ps7_init' command is executed.
23:29:57 INFO  : 'ps7_post_config' command is executed.
23:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/Debug/XBAR.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/bitstream/XBAR.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBAR/Debug/XBAR.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:57 INFO  : Memory regions updated for context APU
23:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:57 INFO  : 'con' command is executed.
23:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_system_standalone.tcl'
23:31:27 INFO  : Disconnected from the channel tcfchan#39.
23:31:40 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
23:34:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:34:26 INFO  : 'jtag frequency' command is executed.
23:34:26 INFO  : Context for 'APU' is selected.
23:34:26 INFO  : System reset is completed.
23:34:29 INFO  : 'after 3000' command is executed.
23:34:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:34:32 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
23:34:32 INFO  : Context for 'APU' is selected.
23:34:32 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
23:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:34:32 INFO  : Context for 'APU' is selected.
23:34:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
23:34:33 INFO  : 'ps7_init' command is executed.
23:34:33 INFO  : 'ps7_post_config' command is executed.
23:34:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:34:34 INFO  : Memory regions updated for context APU
23:34:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:34:34 INFO  : 'con' command is executed.
23:34:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:34:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
23:36:00 INFO  : Disconnected from the channel tcfchan#41.
23:44:56 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW' from custom platform repositories.
23:47:25 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
23:47:25 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:47:36 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:47:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:47:40 INFO  : (SwPlatform) Successfully done update_mss 
23:47:40 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:49:48 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:50:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:50:10 INFO  : 'jtag frequency' command is executed.
23:50:10 INFO  : Context for 'APU' is selected.
23:50:11 INFO  : System reset is completed.
23:50:14 INFO  : 'after 3000' command is executed.
23:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:50:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
23:50:17 INFO  : Context for 'APU' is selected.
23:50:17 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
23:50:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:17 INFO  : Context for 'APU' is selected.
23:50:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
23:50:18 INFO  : 'ps7_init' command is executed.
23:50:18 INFO  : 'ps7_post_config' command is executed.
23:50:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:19 INFO  : Memory regions updated for context APU
23:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:19 INFO  : 'con' command is executed.
23:50:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:50:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
23:50:28 INFO  : Disconnected from the channel tcfchan#44.
23:51:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:51:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:51:09 INFO  : 'jtag frequency' command is executed.
23:51:09 INFO  : Context for 'APU' is selected.
23:51:09 INFO  : System reset is completed.
23:51:12 INFO  : 'after 3000' command is executed.
23:51:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:51:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
23:51:15 INFO  : Context for 'APU' is selected.
23:51:15 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
23:51:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:51:15 INFO  : Context for 'APU' is selected.
23:51:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
23:51:16 INFO  : 'ps7_init' command is executed.
23:51:16 INFO  : 'ps7_post_config' command is executed.
23:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:51:16 INFO  : Memory regions updated for context APU
23:51:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:51:17 INFO  : 'con' command is executed.
23:51:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:51:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
23:53:38 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW' from custom platform repositories.
23:54:32 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
23:54:33 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:54:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:54:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:54:46 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:54:47 INFO  : (SwPlatform) Successfully done update_mss 
23:54:47 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:56:36 INFO  : Disconnected from the channel tcfchan#46.
23:57:22 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:57:22 INFO  : Updating application flags with new BSP settings...
23:57:22 INFO  : Successfully updated application flags for project XBar_APP.
23:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:57:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:57:39 INFO  : 'jtag frequency' command is executed.
23:57:39 INFO  : Context for 'APU' is selected.
23:57:39 INFO  : System reset is completed.
23:57:42 INFO  : 'after 3000' command is executed.
23:57:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:57:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBar_BD.bit"
23:57:45 INFO  : Context for 'APU' is selected.
23:57:45 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBar_BD.xsa'.
23:57:45 INFO  : 'configparams force-mem-access 1' command is executed.
23:57:45 INFO  : Context for 'APU' is selected.
23:57:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
23:57:46 INFO  : 'ps7_init' command is executed.
23:57:46 INFO  : 'ps7_post_config' command is executed.
23:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:57:46 INFO  : 'configparams force-mem-access 0' command is executed.
23:57:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBar_BD.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBar_BD.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:57:46 INFO  : Memory regions updated for context APU
23:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:57:47 INFO  : 'con' command is executed.
23:57:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:57:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
23:59:51 INFO  : Disconnected from the channel tcfchan#49.
22:47:02 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
22:47:05 INFO  : XSCT server has started successfully.
22:47:05 INFO  : Successfully done setting XSCT server connection channel  
22:47:05 INFO  : plnx-install-location is set to ''
22:47:05 INFO  : Successfully done setting workspace for the tool. 
22:47:06 INFO  : Registering command handlers for Vitis TCF services
22:47:09 INFO  : Successfully done query RDI_DATADIR 
22:51:45 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW' from custom platform repositories.
22:56:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
22:56:23 INFO  : XSCT server has started successfully.
22:56:23 INFO  : Successfully done setting XSCT server connection channel  
22:56:23 INFO  : plnx-install-location is set to ''
22:56:23 INFO  : Successfully done setting workspace for the tool. 
22:56:24 INFO  : Registering command handlers for Vitis TCF services
22:56:25 INFO  : Successfully done query RDI_DATADIR 
22:58:05 ERROR : Failed to create platform.
23:00:07 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
23:00:07 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:00:59 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:01:01 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:01:02 INFO  : (SwPlatform) Successfully done update_mss 
23:01:02 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:01:58 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:01:58 INFO  : Updating application flags with new BSP settings...
23:01:58 INFO  : Successfully updated application flags for project XBar_APP.
23:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:02:13 INFO  : 'jtag frequency' command is executed.
23:02:13 INFO  : Context for 'APU' is selected.
23:02:13 INFO  : System reset is completed.
23:02:16 INFO  : 'after 3000' command is executed.
23:02:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:02:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
23:02:19 INFO  : Context for 'APU' is selected.
23:02:19 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
23:02:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:19 INFO  : Context for 'APU' is selected.
23:02:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
23:02:20 INFO  : 'ps7_init' command is executed.
23:02:20 INFO  : 'ps7_post_config' command is executed.
23:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:20 INFO  : Memory regions updated for context APU
23:02:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:20 INFO  : 'con' command is executed.
23:02:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
23:02:34 INFO  : Disconnected from the channel tcfchan#3.
23:04:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:04:32 INFO  : 'jtag frequency' command is executed.
23:04:32 INFO  : Context for 'APU' is selected.
23:04:32 INFO  : System reset is completed.
23:04:35 INFO  : 'after 3000' command is executed.
23:04:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:04:38 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit' is cancelled.
23:04:38 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit' is cancelled.
23:04:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

23:04:38 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit' is cancelled.
23:05:04 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
23:05:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:05:15 INFO  : 'jtag frequency' command is executed.
23:05:15 INFO  : Context for 'APU' is selected.
23:05:15 INFO  : System reset is completed.
23:05:18 INFO  : 'after 3000' command is executed.
23:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:05:20 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit' is cancelled.
23:05:20 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit' is cancelled.
23:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

23:05:20 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit' is cancelled.
23:05:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:05:28 INFO  : 'jtag frequency' command is executed.
23:05:28 INFO  : Context for 'APU' is selected.
23:05:28 INFO  : System reset is completed.
23:05:31 INFO  : 'after 3000' command is executed.
23:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:05:33 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
23:05:33 INFO  : Context for 'APU' is selected.
23:05:33 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
23:05:33 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:33 INFO  : Context for 'APU' is selected.
23:05:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
23:05:34 INFO  : 'ps7_init' command is executed.
23:05:34 INFO  : 'ps7_post_config' command is executed.
23:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:34 INFO  : Memory regions updated for context APU
23:05:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:34 INFO  : 'con' command is executed.
23:05:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
23:06:35 INFO  : Disconnected from the channel tcfchan#4.
23:14:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:14:36 INFO  : 'jtag frequency' command is executed.
23:14:37 INFO  : Context for 'APU' is selected.
23:14:37 INFO  : System reset is completed.
23:14:40 INFO  : 'after 3000' command is executed.
23:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:14:43 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit' is cancelled.
23:14:43 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit' is cancelled.
23:14:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

23:14:43 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit' is cancelled.
23:15:03 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:15:30 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:15:54 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:16:13 INFO  : 'jtag frequency' command is executed.
23:16:13 INFO  : Context for 'APU' is selected.
23:16:13 INFO  : System reset is completed.
23:16:16 INFO  : 'after 3000' command is executed.
23:16:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:16:18 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
23:16:18 INFO  : Context for 'APU' is selected.
23:16:18 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
23:16:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:18 INFO  : Context for 'APU' is selected.
23:16:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
23:16:19 INFO  : 'ps7_init' command is executed.
23:16:19 INFO  : 'ps7_post_config' command is executed.
23:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:19 INFO  : Memory regions updated for context APU
23:16:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:19 INFO  : 'con' command is executed.
23:16:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:16:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
23:16:24 INFO  : Disconnected from the channel tcfchan#7.
23:17:02 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:17:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:17:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:17:12 INFO  : 'jtag frequency' command is executed.
23:17:12 INFO  : Context for 'APU' is selected.
23:17:12 INFO  : System reset is completed.
23:17:15 INFO  : 'after 3000' command is executed.
23:17:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:17:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
23:17:19 INFO  : Context for 'APU' is selected.
23:17:19 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
23:17:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:17:19 INFO  : Context for 'APU' is selected.
23:17:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
23:17:19 INFO  : 'ps7_init' command is executed.
23:17:19 INFO  : 'ps7_post_config' command is executed.
23:17:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:17:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:17:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:17:20 INFO  : Memory regions updated for context APU
23:17:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:17:20 INFO  : 'con' command is executed.
23:17:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:17:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
23:17:41 INFO  : Disconnected from the channel tcfchan#12.
23:18:41 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:19:05 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:19:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:19:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:19:19 INFO  : 'jtag frequency' command is executed.
23:19:20 INFO  : Context for 'APU' is selected.
23:19:20 INFO  : System reset is completed.
23:19:23 INFO  : 'after 3000' command is executed.
23:19:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:19:26 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
23:19:26 INFO  : Context for 'APU' is selected.
23:19:26 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
23:19:26 INFO  : 'configparams force-mem-access 1' command is executed.
23:19:26 INFO  : Context for 'APU' is selected.
23:19:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
23:19:27 INFO  : 'ps7_init' command is executed.
23:19:27 INFO  : 'ps7_post_config' command is executed.
23:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:19:28 INFO  : Memory regions updated for context APU
23:19:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:19:28 INFO  : 'con' command is executed.
23:19:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:19:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
23:19:38 INFO  : Disconnected from the channel tcfchan#15.
23:19:45 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
23:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:20:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:20:01 INFO  : 'jtag frequency' command is executed.
23:20:01 INFO  : Context for 'APU' is selected.
23:20:01 INFO  : System reset is completed.
23:20:04 INFO  : 'after 3000' command is executed.
23:20:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:20:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
23:20:07 INFO  : Context for 'APU' is selected.
23:20:07 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
23:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
23:20:07 INFO  : Context for 'APU' is selected.
23:20:07 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
23:20:08 INFO  : 'ps7_init' command is executed.
23:20:08 INFO  : 'ps7_post_config' command is executed.
23:20:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:08 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:20:08 INFO  : 'configparams force-mem-access 0' command is executed.
23:20:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:20:08 INFO  : Memory regions updated for context APU
23:20:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:20:08 INFO  : 'con' command is executed.
23:20:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:20:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
23:24:36 INFO  : Disconnected from the channel tcfchan#17.
23:38:38 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW' from custom platform repositories.
23:41:09 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
23:41:09 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:41:19 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:41:21 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:41:23 INFO  : (SwPlaform) Successfully done setParamInSpec 
23:41:23 INFO  : (SwPlatform) Successfully done update_mss 
23:41:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
23:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:44:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:44:47 INFO  : 'jtag frequency' command is executed.
23:44:48 INFO  : Context for 'APU' is selected.
23:44:48 INFO  : System reset is completed.
23:44:51 INFO  : 'after 3000' command is executed.
23:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:44:54 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
23:44:54 INFO  : Context for 'APU' is selected.
23:44:54 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
23:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:44:54 INFO  : Context for 'APU' is selected.
23:44:54 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
23:44:55 INFO  : 'ps7_init' command is executed.
23:44:55 INFO  : 'ps7_post_config' command is executed.
23:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

23:44:55 INFO  : Memory regions updated for context APU
23:44:55 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
23:45:21 INFO  : Disconnected from the channel tcfchan#19.
23:45:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:45:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:45:22 INFO  : 'jtag frequency' command is executed.
23:45:22 INFO  : Context for 'APU' is selected.
23:45:22 INFO  : System reset is completed.
23:45:25 INFO  : 'after 3000' command is executed.
23:45:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:45:27 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
23:45:27 INFO  : Context for 'APU' is selected.
23:45:27 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
23:45:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:45:27 INFO  : Context for 'APU' is selected.
23:45:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
23:45:28 INFO  : 'ps7_init' command is executed.
23:45:28 INFO  : 'ps7_post_config' command is executed.
23:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:45:28 INFO  : 'configparams force-mem-access 0' command is executed.
23:45:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:45:28 INFO  : Memory regions updated for context APU
23:45:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:45:28 INFO  : 'con' command is executed.
23:45:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:45:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
23:46:27 INFO  : Disconnected from the channel tcfchan#20.
00:26:57 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW' from custom platform repositories.
00:27:10 ERROR : An unexpected exception occurred in the module 'reading platform'
00:28:27 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
00:28:28 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
00:28:38 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:28:41 INFO  : (SwPlaform) Successfully done setParamInSpec 
00:28:42 INFO  : (SwPlatform) Successfully done update_mss 
00:28:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
00:30:15 INFO  : Checking for BSP changes to sync application flags for project 'Conv_Accel_APP'...
00:31:07 INFO  : Checking for BSP changes to sync application flags for project 'Conv_Accel_APP'...
00:32:19 INFO  : Checking for BSP changes to sync application flags for project 'Conv_Accel_APP'...
00:32:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:32:55 INFO  : 'jtag frequency' command is executed.
00:32:55 INFO  : Context for 'APU' is selected.
00:32:55 INFO  : System reset is completed.
00:32:58 INFO  : 'after 3000' command is executed.
00:32:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:33:02 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
00:33:02 INFO  : Context for 'APU' is selected.
00:33:02 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/hw/Conv_Accel_Top.xsa'.
00:33:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:33:02 INFO  : Context for 'APU' is selected.
00:33:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
00:33:03 INFO  : 'ps7_init' command is executed.
00:33:03 INFO  : 'ps7_post_config' command is executed.
00:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/Debug/Conv_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:33:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/Debug/Conv_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:03 INFO  : Memory regions updated for context APU
00:33:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:04 INFO  : 'con' command is executed.
00:33:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:33:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_app_system_standalone.tcl'
00:37:09 INFO  : Disconnected from the channel tcfchan#26.
00:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:51:55 INFO  : 'jtag frequency' command is executed.
00:51:56 INFO  : Context for 'APU' is selected.
00:51:56 INFO  : System reset is completed.
00:51:59 INFO  : 'after 3000' command is executed.
00:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:52:02 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
00:52:02 INFO  : Context for 'APU' is selected.
00:52:02 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/hw/Conv_Accel_Top.xsa'.
00:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:02 INFO  : Context for 'APU' is selected.
00:52:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
00:52:03 INFO  : 'ps7_init' command is executed.
00:52:03 INFO  : 'ps7_post_config' command is executed.
00:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/Debug/Conv_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/Debug/Conv_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:03 INFO  : Memory regions updated for context APU
00:52:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:04 INFO  : 'con' command is executed.
00:52:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:52:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_app_system_standalone.tcl'
00:52:07 INFO  : Disconnected from the channel tcfchan#27.
00:52:13 INFO  : Checking for BSP changes to sync application flags for project 'Conv_Accel_APP'...
00:52:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:52:33 INFO  : 'jtag frequency' command is executed.
00:52:34 INFO  : Context for 'APU' is selected.
00:52:34 INFO  : System reset is completed.
00:52:37 INFO  : 'after 3000' command is executed.
00:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:52:40 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
00:52:41 INFO  : Context for 'APU' is selected.
00:52:41 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/hw/Conv_Accel_Top.xsa'.
00:52:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:41 INFO  : Context for 'APU' is selected.
00:52:41 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
00:52:41 INFO  : 'ps7_init' command is executed.
00:52:41 INFO  : 'ps7_post_config' command is executed.
00:52:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:42 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/Debug/Conv_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/Debug/Conv_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:42 INFO  : Memory regions updated for context APU
00:52:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:42 INFO  : 'con' command is executed.
00:52:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:52:42 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_app_system_standalone.tcl'
00:53:02 INFO  : Disconnected from the channel tcfchan#29.
00:54:03 INFO  : Checking for BSP changes to sync application flags for project 'Conv_Accel_APP'...
00:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:54:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:54:19 INFO  : 'jtag frequency' command is executed.
00:54:19 INFO  : Context for 'APU' is selected.
00:54:19 INFO  : System reset is completed.
00:54:22 INFO  : 'after 3000' command is executed.
00:54:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:54:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
00:54:25 INFO  : Context for 'APU' is selected.
00:54:25 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/hw/Conv_Accel_Top.xsa'.
00:54:25 INFO  : 'configparams force-mem-access 1' command is executed.
00:54:25 INFO  : Context for 'APU' is selected.
00:54:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
00:54:26 INFO  : 'ps7_init' command is executed.
00:54:26 INFO  : 'ps7_post_config' command is executed.
00:54:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/Debug/Conv_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:54:26 INFO  : 'configparams force-mem-access 0' command is executed.
00:54:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_APP/Debug/Conv_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

00:54:26 INFO  : Memory regions updated for context APU
00:54:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:54:27 INFO  : 'con' command is executed.
00:54:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:54:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_app_system_standalone.tcl'
00:54:46 INFO  : Disconnected from the channel tcfchan#31.
19:13:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
19:13:05 INFO  : XSCT server has started successfully.
19:13:05 INFO  : Successfully done setting XSCT server connection channel  
19:13:05 INFO  : plnx-install-location is set to ''
19:13:05 INFO  : Successfully done setting workspace for the tool. 
19:13:07 INFO  : Registering command handlers for Vitis TCF services
19:13:10 INFO  : Successfully done query RDI_DATADIR 
19:14:33 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:14:33 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:14:44 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:14:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:14:47 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:14:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:14:53 INFO  : (SwPlatform) Successfully done update_mss 
19:14:54 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:16:15 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:16:15 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:23:09 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:23:09 INFO  : Updating application flags with new BSP settings...
19:23:10 INFO  : Successfully updated application flags for project aFIFO_APP.
19:24:20 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:24:20 INFO  : No changes in MSS file content so sources will not be generated.
19:28:45 INFO  : Hardware specification for platform project 'aFIFO_HW' is updated.
19:28:52 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:28:52 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:29:34 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:34 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:35 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:35 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:35 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:29:35 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:30:22 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:30:22 ERROR : Failed to get platform details for the project 'aFIFO_APP'. Cannot sync application flags.
19:30:24 ERROR : Failed to compute checksum of hardware specification file used by project 'aFIFO_APP'
19:31:15 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:31:34 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:31:34 ERROR : Failed to get platform details for the project 'aFIFO_APP'. Cannot sync application flags.
19:31:38 ERROR : Failed to compute checksum of hardware specification file used by project 'aFIFO_APP'
19:32:28 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:32:28 ERROR : Failed to get platform details for the project 'aFIFO_APP'. Cannot sync application flags.
19:32:31 ERROR : Failed to compute checksum of hardware specification file used by project 'aFIFO_APP'
19:32:50 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

19:38:00 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW' from custom platform repositories.
19:38:57 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:38:58 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:39:06 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:39:09 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:39:09 INFO  : (SwPlatform) Successfully done update_mss 
19:39:10 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:40:57 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:41:04 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:41:34 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:42:00 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:42:09 INFO  : 'jtag frequency' command is executed.
19:42:09 INFO  : Context for 'APU' is selected.
19:42:09 INFO  : System reset is completed.
19:42:12 INFO  : 'after 3000' command is executed.
19:42:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:42:14 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
19:42:14 INFO  : Context for 'APU' is selected.
19:42:14 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
19:42:14 INFO  : 'configparams force-mem-access 1' command is executed.
19:42:14 INFO  : Context for 'APU' is selected.
19:42:14 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
19:42:15 INFO  : 'ps7_init' command is executed.
19:42:15 INFO  : 'ps7_post_config' command is executed.
19:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:42:15 INFO  : 'configparams force-mem-access 0' command is executed.
19:42:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:42:15 INFO  : Memory regions updated for context APU
19:42:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:42:15 INFO  : 'con' command is executed.
19:42:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:42:15 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
19:42:26 INFO  : Disconnected from the channel tcfchan#13.
19:42:40 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:42:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:42:55 INFO  : 'jtag frequency' command is executed.
19:42:55 INFO  : Context for 'APU' is selected.
19:42:55 INFO  : System reset is completed.
19:42:58 INFO  : 'after 3000' command is executed.
19:42:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:43:01 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
19:43:01 INFO  : Context for 'APU' is selected.
19:43:01 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
19:43:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:01 INFO  : Context for 'APU' is selected.
19:43:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
19:43:02 INFO  : 'ps7_init' command is executed.
19:43:02 INFO  : 'ps7_post_config' command is executed.
19:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:02 INFO  : Memory regions updated for context APU
19:43:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:03 INFO  : 'con' command is executed.
19:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
19:43:27 INFO  : Disconnected from the channel tcfchan#16.
19:47:25 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:47:50 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:48:26 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:48:55 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:49:09 INFO  : 'jtag frequency' command is executed.
19:49:10 INFO  : Context for 'APU' is selected.
19:49:10 INFO  : System reset is completed.
19:49:13 INFO  : 'after 3000' command is executed.
19:49:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:49:16 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
19:49:16 INFO  : Context for 'APU' is selected.
19:49:16 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
19:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:16 INFO  : Context for 'APU' is selected.
19:49:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
19:49:17 INFO  : 'ps7_init' command is executed.
19:49:17 INFO  : 'ps7_post_config' command is executed.
19:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:17 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:49:17 INFO  : 'configparams force-mem-access 0' command is executed.
19:49:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:49:17 INFO  : Memory regions updated for context APU
19:49:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:49:17 INFO  : 'con' command is executed.
19:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:49:17 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
19:50:26 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:50:40 INFO  : Disconnected from the channel tcfchan#21.
19:50:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:50:41 INFO  : 'jtag frequency' command is executed.
19:50:41 INFO  : Context for 'APU' is selected.
19:50:41 INFO  : System reset is completed.
19:50:44 INFO  : 'after 3000' command is executed.
19:50:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:50:46 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
19:50:46 INFO  : Context for 'APU' is selected.
19:50:46 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
19:50:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:46 INFO  : Context for 'APU' is selected.
19:50:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
19:50:46 INFO  : 'ps7_init' command is executed.
19:50:46 INFO  : 'ps7_post_config' command is executed.
19:50:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:50:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:47 INFO  : Memory regions updated for context APU
19:50:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:50:47 INFO  : 'con' command is executed.
19:50:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:50:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
19:51:16 INFO  : Disconnected from the channel tcfchan#23.
19:51:55 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:52:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:52:08 INFO  : 'jtag frequency' command is executed.
19:52:09 INFO  : Context for 'APU' is selected.
19:52:09 INFO  : System reset is completed.
19:52:12 INFO  : 'after 3000' command is executed.
19:52:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:52:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
19:52:15 INFO  : Context for 'APU' is selected.
19:52:15 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
19:52:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:15 INFO  : Context for 'APU' is selected.
19:52:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
19:52:16 INFO  : 'ps7_init' command is executed.
19:52:16 INFO  : 'ps7_post_config' command is executed.
19:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:16 INFO  : Memory regions updated for context APU
19:52:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:16 INFO  : 'con' command is executed.
19:52:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:52:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
19:54:14 INFO  : Disconnected from the channel tcfchan#25.
19:54:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:54:30 INFO  : 'jtag frequency' command is executed.
19:54:31 INFO  : Context for 'APU' is selected.
19:54:31 INFO  : System reset is completed.
19:54:34 INFO  : 'after 3000' command is executed.
19:54:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:54:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
19:54:37 INFO  : Context for 'APU' is selected.
19:54:37 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
19:54:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:37 INFO  : Context for 'APU' is selected.
19:54:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
19:54:38 INFO  : 'ps7_init' command is executed.
19:54:38 INFO  : 'ps7_post_config' command is executed.
19:54:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:39 INFO  : Memory regions updated for context APU
19:54:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:39 INFO  : 'con' command is executed.
19:54:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:54:39 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
19:55:08 INFO  : Disconnected from the channel tcfchan#26.
19:55:23 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
19:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:42 INFO  : 'jtag frequency' command is executed.
19:55:42 INFO  : Context for 'APU' is selected.
19:55:42 INFO  : System reset is completed.
19:55:45 INFO  : 'after 3000' command is executed.
19:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:55:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
19:55:48 INFO  : Context for 'APU' is selected.
19:55:48 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
19:55:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:48 INFO  : Context for 'APU' is selected.
19:55:48 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
19:55:49 INFO  : 'ps7_init' command is executed.
19:55:49 INFO  : 'ps7_post_config' command is executed.
19:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:50 INFO  : Memory regions updated for context APU
19:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:50 INFO  : 'con' command is executed.
19:55:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:55:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
19:56:37 INFO  : Disconnected from the channel tcfchan#28.
20:22:18 INFO  : Hardware specification for platform project 'aFIFO_HW' is updated.
20:22:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:22:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:23:53 INFO  : (SwPlatform) Successfully done update_mss 
20:23:53 INFO  : No changes in MSS file content so sources will not be generated.
20:25:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:25:34 INFO  : XSCT server has started successfully.
20:25:34 INFO  : Successfully done setting XSCT server connection channel  
20:25:34 INFO  : plnx-install-location is set to ''
20:25:34 INFO  : Successfully done setting workspace for the tool. 
20:25:35 INFO  : Registering command handlers for Vitis TCF services
20:25:38 INFO  : Successfully done query RDI_DATADIR 
20:26:51 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW' from custom platform repositories.
20:27:41 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:27:41 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:27:53 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:27:56 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:27:57 INFO  : (SwPlatform) Successfully done update_mss 
20:27:57 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:28:04 ERROR : (XSDB Server)rm: cannot lstat `*.o': Invalid argument

20:28:04 ERROR : (XSDB Server)make: *** [Makefile:41: clean] Error 1

20:29:53 ERROR : Failed to openhw "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:30:31 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
20:31:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:31:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:31:05 INFO  : 'jtag frequency' command is executed.
20:31:05 INFO  : Context for 'APU' is selected.
20:31:05 INFO  : System reset is completed.
20:31:08 INFO  : 'after 3000' command is executed.
20:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:31:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
20:31:12 INFO  : Context for 'APU' is selected.
20:31:12 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
20:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:31:12 INFO  : Context for 'APU' is selected.
20:31:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
20:31:13 INFO  : 'ps7_init' command is executed.
20:31:13 INFO  : 'ps7_post_config' command is executed.
20:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:31:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:31:13 INFO  : Memory regions updated for context APU
20:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:31:13 INFO  : 'con' command is executed.
20:31:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:31:13 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
20:32:08 INFO  : Disconnected from the channel tcfchan#5.
20:32:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:32:39 INFO  : (SwPlatform) Successfully done update_mss 
20:32:39 INFO  : No changes in MSS file content so sources will not be generated.
20:33:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:33:02 INFO  : XSCT server has started successfully.
20:33:04 INFO  : Registering command handlers for Vitis TCF services
20:33:05 INFO  : Successfully done setting XSCT server connection channel  
20:33:05 INFO  : plnx-install-location is set to ''
20:33:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/hw/BUF_WRAP.xsa is already opened

20:33:08 INFO  : Successfully done setting workspace for the tool. 
20:33:08 INFO  : Successfully done query RDI_DATADIR 
20:33:08 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:33:09 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:35:43 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
20:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:35:59 INFO  : 'jtag frequency' command is executed.
20:35:59 INFO  : Context for 'APU' is selected.
20:36:00 INFO  : System reset is completed.
20:36:03 INFO  : 'after 3000' command is executed.
20:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:36:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
20:36:06 INFO  : Context for 'APU' is selected.
20:36:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
20:36:06 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:06 INFO  : Context for 'APU' is selected.
20:36:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
20:36:07 INFO  : 'ps7_init' command is executed.
20:36:07 INFO  : 'ps7_post_config' command is executed.
20:36:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:36:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:08 INFO  : Memory regions updated for context APU
20:36:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:36:08 INFO  : 'con' command is executed.
20:36:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:36:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
20:36:59 INFO  : Disconnected from the channel tcfchan#7.
20:37:37 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
20:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:37:54 INFO  : 'jtag frequency' command is executed.
20:37:55 INFO  : Context for 'APU' is selected.
20:37:55 INFO  : System reset is completed.
20:37:58 INFO  : 'after 3000' command is executed.
20:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:38:01 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
20:38:02 INFO  : Context for 'APU' is selected.
20:38:02 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
20:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:02 INFO  : Context for 'APU' is selected.
20:38:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
20:38:02 INFO  : 'ps7_init' command is executed.
20:38:02 INFO  : 'ps7_post_config' command is executed.
20:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:03 INFO  : Memory regions updated for context APU
20:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:03 INFO  : 'con' command is executed.
20:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:38:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
20:39:58 INFO  : Disconnected from the channel tcfchan#9.
20:41:50 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
20:42:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:42:15 INFO  : 'jtag frequency' command is executed.
20:42:16 INFO  : Context for 'APU' is selected.
20:42:16 INFO  : System reset is completed.
20:42:19 INFO  : 'after 3000' command is executed.
20:42:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:42:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
20:42:22 INFO  : Context for 'APU' is selected.
20:42:22 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
20:42:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:42:22 INFO  : Context for 'APU' is selected.
20:42:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
20:42:23 INFO  : 'ps7_init' command is executed.
20:42:23 INFO  : 'ps7_post_config' command is executed.
20:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:23 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:42:24 INFO  : 'configparams force-mem-access 0' command is executed.
20:42:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:42:24 INFO  : Memory regions updated for context APU
20:42:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:42:24 INFO  : 'con' command is executed.
20:42:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:42:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
20:43:29 INFO  : Disconnected from the channel tcfchan#11.
20:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:43:56 INFO  : 'jtag frequency' command is executed.
20:43:56 INFO  : Context for 'APU' is selected.
20:43:56 INFO  : System reset is completed.
20:43:59 INFO  : 'after 3000' command is executed.
20:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:44:02 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit"
20:44:02 INFO  : Context for 'APU' is selected.
20:44:02 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa'.
20:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:44:02 INFO  : Context for 'APU' is selected.
20:44:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl' is done.
20:44:03 INFO  : 'ps7_init' command is executed.
20:44:03 INFO  : 'ps7_post_config' command is executed.
20:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:03 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/bitstream/design_2_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/hw/design_2_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_APP/Debug/BTN_IO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:44:03 INFO  : Memory regions updated for context APU
20:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:44:04 INFO  : 'con' command is executed.
20:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:44:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_btn_io_app_system_standalone.tcl'
20:45:51 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
20:46:29 INFO  : Disconnected from the channel tcfchan#12.
20:46:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:30 INFO  : 'jtag frequency' command is executed.
20:46:30 INFO  : Context for 'APU' is selected.
20:46:30 INFO  : System reset is completed.
20:46:33 INFO  : 'after 3000' command is executed.
20:46:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:46:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
20:46:36 INFO  : Context for 'APU' is selected.
20:46:36 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
20:46:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:46:36 INFO  : Context for 'APU' is selected.
20:46:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
20:46:36 INFO  : 'ps7_init' command is executed.
20:46:36 INFO  : 'ps7_post_config' command is executed.
20:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:46:36 INFO  : 'configparams force-mem-access 0' command is executed.
20:46:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:46:36 INFO  : Memory regions updated for context APU
20:46:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:46:36 INFO  : 'con' command is executed.
20:46:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:46:36 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
20:47:58 INFO  : Disconnected from the channel tcfchan#14.
20:48:28 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW' from custom platform repositories.
20:49:18 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:49:19 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:49:29 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:49:33 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:49:34 INFO  : (SwPlatform) Successfully done update_mss 
20:49:34 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
20:49:41 ERROR : (XSDB Server)rm: cannot lstat `*.o': Invalid argument

20:49:41 ERROR : (XSDB Server)make: *** [Makefile:41: clean] Error 1

20:51:28 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
20:51:49 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
20:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:52:05 INFO  : 'jtag frequency' command is executed.
20:52:06 INFO  : Context for 'APU' is selected.
20:52:06 INFO  : System reset is completed.
20:52:09 INFO  : 'after 3000' command is executed.
20:52:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
20:52:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
20:52:12 INFO  : Context for 'APU' is selected.
20:52:12 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
20:52:12 INFO  : 'configparams force-mem-access 1' command is executed.
20:52:12 INFO  : Context for 'APU' is selected.
20:52:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
20:52:13 INFO  : 'ps7_init' command is executed.
20:52:13 INFO  : 'ps7_post_config' command is executed.
20:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

20:52:13 INFO  : Memory regions updated for context APU
20:52:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:52:13 INFO  : 'con' command is executed.
20:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:52:13 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
20:52:26 INFO  : Disconnected from the channel tcfchan#18.
22:01:30 INFO  : Checking for BSP changes to sync application flags for project 'Hello_Zynq_application'...
22:01:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:01:53 INFO  : 'jtag frequency' command is executed.
22:01:54 INFO  : Context for 'APU' is selected.
22:01:54 INFO  : System reset is completed.
22:01:57 INFO  : 'after 3000' command is executed.
22:01:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:02:00 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit"
22:02:00 INFO  : Context for 'APU' is selected.
22:02:00 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa'.
22:02:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:00 INFO  : Context for 'APU' is selected.
22:02:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl' is done.
22:02:01 INFO  : 'ps7_init' command is executed.
22:02:01 INFO  : 'ps7_post_config' command is executed.
22:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:01 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq_application/Debug/Hello_Zynq_application.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:01 INFO  : Memory regions updated for context APU
22:02:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:01 INFO  : 'con' command is executed.
22:02:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:02:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_hello_zynq_application_system_standalone.tcl'
22:02:26 INFO  : Disconnected from the channel tcfchan#21.
22:02:38 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:02:38 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:02:51 INFO  : (SwPlatform) Successfully done update_mss 
22:02:51 INFO  : No changes in MSS file content so sources will not be generated.
22:03:26 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:03:26 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:03:36 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:03:37 INFO  : (SwPlatform) Successfully done update_mss 
22:03:37 INFO  : No changes in MSS file content so sources will not be generated.
22:04:23 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_APP'...
22:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:04:37 INFO  : 'jtag frequency' command is executed.
22:04:37 INFO  : Context for 'APU' is selected.
22:04:37 INFO  : System reset is completed.
22:04:40 INFO  : 'after 3000' command is executed.
22:04:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:43 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit"
22:04:44 INFO  : Context for 'APU' is selected.
22:04:44 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa'.
22:04:44 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:44 INFO  : Context for 'APU' is selected.
22:04:44 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl' is done.
22:04:44 INFO  : 'ps7_init' command is executed.
22:04:44 INFO  : 'ps7_post_config' command is executed.
22:04:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:45 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:45 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/bitstream/BUF_WRAP.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW/hw/BUF_WRAP.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_APP/Debug/aFIFO_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:45 INFO  : Memory regions updated for context APU
22:04:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:45 INFO  : 'con' command is executed.
22:04:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:04:45 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_app_system_standalone.tcl'
22:05:01 INFO  : Disconnected from the channel tcfchan#24.
22:07:09 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
22:07:11 INFO  : XSCT server has started successfully.
22:07:11 INFO  : plnx-install-location is set to ''
22:07:11 INFO  : Successfully done setting XSCT server connection channel  
22:07:11 INFO  : Successfully done setting workspace for the tool. 
22:07:13 INFO  : Registering command handlers for Vitis TCF services
22:07:13 INFO  : Successfully done query RDI_DATADIR 
22:09:04 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_HW/export/aFIFO_HW' from custom platform repositories.
22:10:32 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:10:32 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:10:44 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:10:47 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:10:47 INFO  : (SwPlatform) Successfully done update_mss 
22:10:48 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:12:31 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:12:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:12:51 INFO  : 'jtag frequency' command is executed.
22:12:51 INFO  : Context for 'APU' is selected.
22:12:52 INFO  : System reset is completed.
22:12:55 INFO  : 'after 3000' command is executed.
22:12:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:12:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:12:58 INFO  : Context for 'APU' is selected.
22:12:58 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:12:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:59 INFO  : Context for 'APU' is selected.
22:12:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:12:59 INFO  : 'ps7_init' command is executed.
22:12:59 INFO  : 'ps7_post_config' command is executed.
22:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:12:59 INFO  : Memory regions updated for context APU
22:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:00 INFO  : 'con' command is executed.
22:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:13:14 INFO  : Disconnected from the channel tcfchan#3.
22:13:27 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:13:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:13:40 INFO  : 'jtag frequency' command is executed.
22:13:41 INFO  : Context for 'APU' is selected.
22:13:41 INFO  : System reset is completed.
22:13:44 INFO  : 'after 3000' command is executed.
22:13:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:13:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:13:47 INFO  : Context for 'APU' is selected.
22:13:47 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:47 INFO  : Context for 'APU' is selected.
22:13:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:13:48 INFO  : 'ps7_init' command is executed.
22:13:48 INFO  : 'ps7_post_config' command is executed.
22:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:48 INFO  : Memory regions updated for context APU
22:13:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:49 INFO  : 'con' command is executed.
22:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:20:22 INFO  : Disconnected from the channel tcfchan#5.
22:20:31 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:24:30 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:47 INFO  : 'jtag frequency' command is executed.
22:24:48 INFO  : Context for 'APU' is selected.
22:24:48 INFO  : System reset is completed.
22:24:51 INFO  : 'after 3000' command is executed.
22:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:54 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:24:54 INFO  : Context for 'APU' is selected.
22:24:54 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:24:54 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:54 INFO  : Context for 'APU' is selected.
22:24:54 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:24:55 INFO  : 'ps7_init' command is executed.
22:24:55 INFO  : 'ps7_post_config' command is executed.
22:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:55 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:56 INFO  : Memory regions updated for context APU
22:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:56 INFO  : 'con' command is executed.
22:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:56 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:25:35 INFO  : Disconnected from the channel tcfchan#8.
22:26:54 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:27:13 INFO  : 'jtag frequency' command is executed.
22:27:14 INFO  : Context for 'APU' is selected.
22:27:14 INFO  : System reset is completed.
22:27:17 INFO  : 'after 3000' command is executed.
22:27:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:20 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:27:21 INFO  : Context for 'APU' is selected.
22:27:21 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:27:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:21 INFO  : Context for 'APU' is selected.
22:27:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:27:21 INFO  : 'ps7_init' command is executed.
22:27:21 INFO  : 'ps7_post_config' command is executed.
22:27:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:22 INFO  : Memory regions updated for context APU
22:27:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:22 INFO  : 'con' command is executed.
22:27:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:27:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:27:42 INFO  : Disconnected from the channel tcfchan#10.
22:28:41 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:28:59 INFO  : 'jtag frequency' command is executed.
22:28:59 INFO  : Context for 'APU' is selected.
22:28:59 INFO  : System reset is completed.
22:29:02 INFO  : 'after 3000' command is executed.
22:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:29:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:29:06 INFO  : Context for 'APU' is selected.
22:29:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:29:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:06 INFO  : Context for 'APU' is selected.
22:29:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:29:07 INFO  : 'ps7_init' command is executed.
22:29:07 INFO  : 'ps7_post_config' command is executed.
22:29:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:07 INFO  : Memory regions updated for context APU
22:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:08 INFO  : 'con' command is executed.
22:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:29:47 INFO  : Disconnected from the channel tcfchan#12.
22:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:29:53 INFO  : 'jtag frequency' command is executed.
22:29:53 INFO  : Context for 'APU' is selected.
22:29:53 INFO  : System reset is completed.
22:29:56 INFO  : 'after 3000' command is executed.
22:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:29:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:29:59 INFO  : Context for 'APU' is selected.
22:29:59 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:29:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:59 INFO  : Context for 'APU' is selected.
22:29:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:29:59 INFO  : 'ps7_init' command is executed.
22:29:59 INFO  : 'ps7_post_config' command is executed.
22:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:59 INFO  : Memory regions updated for context APU
22:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:59 INFO  : 'con' command is executed.
22:29:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:29:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:32:06 INFO  : Disconnected from the channel tcfchan#13.
22:34:18 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:34:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:34:30 INFO  : 'jtag frequency' command is executed.
22:34:31 INFO  : Context for 'APU' is selected.
22:34:31 INFO  : System reset is completed.
22:34:34 INFO  : 'after 3000' command is executed.
22:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:34:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:34:37 INFO  : Context for 'APU' is selected.
22:34:37 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:34:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:37 INFO  : Context for 'APU' is selected.
22:34:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:34:38 INFO  : 'ps7_init' command is executed.
22:34:38 INFO  : 'ps7_post_config' command is executed.
22:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:38 INFO  : Memory regions updated for context APU
22:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:38 INFO  : 'con' command is executed.
22:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:34:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:35:15 INFO  : Disconnected from the channel tcfchan#15.
22:36:08 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:36:23 INFO  : 'jtag frequency' command is executed.
22:36:23 INFO  : Context for 'APU' is selected.
22:36:24 INFO  : System reset is completed.
22:36:27 INFO  : 'after 3000' command is executed.
22:36:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:36:30 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:36:30 INFO  : Context for 'APU' is selected.
22:36:30 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:36:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:36:30 INFO  : Context for 'APU' is selected.
22:36:30 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:36:31 INFO  : 'ps7_init' command is executed.
22:36:31 INFO  : 'ps7_post_config' command is executed.
22:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:36:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:36:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:36:31 INFO  : Memory regions updated for context APU
22:36:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:36:31 INFO  : 'con' command is executed.
22:36:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:36:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:37:29 INFO  : Disconnected from the channel tcfchan#17.
22:38:52 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:39:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:39:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:39:07 INFO  : 'jtag frequency' command is executed.
22:39:08 INFO  : Context for 'APU' is selected.
22:39:08 INFO  : System reset is completed.
22:39:11 INFO  : 'after 3000' command is executed.
22:39:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:39:14 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:39:14 INFO  : Context for 'APU' is selected.
22:39:14 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:39:14 INFO  : 'configparams force-mem-access 1' command is executed.
22:39:14 INFO  : Context for 'APU' is selected.
22:39:14 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:39:15 INFO  : 'ps7_init' command is executed.
22:39:15 INFO  : 'ps7_post_config' command is executed.
22:39:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:39:15 INFO  : 'configparams force-mem-access 0' command is executed.
22:39:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:39:16 INFO  : Memory regions updated for context APU
22:39:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:39:16 INFO  : 'con' command is executed.
22:39:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:39:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:41:57 INFO  : Disconnected from the channel tcfchan#19.
22:42:08 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:42:19 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:38 INFO  : 'jtag frequency' command is executed.
22:42:39 INFO  : Context for 'APU' is selected.
22:42:39 INFO  : System reset is completed.
22:42:42 INFO  : 'after 3000' command is executed.
22:42:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:45 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:42:45 INFO  : Context for 'APU' is selected.
22:42:45 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:42:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:45 INFO  : Context for 'APU' is selected.
22:42:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:42:46 INFO  : 'ps7_init' command is executed.
22:42:46 INFO  : 'ps7_post_config' command is executed.
22:42:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:47 INFO  : Memory regions updated for context APU
22:42:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:47 INFO  : 'con' command is executed.
22:42:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:42:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:43:38 INFO  : Disconnected from the channel tcfchan#22.
22:46:03 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:46:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:46:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:46:33 INFO  : 'jtag frequency' command is executed.
22:46:33 INFO  : Context for 'APU' is selected.
22:46:33 INFO  : System reset is completed.
22:46:36 INFO  : 'after 3000' command is executed.
22:46:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:46:40 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:46:40 INFO  : Context for 'APU' is selected.
22:46:40 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:46:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:46:40 INFO  : Context for 'APU' is selected.
22:46:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:46:41 INFO  : 'ps7_init' command is executed.
22:46:41 INFO  : 'ps7_post_config' command is executed.
22:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:46:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:46:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:46:41 INFO  : Memory regions updated for context APU
22:46:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:46:41 INFO  : 'con' command is executed.
22:46:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:46:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:47:02 INFO  : Disconnected from the channel tcfchan#24.
22:47:26 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:47:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:47:48 INFO  : 'jtag frequency' command is executed.
22:47:49 INFO  : Context for 'APU' is selected.
22:47:49 INFO  : System reset is completed.
22:47:52 INFO  : 'after 3000' command is executed.
22:47:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:47:55 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:47:55 INFO  : Context for 'APU' is selected.
22:47:55 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:47:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:55 INFO  : Context for 'APU' is selected.
22:47:55 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:47:56 INFO  : 'ps7_init' command is executed.
22:47:56 INFO  : 'ps7_post_config' command is executed.
22:47:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:56 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:57 INFO  : Memory regions updated for context APU
22:47:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:57 INFO  : 'con' command is executed.
22:47:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:47:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:49:03 INFO  : Disconnected from the channel tcfchan#26.
22:49:34 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:49:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:49:49 INFO  : 'jtag frequency' command is executed.
22:49:49 INFO  : Context for 'APU' is selected.
22:49:49 INFO  : System reset is completed.
22:49:52 INFO  : 'after 3000' command is executed.
22:49:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:49:55 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:49:55 INFO  : Context for 'APU' is selected.
22:49:55 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:49:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:55 INFO  : Context for 'APU' is selected.
22:49:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:49:56 INFO  : 'ps7_init' command is executed.
22:49:56 INFO  : 'ps7_post_config' command is executed.
22:49:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:56 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:57 INFO  : Memory regions updated for context APU
22:49:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:57 INFO  : 'con' command is executed.
22:49:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:49:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
22:58:23 INFO  : Disconnected from the channel tcfchan#28.
22:58:59 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
22:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:59:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:59:18 INFO  : 'jtag frequency' command is executed.
22:59:19 INFO  : Context for 'APU' is selected.
22:59:19 INFO  : System reset is completed.
22:59:22 INFO  : 'after 3000' command is executed.
22:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:59:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
22:59:25 INFO  : Context for 'APU' is selected.
22:59:25 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
22:59:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:25 INFO  : Context for 'APU' is selected.
22:59:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
22:59:25 INFO  : 'ps7_init' command is executed.
22:59:26 INFO  : 'ps7_post_config' command is executed.
22:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:26 INFO  : Memory regions updated for context APU
22:59:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:26 INFO  : 'con' command is executed.
22:59:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:59:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
23:02:11 INFO  : Disconnected from the channel tcfchan#30.
23:02:16 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
23:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:02:35 INFO  : 'jtag frequency' command is executed.
23:02:35 INFO  : Context for 'APU' is selected.
23:02:35 INFO  : System reset is completed.
23:02:38 INFO  : 'after 3000' command is executed.
23:02:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:02:42 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
23:02:42 INFO  : Context for 'APU' is selected.
23:02:42 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
23:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:42 INFO  : Context for 'APU' is selected.
23:02:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
23:02:43 INFO  : 'ps7_init' command is executed.
23:02:43 INFO  : 'ps7_post_config' command is executed.
23:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:43 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:43 INFO  : Memory regions updated for context APU
23:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:43 INFO  : 'con' command is executed.
23:02:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:02:43 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
23:03:08 INFO  : Disconnected from the channel tcfchan#32.
23:03:16 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
23:03:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:03:25 INFO  : 'jtag frequency' command is executed.
23:03:26 INFO  : Context for 'APU' is selected.
23:03:26 INFO  : System reset is completed.
23:03:29 INFO  : 'after 3000' command is executed.
23:03:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:03:32 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
23:03:32 INFO  : Context for 'APU' is selected.
23:03:32 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
23:03:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:03:32 INFO  : Context for 'APU' is selected.
23:03:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
23:03:32 INFO  : 'ps7_init' command is executed.
23:03:32 INFO  : 'ps7_post_config' command is executed.
23:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:03:33 INFO  : Memory regions updated for context APU
23:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:03:33 INFO  : 'con' command is executed.
23:03:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:03:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
23:04:03 INFO  : Disconnected from the channel tcfchan#34.
23:04:41 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
23:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:04:52 INFO  : 'jtag frequency' command is executed.
23:04:53 INFO  : Context for 'APU' is selected.
23:04:53 INFO  : System reset is completed.
23:04:56 INFO  : 'after 3000' command is executed.
23:04:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:04:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
23:04:59 INFO  : Context for 'APU' is selected.
23:04:59 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
23:04:59 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:59 INFO  : Context for 'APU' is selected.
23:04:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
23:05:00 INFO  : 'ps7_init' command is executed.
23:05:00 INFO  : 'ps7_post_config' command is executed.
23:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:00 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:00 INFO  : Memory regions updated for context APU
23:05:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:00 INFO  : 'con' command is executed.
23:05:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:05:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
23:06:02 INFO  : Disconnected from the channel tcfchan#36.
23:08:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:08:49 INFO  : 'jtag frequency' command is executed.
23:08:49 INFO  : Context for 'APU' is selected.
23:08:49 INFO  : System reset is completed.
23:08:53 INFO  : 'after 3000' command is executed.
23:08:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:08:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
23:08:56 INFO  : Context for 'APU' is selected.
23:08:56 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
23:08:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:56 INFO  : Context for 'APU' is selected.
23:08:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
23:08:57 INFO  : 'ps7_init' command is executed.
23:08:57 INFO  : 'ps7_post_config' command is executed.
23:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:57 INFO  : Memory regions updated for context APU
23:08:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:57 INFO  : 'con' command is executed.
23:08:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:08:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
23:09:04 INFO  : Disconnected from the channel tcfchan#37.
23:09:15 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
23:09:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:09:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:09:40 INFO  : 'jtag frequency' command is executed.
23:09:41 INFO  : Context for 'APU' is selected.
23:09:41 INFO  : System reset is completed.
23:09:44 INFO  : 'after 3000' command is executed.
23:09:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:09:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
23:09:47 INFO  : Context for 'APU' is selected.
23:09:47 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
23:09:47 INFO  : 'configparams force-mem-access 1' command is executed.
23:09:47 INFO  : Context for 'APU' is selected.
23:09:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
23:09:47 INFO  : 'ps7_init' command is executed.
23:09:47 INFO  : 'ps7_post_config' command is executed.
23:09:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:09:48 INFO  : 'configparams force-mem-access 0' command is executed.
23:09:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

23:09:48 INFO  : Memory regions updated for context APU
23:09:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:09:48 INFO  : 'con' command is executed.
23:09:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:09:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
23:15:04 INFO  : Disconnected from the channel tcfchan#39.
18:54:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
18:54:53 INFO  : XSCT server has started successfully.
18:54:53 INFO  : Successfully done setting XSCT server connection channel  
18:54:53 INFO  : plnx-install-location is set to ''
18:54:53 INFO  : Successfully done setting workspace for the tool. 
18:54:55 INFO  : Registering command handlers for Vitis TCF services
18:54:58 INFO  : Successfully done query RDI_DATADIR 
18:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:43 INFO  : 'jtag frequency' command is executed.
18:55:43 INFO  : Context for 'APU' is selected.
18:55:43 INFO  : System reset is completed.
18:55:46 INFO  : 'after 3000' command is executed.
18:55:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:55:49 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
18:55:49 INFO  : Context for 'APU' is selected.
18:55:50 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
18:55:50 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:50 INFO  : Context for 'APU' is selected.
18:55:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
18:55:50 INFO  : 'ps7_init' command is executed.
18:55:50 INFO  : 'ps7_post_config' command is executed.
18:55:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:51 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:51 INFO  : Memory regions updated for context APU
18:55:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:51 INFO  : 'con' command is executed.
18:55:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
18:56:18 INFO  : Disconnected from the channel tcfchan#1.
19:23:13 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/Conv_Accel_HW/export/Conv_Accel_HW' from custom platform repositories.
19:25:10 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
19:25:10 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:25:19 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:25:23 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:25:23 INFO  : (SwPlatform) Successfully done update_mss 
19:25:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
19:27:36 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
19:28:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:28:08 INFO  : 'jtag frequency' command is executed.
19:28:09 INFO  : Context for 'APU' is selected.
19:28:09 INFO  : System reset is completed.
19:28:12 INFO  : 'after 3000' command is executed.
19:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:28:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
19:28:15 INFO  : Context for 'APU' is selected.
19:28:15 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
19:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:15 INFO  : Context for 'APU' is selected.
19:28:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
19:28:16 INFO  : 'ps7_init' command is executed.
19:28:16 INFO  : 'ps7_post_config' command is executed.
19:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:28:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:28:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

19:28:16 INFO  : Memory regions updated for context APU
19:28:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:28:16 INFO  : 'con' command is executed.
19:28:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:28:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
19:28:23 INFO  : Disconnected from the channel tcfchan#4.
21:22:10 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:22:51 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accelerator_APP'...
21:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:23:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:23:09 INFO  : 'jtag frequency' command is executed.
21:23:09 INFO  : Context for 'APU' is selected.
21:23:09 INFO  : System reset is completed.
21:23:12 INFO  : 'after 3000' command is executed.
21:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:23:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit"
21:23:15 INFO  : Context for 'APU' is selected.
21:23:15 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa'.
21:23:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:15 INFO  : Context for 'APU' is selected.
21:23:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl' is done.
21:23:15 INFO  : 'ps7_init' command is executed.
21:23:16 INFO  : 'ps7_post_config' command is executed.
21:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_APP/Debug/Convolution_Accelerator_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:16 INFO  : Memory regions updated for context APU
21:23:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:16 INFO  : 'con' command is executed.
21:23:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:23:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accelerator_app_system_standalone.tcl'
21:39:18 INFO  : Disconnected from the channel tcfchan#7.
12:06:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
12:06:58 INFO  : XSCT server has started successfully.
12:06:58 INFO  : Successfully done setting XSCT server connection channel  
12:06:58 INFO  : plnx-install-location is set to ''
12:06:58 INFO  : Successfully done setting workspace for the tool. 
12:07:00 INFO  : Registering command handlers for Vitis TCF services
12:07:02 INFO  : Successfully done query RDI_DATADIR 
12:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:08:20 INFO  : 'jtag frequency' command is executed.
12:08:20 INFO  : Context for 'APU' is selected.
12:08:21 INFO  : System reset is completed.
12:08:24 INFO  : 'after 3000' command is executed.
12:08:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:08:27 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
12:08:27 INFO  : Context for 'APU' is selected.
12:08:28 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
12:08:28 INFO  : 'configparams force-mem-access 1' command is executed.
12:08:28 INFO  : Context for 'APU' is selected.
12:08:28 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
12:08:28 INFO  : 'ps7_init' command is executed.
12:08:28 INFO  : 'ps7_post_config' command is executed.
12:08:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:29 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:08:29 INFO  : 'configparams force-mem-access 0' command is executed.
12:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:08:29 INFO  : Memory regions updated for context APU
12:08:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:08:29 INFO  : 'con' command is executed.
12:08:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:08:29 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
12:09:17 INFO  : Disconnected from the channel tcfchan#1.
12:10:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:51 INFO  : 'jtag frequency' command is executed.
12:10:52 INFO  : Context for 'APU' is selected.
12:10:52 INFO  : System reset is completed.
12:10:55 INFO  : 'after 3000' command is executed.
12:10:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
12:10:58 INFO  : Context for 'APU' is selected.
12:11:00 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
12:11:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:01 INFO  : Context for 'APU' is selected.
12:11:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
12:11:01 INFO  : 'ps7_init' command is executed.
12:11:01 INFO  : 'ps7_post_config' command is executed.
12:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:01 INFO  : Memory regions updated for context APU
12:11:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:01 INFO  : 'con' command is executed.
12:11:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
12:11:26 INFO  : Disconnected from the channel tcfchan#2.
12:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:31 INFO  : 'jtag frequency' command is executed.
12:11:31 INFO  : Context for 'APU' is selected.
12:11:31 INFO  : System reset is completed.
12:11:34 INFO  : 'after 3000' command is executed.
12:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:37 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit"
12:11:37 INFO  : Context for 'APU' is selected.
12:11:38 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa'.
12:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:39 INFO  : Context for 'APU' is selected.
12:11:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl' is done.
12:11:39 INFO  : 'ps7_init' command is executed.
12:11:39 INFO  : 'ps7_post_config' command is executed.
12:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:39 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/bitstream/aFIFO.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/hw/aFIFO.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_APP/Debug/aFIFO_BUFFER_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:39 INFO  : Memory regions updated for context APU
12:11:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:39 INFO  : 'con' command is executed.
12:11:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:39 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_afifo_buffer_app_system_standalone.tcl'
12:12:10 INFO  : Disconnected from the channel tcfchan#3.
12:12:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:12:27 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:20:40 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:20:40 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:23:27 INFO  : Checking for BSP changes to sync application flags for project 'int_conv_APP'...
12:23:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:23:36 INFO  : 'jtag frequency' command is executed.
12:23:36 INFO  : Context for 'APU' is selected.
12:23:36 INFO  : System reset is completed.
12:23:39 INFO  : 'after 3000' command is executed.
12:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:23:42 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:23:42 INFO  : Context for 'APU' is selected.
12:23:42 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa'.
12:23:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:42 INFO  : Context for 'APU' is selected.
12:23:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl' is done.
12:23:43 INFO  : 'ps7_init' command is executed.
12:23:43 INFO  : 'ps7_post_config' command is executed.
12:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:43 INFO  : Memory regions updated for context APU
12:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:43 INFO  : 'con' command is executed.
12:23:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:43 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\debugger_int_conv_app-default.tcl'
12:23:56 INFO  : Disconnected from the channel tcfchan#5.
12:24:06 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:24:09 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:24:09 INFO  : (SwPlatform) Successfully done update_mss 
12:24:10 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:24:40 INFO  : Checking for BSP changes to sync application flags for project 'int_conv_APP'...
12:24:40 INFO  : Updating application flags with new BSP settings...
12:24:40 INFO  : Successfully updated application flags for project int_conv_APP.
12:28:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:29:00 INFO  : 'jtag frequency' command is executed.
12:29:01 INFO  : Context for 'APU' is selected.
12:29:01 INFO  : System reset is completed.
12:29:04 INFO  : 'after 3000' command is executed.
12:29:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:29:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:29:08 INFO  : Context for 'APU' is selected.
12:29:08 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa'.
12:29:08 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:08 INFO  : Context for 'APU' is selected.
12:29:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl' is done.
12:29:08 INFO  : 'ps7_init' command is executed.
12:29:08 INFO  : 'ps7_post_config' command is executed.
12:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:08 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:09 INFO  : Memory regions updated for context APU
12:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:09 INFO  : 'con' command is executed.
12:29:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_int_conv_app_system_standalone.tcl'
12:29:25 INFO  : Disconnected from the channel tcfchan#8.
12:30:04 INFO  : Checking for BSP changes to sync application flags for project 'int_conv_APP'...
12:30:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:19 INFO  : 'jtag frequency' command is executed.
12:30:20 INFO  : Context for 'APU' is selected.
12:30:20 INFO  : System reset is completed.
12:30:23 INFO  : 'after 3000' command is executed.
12:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:26 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:30:27 INFO  : Context for 'APU' is selected.
12:30:27 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa'.
12:30:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:27 INFO  : Context for 'APU' is selected.
12:30:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl' is done.
12:30:27 INFO  : 'ps7_init' command is executed.
12:30:27 INFO  : 'ps7_post_config' command is executed.
12:30:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_APP/Debug/int_conv_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:28 INFO  : Memory regions updated for context APU
12:30:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:28 INFO  : 'con' command is executed.
12:30:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:30:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_int_conv_app_system_standalone.tcl'
12:30:56 INFO  : Disconnected from the channel tcfchan#10.
14:58:31 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/int_conv_HW/export/int_conv_HW' from custom platform repositories.
15:01:27 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:01:27 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:01:49 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:01:52 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:01:53 INFO  : (SwPlatform) Successfully done update_mss 
15:01:53 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:03:57 INFO  : Checking for BSP changes to sync application flags for project 'Multiplier_APP'...
15:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:11 INFO  : 'jtag frequency' command is executed.
15:04:11 INFO  : Context for 'APU' is selected.
15:04:11 INFO  : System reset is completed.
15:04:14 INFO  : 'after 3000' command is executed.
15:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit"
15:04:17 INFO  : Context for 'APU' is selected.
15:04:17 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa'.
15:04:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:17 INFO  : Context for 'APU' is selected.
15:04:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl' is done.
15:04:18 INFO  : 'ps7_init' command is executed.
15:04:18 INFO  : 'ps7_post_config' command is executed.
15:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:18 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:18 INFO  : Memory regions updated for context APU
15:04:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:18 INFO  : 'con' command is executed.
15:04:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:04:18 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_multiplier_app_system_standalone.tcl'
15:04:32 INFO  : Disconnected from the channel tcfchan#13.
15:21:34 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW' from custom platform repositories.
15:42:06 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:42:06 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:42:11 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:42:14 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:42:15 INFO  : (SwPlatform) Successfully done update_mss 
15:42:15 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:44:39 INFO  : Checking for BSP changes to sync application flags for project 'aFIFO_BUFFER_APP'...
15:55:19 INFO  : Checking for BSP changes to sync application flags for project 'Multiplier_APP'...
15:55:37 INFO  : Checking for BSP changes to sync application flags for project 'Multiplier_APP'...
15:55:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:55:51 INFO  : 'jtag frequency' command is executed.
15:55:51 INFO  : Context for 'APU' is selected.
15:55:52 INFO  : System reset is completed.
15:55:55 INFO  : 'after 3000' command is executed.
15:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:55:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit"
15:55:58 INFO  : Context for 'APU' is selected.
15:55:58 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa'.
15:55:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:58 INFO  : Context for 'APU' is selected.
15:55:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl' is done.
15:55:59 INFO  : 'ps7_init' command is executed.
15:55:59 INFO  : 'ps7_post_config' command is executed.
15:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:59 INFO  : Memory regions updated for context APU
15:56:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:00 INFO  : 'con' command is executed.
15:56:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:56:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_multiplier_app_system_standalone.tcl'
15:56:54 INFO  : Disconnected from the channel tcfchan#19.
16:23:28 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
16:23:30 INFO  : XSCT server has started successfully.
16:23:30 INFO  : Successfully done setting XSCT server connection channel  
16:23:30 INFO  : plnx-install-location is set to ''
16:23:30 INFO  : Successfully done setting workspace for the tool. 
16:23:31 INFO  : Registering command handlers for Vitis TCF services
16:23:33 INFO  : Successfully done query RDI_DATADIR 
16:23:59 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW' from custom platform repositories.
16:24:38 INFO  : Hardware specification for platform project 'Multiplier_HW' is updated.
16:25:07 ERROR : An unexpected exception occurred in the module 'reading platform'
16:25:07 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accelerator_HW/export/Convolution_Accelerator_HW' from custom platform repositories.
16:25:18 INFO  : Checking for BSP changes to sync application flags for project 'Multiplier_APP'...
16:25:19 INFO  : The hardware specfication used by project 'Multiplier_APP' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:25:19 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\bitstream\Multiplier_Processor_Wrapper.bit' stored in project is removed.
16:25:19 INFO  : The updated bitstream files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\bitstream' in project 'Multiplier_APP'.
16:25:19 INFO  : The file 'C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\psinit\ps7_init.tcl' stored in project is removed.
16:25:24 INFO  : The updated ps init files are copied from platform to folder 'C:\GitHub\ReconHardware\FPGA_Files\Software\Multiplier_APP\_ide\psinit' in project 'Multiplier_APP'.
16:26:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:53 INFO  : 'jtag frequency' command is executed.
16:26:53 INFO  : Context for 'APU' is selected.
16:26:54 INFO  : System reset is completed.
16:26:57 INFO  : 'after 3000' command is executed.
16:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:26:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit"
16:26:59 INFO  : Context for 'APU' is selected.
16:26:59 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa'.
16:26:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:59 INFO  : Context for 'APU' is selected.
16:26:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl' is done.
16:26:59 INFO  : 'ps7_init' command is executed.
16:26:59 INFO  : 'ps7_post_config' command is executed.
16:26:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:00 INFO  : Memory regions updated for context APU
16:27:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:00 INFO  : 'con' command is executed.
16:27:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:27:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_multiplier_app_system_standalone.tcl'
16:28:49 INFO  : Disconnected from the channel tcfchan#3.
16:29:14 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
16:29:14 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
16:31:04 INFO  : Checking for BSP changes to sync application flags for project 'Multiplier_APP'...
16:31:44 INFO  : Checking for BSP changes to sync application flags for project 'Multiplier_APP'...
16:31:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:31:54 INFO  : 'jtag frequency' command is executed.
16:31:54 INFO  : Context for 'APU' is selected.
16:31:54 INFO  : System reset is completed.
16:31:57 INFO  : 'after 3000' command is executed.
16:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:31:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit"
16:31:59 INFO  : Context for 'APU' is selected.
16:31:59 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa'.
16:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:31:59 INFO  : Context for 'APU' is selected.
16:31:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl' is done.
16:32:00 INFO  : 'ps7_init' command is executed.
16:32:00 INFO  : 'ps7_post_config' command is executed.
16:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:00 INFO  : Memory regions updated for context APU
16:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:00 INFO  : 'con' command is executed.
16:32:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

16:32:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_multiplier_app_system_standalone.tcl'
16:32:31 INFO  : Disconnected from the channel tcfchan#7.
12:21:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
12:22:01 INFO  : XSCT server has started successfully.
12:22:01 INFO  : plnx-install-location is set to ''
12:22:01 INFO  : Successfully done setting XSCT server connection channel  
12:22:01 INFO  : Successfully done setting workspace for the tool. 
12:22:03 INFO  : Registering command handlers for Vitis TCF services
12:22:06 INFO  : Successfully done query RDI_DATADIR 
12:26:46 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:26:46 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:27:02 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:27:03 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:27:06 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:27:07 INFO  : (SwPlatform) Successfully done update_mss 
12:27:07 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:28:53 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
12:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:29:12 INFO  : 'jtag frequency' command is executed.
12:29:12 INFO  : Context for 'APU' is selected.
12:29:12 INFO  : System reset is completed.
12:29:15 INFO  : 'after 3000' command is executed.
12:29:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:29:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
12:29:19 INFO  : Context for 'APU' is selected.
12:29:19 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
12:29:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:29:19 INFO  : Context for 'APU' is selected.
12:29:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
12:29:19 INFO  : 'ps7_init' command is executed.
12:29:19 INFO  : 'ps7_post_config' command is executed.
12:29:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:29:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:29:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:29:20 INFO  : Memory regions updated for context APU
12:29:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:29:20 INFO  : 'con' command is executed.
12:29:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:29:20 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
12:29:30 INFO  : Disconnected from the channel tcfchan#3.
12:37:30 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
12:38:52 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW' from custom platform repositories.
12:39:36 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Xbar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:39:36 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Xbar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:39:52 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/Xbar_HW/export/Xbar_HW' from custom platform repositories.
12:46:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Test_XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:46:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Test_XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:49:26 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/Test_XBar_HW/export/Test_XBar_HW' from custom platform repositories.
12:53:34 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:53:34 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:53:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:53:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:53:46 INFO  : (SwPlatform) Successfully done update_mss 
12:53:46 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:55:30 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
12:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:55:51 INFO  : 'jtag frequency' command is executed.
12:55:51 INFO  : Context for 'APU' is selected.
12:55:51 INFO  : System reset is completed.
12:55:54 INFO  : 'after 3000' command is executed.
12:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:55:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
12:55:57 INFO  : Context for 'APU' is selected.
12:55:57 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
12:55:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:55:57 INFO  : Context for 'APU' is selected.
12:55:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
12:55:57 INFO  : 'ps7_init' command is executed.
12:55:57 INFO  : 'ps7_post_config' command is executed.
12:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:55:57 INFO  : 'configparams force-mem-access 0' command is executed.
12:55:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:55:57 INFO  : Memory regions updated for context APU
12:55:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:55:57 INFO  : 'con' command is executed.
12:55:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:55:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
12:56:25 INFO  : Disconnected from the channel tcfchan#7.
12:59:05 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
12:59:15 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
12:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:59:25 INFO  : 'jtag frequency' command is executed.
12:59:25 INFO  : Context for 'APU' is selected.
12:59:25 INFO  : System reset is completed.
12:59:28 INFO  : 'after 3000' command is executed.
12:59:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:59:31 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
12:59:31 INFO  : Context for 'APU' is selected.
12:59:31 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
12:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:31 INFO  : Context for 'APU' is selected.
12:59:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
12:59:31 INFO  : 'ps7_init' command is executed.
12:59:31 INFO  : 'ps7_post_config' command is executed.
12:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:59:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:59:31 INFO  : Memory regions updated for context APU
12:59:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:31 INFO  : 'con' command is executed.
12:59:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:59:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
13:00:12 INFO  : Disconnected from the channel tcfchan#10.
13:00:36 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
13:00:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:00:51 INFO  : 'jtag frequency' command is executed.
13:00:51 INFO  : Context for 'APU' is selected.
13:00:51 INFO  : System reset is completed.
13:00:54 INFO  : 'after 3000' command is executed.
13:00:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:00:56 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
13:00:56 INFO  : Context for 'APU' is selected.
13:00:56 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
13:00:56 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:57 INFO  : Context for 'APU' is selected.
13:00:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
13:00:57 INFO  : 'ps7_init' command is executed.
13:00:57 INFO  : 'ps7_post_config' command is executed.
13:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:00:57 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:57 INFO  : Memory regions updated for context APU
13:00:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:57 INFO  : 'con' command is executed.
13:00:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:00:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
13:02:02 INFO  : Disconnected from the channel tcfchan#12.
08:22:15 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
08:22:17 INFO  : XSCT server has started successfully.
08:22:17 INFO  : Successfully done setting XSCT server connection channel  
08:22:17 INFO  : plnx-install-location is set to ''
08:22:17 INFO  : Successfully done setting workspace for the tool. 
08:22:18 INFO  : Registering command handlers for Vitis TCF services
08:22:21 INFO  : Successfully done query RDI_DATADIR 
08:23:19 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
08:23:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa is already opened

08:23:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:23:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:23:36 INFO  : 'jtag frequency' command is executed.
08:23:36 INFO  : Context for 'APU' is selected.
08:23:36 INFO  : System reset is completed.
08:23:39 INFO  : 'after 3000' command is executed.
08:23:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:23:42 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit"
08:23:42 INFO  : Context for 'APU' is selected.
08:23:42 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa'.
08:23:42 INFO  : 'configparams force-mem-access 1' command is executed.
08:23:42 INFO  : Context for 'APU' is selected.
08:23:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl' is done.
08:23:43 INFO  : 'ps7_init' command is executed.
08:23:43 INFO  : 'ps7_post_config' command is executed.
08:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:23:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:23:43 INFO  : 'configparams force-mem-access 0' command is executed.
08:23:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/bitstream/Multiplier_Processor_Wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/hw/Multiplier_Processor_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_APP/Debug/Multiplier_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

08:23:44 INFO  : Memory regions updated for context APU
08:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:23:44 INFO  : 'con' command is executed.
08:23:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:23:44 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_multiplier_app_system_standalone.tcl'
08:23:56 INFO  : Disconnected from the channel tcfchan#2.
08:24:03 INFO  : Checking for BSP changes to sync application flags for project 'XBar_APP'...
08:24:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa is already opened

08:24:10 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:24:11 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:24:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:24:20 INFO  : 'jtag frequency' command is executed.
08:24:20 INFO  : Context for 'APU' is selected.
08:24:21 INFO  : System reset is completed.
08:24:24 INFO  : 'after 3000' command is executed.
08:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:24:27 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
08:24:27 INFO  : Context for 'APU' is selected.
08:24:27 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
08:24:27 INFO  : 'configparams force-mem-access 1' command is executed.
08:24:27 INFO  : Context for 'APU' is selected.
08:24:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
08:24:28 INFO  : 'ps7_init' command is executed.
08:24:28 INFO  : 'ps7_post_config' command is executed.
08:24:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
08:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

08:24:28 INFO  : Memory regions updated for context APU
08:24:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:24:29 INFO  : 'con' command is executed.
08:24:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:24:29 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
08:25:31 INFO  : Disconnected from the channel tcfchan#4.
08:29:27 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:29:27 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:31:15 INFO  : (SwPlaform) Successfully done setParamInSpec 
08:31:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
08:31:31 INFO  : (SwPlaform) Successfully done setParamInSpec 
08:31:32 INFO  : (SwPlatform) Successfully done update_mss 
08:31:32 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:44:26 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel'...
08:44:26 INFO  : Updating application flags with new BSP settings...
08:44:26 INFO  : Successfully updated application flags for project Convolution_Accel.
08:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:44:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:44:52 INFO  : 'jtag frequency' command is executed.
08:44:52 INFO  : Context for 'APU' is selected.
08:44:52 INFO  : System reset is completed.
08:44:55 INFO  : 'after 3000' command is executed.
08:44:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:44:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/bitstream/Conv_Accel_Top.bit"
08:44:58 INFO  : Context for 'APU' is selected.
08:44:58 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
08:44:58 INFO  : 'configparams force-mem-access 1' command is executed.
08:44:58 INFO  : Context for 'APU' is selected.
08:44:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/psinit/ps7_init.tcl' is done.
08:44:59 INFO  : 'ps7_init' command is executed.
08:44:59 INFO  : 'ps7_post_config' command is executed.
08:44:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:44:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/Debug/Convolution_Accel.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:44:59 INFO  : 'configparams force-mem-access 0' command is executed.
08:44:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/Debug/Convolution_Accel.elf
configparams force-mem-access 0
----------------End of Script----------------

08:44:59 INFO  : Memory regions updated for context APU
08:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:00 INFO  : 'con' command is executed.
08:45:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:45:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_system_standalone.tcl'
08:45:44 INFO  : Disconnected from the channel tcfchan#8.
08:45:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:45:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:45:49 INFO  : 'jtag frequency' command is executed.
08:45:49 INFO  : Context for 'APU' is selected.
08:45:49 INFO  : System reset is completed.
08:45:52 INFO  : 'after 3000' command is executed.
08:45:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:45:55 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/bitstream/Conv_Accel_Top.bit"
08:45:55 INFO  : Context for 'APU' is selected.
08:45:55 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
08:45:55 INFO  : 'configparams force-mem-access 1' command is executed.
08:45:55 INFO  : Context for 'APU' is selected.
08:45:55 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/psinit/ps7_init.tcl' is done.
08:45:55 INFO  : 'ps7_init' command is executed.
08:45:55 INFO  : 'ps7_post_config' command is executed.
08:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:55 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/Debug/Convolution_Accel.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:45:55 INFO  : 'configparams force-mem-access 0' command is executed.
08:45:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/Debug/Convolution_Accel.elf
configparams force-mem-access 0
----------------End of Script----------------

08:45:55 INFO  : Memory regions updated for context APU
08:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:45:55 INFO  : 'con' command is executed.
08:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:45:55 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_system_standalone.tcl'
08:46:40 INFO  : Disconnected from the channel tcfchan#9.
08:46:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:46:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:46:48 INFO  : 'jtag frequency' command is executed.
08:46:48 INFO  : Context for 'APU' is selected.
08:46:48 INFO  : System reset is completed.
08:46:51 INFO  : 'after 3000' command is executed.
08:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:46:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/bitstream/Conv_Accel_Top.bit"
08:46:53 INFO  : Context for 'APU' is selected.
08:46:53 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
08:46:53 INFO  : 'configparams force-mem-access 1' command is executed.
08:46:53 INFO  : Context for 'APU' is selected.
08:46:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/psinit/ps7_init.tcl' is done.
08:46:54 INFO  : 'ps7_init' command is executed.
08:46:54 INFO  : 'ps7_post_config' command is executed.
08:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/Debug/Convolution_Accel.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:46:54 INFO  : 'configparams force-mem-access 0' command is executed.
08:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/Debug/Convolution_Accel.elf
configparams force-mem-access 0
----------------End of Script----------------

08:46:54 INFO  : Memory regions updated for context APU
08:46:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:46:54 INFO  : 'con' command is executed.
08:46:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:46:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_system_standalone.tcl'
08:47:02 INFO  : Disconnected from the channel tcfchan#10.
08:47:30 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel'...
08:47:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:47:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:47:43 INFO  : 'jtag frequency' command is executed.
08:47:43 INFO  : Context for 'APU' is selected.
08:47:43 INFO  : System reset is completed.
08:47:46 INFO  : 'after 3000' command is executed.
08:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:47:49 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/bitstream/Conv_Accel_Top.bit"
08:47:49 INFO  : Context for 'APU' is selected.
08:47:49 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
08:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
08:47:49 INFO  : Context for 'APU' is selected.
08:47:49 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/psinit/ps7_init.tcl' is done.
08:47:50 INFO  : 'ps7_init' command is executed.
08:47:50 INFO  : 'ps7_post_config' command is executed.
08:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/Debug/Convolution_Accel.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:47:50 INFO  : 'configparams force-mem-access 0' command is executed.
08:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel/Debug/Convolution_Accel.elf
configparams force-mem-access 0
----------------End of Script----------------

08:47:50 INFO  : Memory regions updated for context APU
08:47:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:47:50 INFO  : 'con' command is executed.
08:47:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:47:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_system_standalone.tcl'
08:49:18 INFO  : Disconnected from the channel tcfchan#12.
08:49:46 INFO  : Hardware specification for platform project 'Convolution_Accel_HW' is updated.
08:49:52 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:49:52 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:49:53 ERROR : Internal exception while opening bsp settings dailog.
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getDriversForHwComponent(SwDb.java:588)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriverAssignment(SwDriversPresenter.java:109)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriversFromPlatform(SwDriversPresenter.java:90)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.viewReady(SwDriversPresenter.java:55)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.viewReady(BspSettingsPresenter.java:108)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsView.createDialogArea(BspSettingsView.java:134)
	at org.eclipse.jface.dialogs.TitleAreaDialog.createContents(TitleAreaDialog.java:158)
	at org.eclipse.jface.window.Window.create(Window.java:426)
	at org.eclipse.jface.dialogs.Dialog.create(Dialog.java:1096)
	at org.eclipse.jface.window.Window.open(Window.java:783)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.open(BspSettingsPresenter.java:96)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlowInternal(BspSettingsFlow.java:76)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:54)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$5(ScwStandaloneBspSettingsUi.java:187)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3906)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3537)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:471)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:237)
	at org.eclipse.ui.internal.progress.ProgressManager.lambda$25(ProgressManager.java:820)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:71)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:853)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:829)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.changeBspSettings(ScwStandaloneBspSettingsUi.java:166)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$2(ScwStandaloneBspSettingsUi.java:124)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:81)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3931)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3534)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)
08:49:57 ERROR : Internal exception while opening bsp settings dailog.
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getDriversForHwComponent(SwDb.java:588)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriverAssignment(SwDriversPresenter.java:109)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriversFromPlatform(SwDriversPresenter.java:90)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.viewReady(SwDriversPresenter.java:55)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.viewReady(BspSettingsPresenter.java:108)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsView.createDialogArea(BspSettingsView.java:134)
	at org.eclipse.jface.dialogs.TitleAreaDialog.createContents(TitleAreaDialog.java:158)
	at org.eclipse.jface.window.Window.create(Window.java:426)
	at org.eclipse.jface.dialogs.Dialog.create(Dialog.java:1096)
	at org.eclipse.jface.window.Window.open(Window.java:783)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.open(BspSettingsPresenter.java:96)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlowInternal(BspSettingsFlow.java:76)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:54)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$5(ScwStandaloneBspSettingsUi.java:187)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3906)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3537)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:471)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:237)
	at org.eclipse.ui.internal.progress.ProgressManager.lambda$25(ProgressManager.java:820)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:71)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:853)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:829)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.changeBspSettings(ScwStandaloneBspSettingsUi.java:166)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$2(ScwStandaloneBspSettingsUi.java:124)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:81)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3931)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3534)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)
08:50:21 ERROR : Failed to execute command 'domain active {zynq_fsbl}'. Click on details for more information.
08:50:22 ERROR : Failed to read mss path for 'standalone_domain'.
08:50:25 ERROR : Failed to execute command 'platform read {C:\GitHub\ReconHardware\FPGA_Files\Software\Convolution_Accel_HW\platform.spr}'. Click on details for more information.
08:50:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
08:50:31 INFO  : XSCT server has started successfully.
08:51:18 WARN  : Failed to closehw "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa"
Reason: Cannot close hw design 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
Design is not opened in the current session.

08:51:18 INFO  : Removed 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW' from custom platform repositories.
08:52:32 WARN  : Failed to closehw "C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa"
Reason: Cannot close hw design 'C:/GitHub/ReconHardware/FPGA_Files/Projects/matrixAccelerator/Conv_Accel_Top.xsa'.
Design is not opened in the current session.

08:52:59 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:52:59 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:53:10 INFO  : (SwPlaform) Successfully done setParamInSpec 
08:53:13 INFO  : (SwPlaform) Successfully done setParamInSpec 
08:53:14 INFO  : (SwPlatform) Successfully done update_mss 
08:53:14 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:55:32 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
08:55:34 INFO  : XSCT server has started successfully.
08:55:35 INFO  : Registering command handlers for Vitis TCF services
08:55:40 INFO  : Successfully done setting XSCT server connection channel  
08:55:40 INFO  : plnx-install-location is set to ''
08:55:40 INFO  : Successfully done setting workspace for the tool. 
08:55:40 INFO  : Successfully done query RDI_DATADIR 
08:55:41 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
08:55:41 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:56:02 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
08:56:02 INFO  : No changes in MSS file content so sources will not be generated.
08:57:04 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
08:57:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:57:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:57:56 INFO  : 'jtag frequency' command is executed.
08:57:57 INFO  : Context for 'APU' is selected.
08:57:57 INFO  : System reset is completed.
08:58:00 INFO  : 'after 3000' command is executed.
08:58:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
08:58:03 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
08:58:03 INFO  : Context for 'APU' is selected.
08:58:03 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
08:58:03 INFO  : 'configparams force-mem-access 1' command is executed.
08:58:03 INFO  : Context for 'APU' is selected.
08:58:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
08:58:04 INFO  : 'ps7_init' command is executed.
08:58:04 INFO  : 'ps7_post_config' command is executed.
08:58:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:58:04 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:58:04 INFO  : 'configparams force-mem-access 0' command is executed.
08:58:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

08:58:05 INFO  : Memory regions updated for context APU
08:58:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:58:05 INFO  : 'con' command is executed.
08:58:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:58:05 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
09:00:20 INFO  : Disconnected from the channel tcfchan#3.
09:00:37 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
09:00:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:01:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:01:00 INFO  : 'jtag frequency' command is executed.
09:01:00 INFO  : Context for 'APU' is selected.
09:01:00 INFO  : System reset is completed.
09:01:03 INFO  : 'after 3000' command is executed.
09:01:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:01:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
09:01:06 INFO  : Context for 'APU' is selected.
09:01:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
09:01:06 INFO  : 'configparams force-mem-access 1' command is executed.
09:01:06 INFO  : Context for 'APU' is selected.
09:01:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
09:01:07 INFO  : 'ps7_init' command is executed.
09:01:07 INFO  : 'ps7_post_config' command is executed.
09:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:01:07 INFO  : 'configparams force-mem-access 0' command is executed.
09:01:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:01:07 INFO  : Memory regions updated for context APU
09:01:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:01:08 INFO  : 'con' command is executed.
09:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:01:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
09:02:12 INFO  : Disconnected from the channel tcfchan#5.
09:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:02:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:02:23 INFO  : 'jtag frequency' command is executed.
09:02:23 INFO  : Context for 'APU' is selected.
09:02:23 INFO  : System reset is completed.
09:02:26 INFO  : 'after 3000' command is executed.
09:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:02:29 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
09:02:29 INFO  : Context for 'APU' is selected.
09:02:29 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
09:02:29 INFO  : 'configparams force-mem-access 1' command is executed.
09:02:29 INFO  : Context for 'APU' is selected.
09:02:29 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
09:02:29 INFO  : 'ps7_init' command is executed.
09:02:29 INFO  : 'ps7_post_config' command is executed.
09:02:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:02:29 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:02:30 INFO  : 'configparams force-mem-access 0' command is executed.
09:02:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:02:30 INFO  : Memory regions updated for context APU
09:02:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:02:30 INFO  : 'con' command is executed.
09:02:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:02:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
09:03:34 INFO  : Disconnected from the channel tcfchan#6.
09:09:16 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
09:09:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:09:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:09:58 INFO  : 'jtag frequency' command is executed.
09:09:58 INFO  : Context for 'APU' is selected.
09:09:58 INFO  : System reset is completed.
09:10:01 INFO  : 'after 3000' command is executed.
09:10:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:10:04 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
09:10:04 INFO  : Context for 'APU' is selected.
09:10:04 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
09:10:04 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:04 INFO  : Context for 'APU' is selected.
09:10:04 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
09:10:05 INFO  : 'ps7_init' command is executed.
09:10:05 INFO  : 'ps7_post_config' command is executed.
09:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:05 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:10:05 INFO  : 'configparams force-mem-access 0' command is executed.
09:10:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:10:05 INFO  : Memory regions updated for context APU
09:10:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:05 INFO  : 'con' command is executed.
09:10:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:10:05 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
09:12:44 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
09:12:57 INFO  : Disconnected from the channel tcfchan#8.
09:13:00 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
09:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:13:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:13:15 INFO  : 'jtag frequency' command is executed.
09:13:16 INFO  : Context for 'APU' is selected.
09:13:16 INFO  : System reset is completed.
09:13:19 INFO  : 'after 3000' command is executed.
09:13:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:13:22 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
09:13:22 INFO  : Context for 'APU' is selected.
09:13:22 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
09:13:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:13:22 INFO  : Context for 'APU' is selected.
09:13:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
09:13:23 INFO  : 'ps7_init' command is executed.
09:13:23 INFO  : 'ps7_post_config' command is executed.
09:13:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:23 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:13:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:13:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:13:23 INFO  : Memory regions updated for context APU
09:13:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:13:24 INFO  : 'con' command is executed.
09:13:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:13:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
09:15:31 INFO  : Disconnected from the channel tcfchan#11.
09:24:22 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
09:24:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:24:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:24:34 INFO  : 'jtag frequency' command is executed.
09:24:34 INFO  : Context for 'APU' is selected.
09:24:34 INFO  : System reset is completed.
09:24:37 INFO  : 'after 3000' command is executed.
09:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:24:40 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
09:24:40 INFO  : Context for 'APU' is selected.
09:24:40 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
09:24:40 INFO  : 'configparams force-mem-access 1' command is executed.
09:24:40 INFO  : Context for 'APU' is selected.
09:24:40 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
09:24:40 INFO  : 'ps7_init' command is executed.
09:24:40 INFO  : 'ps7_post_config' command is executed.
09:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:41 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:24:41 INFO  : 'configparams force-mem-access 0' command is executed.
09:24:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:24:41 INFO  : Memory regions updated for context APU
09:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:24:41 INFO  : 'con' command is executed.
09:24:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:24:41 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
09:25:41 INFO  : Disconnected from the channel tcfchan#13.
09:26:26 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
09:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:26:39 INFO  : 'jtag frequency' command is executed.
09:26:39 INFO  : Context for 'APU' is selected.
09:26:40 INFO  : System reset is completed.
09:26:43 INFO  : 'after 3000' command is executed.
09:26:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
09:26:46 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
09:26:46 INFO  : Context for 'APU' is selected.
09:26:46 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
09:26:46 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:46 INFO  : Context for 'APU' is selected.
09:26:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
09:26:47 INFO  : 'ps7_init' command is executed.
09:26:47 INFO  : 'ps7_post_config' command is executed.
09:26:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:47 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:48 INFO  : Memory regions updated for context APU
09:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:48 INFO  : 'con' command is executed.
09:26:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:26:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
09:27:59 INFO  : Disconnected from the channel tcfchan#15.
10:14:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
10:14:04 INFO  : XSCT server has started successfully.
10:14:04 INFO  : plnx-install-location is set to ''
10:14:04 INFO  : Successfully done setting XSCT server connection channel  
10:14:04 INFO  : Successfully done setting workspace for the tool. 
10:14:05 INFO  : Registering command handlers for Vitis TCF services
10:14:08 INFO  : Successfully done query RDI_DATADIR 
10:17:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:17:17 INFO  : 'jtag frequency' command is executed.
10:17:18 INFO  : Context for 'APU' is selected.
10:17:18 INFO  : System reset is completed.
10:17:21 INFO  : 'after 3000' command is executed.
10:17:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:17:24 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
10:17:24 INFO  : Context for 'APU' is selected.
10:17:24 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
10:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:24 INFO  : Context for 'APU' is selected.
10:17:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
10:17:25 INFO  : 'ps7_init' command is executed.
10:17:25 INFO  : 'ps7_post_config' command is executed.
10:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:26 INFO  : Memory regions updated for context APU
10:17:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:26 INFO  : 'con' command is executed.
10:17:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:17:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
10:18:00 INFO  : Disconnected from the channel tcfchan#1.
10:18:06 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
10:18:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

10:28:13 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
10:28:15 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

10:28:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:28:28 INFO  : 'jtag frequency' command is executed.
10:28:29 INFO  : Context for 'APU' is selected.
10:28:29 INFO  : System reset is completed.
10:28:32 INFO  : 'after 3000' command is executed.
10:28:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:28:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
10:28:35 INFO  : Context for 'APU' is selected.
10:28:35 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
10:28:35 INFO  : 'configparams force-mem-access 1' command is executed.
10:28:35 INFO  : Context for 'APU' is selected.
10:28:35 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
10:28:35 INFO  : 'ps7_init' command is executed.
10:28:35 INFO  : 'ps7_post_config' command is executed.
10:28:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:36 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:28:36 INFO  : 'configparams force-mem-access 0' command is executed.
10:28:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:28:36 INFO  : Memory regions updated for context APU
10:28:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:28:36 INFO  : 'con' command is executed.
10:28:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:28:36 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
10:29:05 INFO  : Disconnected from the channel tcfchan#4.
10:43:34 INFO  : Checking for BSP changes to sync application flags for project 'BTN_IO_APP'...
10:43:41 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
10:44:10 INFO  : Checking for BSP changes to sync application flags for project 'Multiplier_APP'...
10:45:00 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
10:45:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:45:21 INFO  : 'jtag frequency' command is executed.
10:45:22 INFO  : Context for 'APU' is selected.
10:45:22 INFO  : System reset is completed.
10:45:25 INFO  : 'after 3000' command is executed.
10:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:45:28 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
10:45:28 INFO  : Context for 'APU' is selected.
10:45:28 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
10:45:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:45:28 INFO  : Context for 'APU' is selected.
10:45:28 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
10:45:29 INFO  : 'ps7_init' command is executed.
10:45:29 INFO  : 'ps7_post_config' command is executed.
10:45:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:45:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:45:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:45:30 INFO  : Memory regions updated for context APU
10:45:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:45:30 INFO  : 'con' command is executed.
10:45:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:45:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
10:45:59 INFO  : Disconnected from the channel tcfchan#11.
10:46:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:00 INFO  : 'jtag frequency' command is executed.
10:47:00 INFO  : Context for 'APU' is selected.
10:47:00 INFO  : System reset is completed.
10:47:03 INFO  : 'after 3000' command is executed.
10:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:47:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
10:47:06 INFO  : Context for 'APU' is selected.
10:47:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
10:47:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:06 INFO  : Context for 'APU' is selected.
10:47:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
10:47:07 INFO  : 'ps7_init' command is executed.
10:47:07 INFO  : 'ps7_post_config' command is executed.
10:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:07 INFO  : Memory regions updated for context APU
10:47:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:07 INFO  : 'con' command is executed.
10:47:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:47:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
10:48:57 INFO  : Disconnected from the channel tcfchan#12.
10:49:01 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
10:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:49:26 INFO  : 'jtag frequency' command is executed.
10:49:26 INFO  : Context for 'APU' is selected.
10:49:26 INFO  : System reset is completed.
10:49:29 INFO  : 'after 3000' command is executed.
10:49:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:49:32 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
10:49:32 INFO  : Context for 'APU' is selected.
10:49:32 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
10:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:32 INFO  : Context for 'APU' is selected.
10:49:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
10:49:33 INFO  : 'ps7_init' command is executed.
10:49:33 INFO  : 'ps7_post_config' command is executed.
10:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:49:33 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:33 INFO  : Memory regions updated for context APU
10:49:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:49:34 INFO  : 'con' command is executed.
10:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:49:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
10:50:51 INFO  : Disconnected from the channel tcfchan#14.
10:51:11 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
10:51:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:51:29 INFO  : 'jtag frequency' command is executed.
10:51:29 INFO  : Context for 'APU' is selected.
10:51:29 INFO  : System reset is completed.
10:51:33 INFO  : 'after 3000' command is executed.
10:51:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
10:51:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
10:51:36 INFO  : Context for 'APU' is selected.
10:51:36 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
10:51:36 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:36 INFO  : Context for 'APU' is selected.
10:51:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
10:51:36 INFO  : 'ps7_init' command is executed.
10:51:36 INFO  : 'ps7_post_config' command is executed.
10:51:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:37 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:51:37 INFO  : 'configparams force-mem-access 0' command is executed.
10:51:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

10:51:37 INFO  : Memory regions updated for context APU
10:51:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:51:37 INFO  : 'con' command is executed.
10:51:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:51:37 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
10:54:42 INFO  : Disconnected from the channel tcfchan#16.
11:02:19 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:02:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:02:38 INFO  : 'jtag frequency' command is executed.
11:02:38 INFO  : Context for 'APU' is selected.
11:02:38 INFO  : System reset is completed.
11:02:41 INFO  : 'after 3000' command is executed.
11:02:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:02:44 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:02:45 INFO  : Context for 'APU' is selected.
11:02:45 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:45 INFO  : Context for 'APU' is selected.
11:02:45 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:02:46 INFO  : 'ps7_init' command is executed.
11:02:46 INFO  : 'ps7_post_config' command is executed.
11:02:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:46 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:02:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:46 INFO  : Memory regions updated for context APU
11:02:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:02:47 INFO  : 'con' command is executed.
11:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:02:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:02:56 INFO  : Disconnected from the channel tcfchan#18.
11:03:40 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:03:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:03:53 INFO  : 'jtag frequency' command is executed.
11:03:53 INFO  : Context for 'APU' is selected.
11:03:53 INFO  : System reset is completed.
11:03:56 INFO  : 'after 3000' command is executed.
11:03:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:03:59 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:03:59 INFO  : Context for 'APU' is selected.
11:03:59 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:03:59 INFO  : 'configparams force-mem-access 1' command is executed.
11:03:59 INFO  : Context for 'APU' is selected.
11:03:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:03:59 INFO  : 'ps7_init' command is executed.
11:04:00 INFO  : 'ps7_post_config' command is executed.
11:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:04:00 INFO  : 'configparams force-mem-access 0' command is executed.
11:04:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:04:00 INFO  : Memory regions updated for context APU
11:04:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:04:00 INFO  : 'con' command is executed.
11:04:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:04:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:05:00 INFO  : Disconnected from the channel tcfchan#20.
11:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:05:09 INFO  : 'jtag frequency' command is executed.
11:05:09 INFO  : Context for 'APU' is selected.
11:05:09 INFO  : System reset is completed.
11:05:12 INFO  : 'after 3000' command is executed.
11:05:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:05:14 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:05:14 INFO  : Context for 'APU' is selected.
11:05:14 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:05:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:05:14 INFO  : Context for 'APU' is selected.
11:05:14 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:05:15 INFO  : 'ps7_init' command is executed.
11:05:15 INFO  : 'ps7_post_config' command is executed.
11:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:05:15 INFO  : Memory regions updated for context APU
11:05:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:05:15 INFO  : 'con' command is executed.
11:05:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:05:15 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:06:33 INFO  : Disconnected from the channel tcfchan#21.
11:06:42 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:07:02 INFO  : 'jtag frequency' command is executed.
11:07:02 INFO  : Context for 'APU' is selected.
11:07:02 INFO  : System reset is completed.
11:07:05 INFO  : 'after 3000' command is executed.
11:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:07:08 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:07:08 INFO  : Context for 'APU' is selected.
11:07:08 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:07:08 INFO  : Context for 'APU' is selected.
11:07:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:07:09 INFO  : 'ps7_init' command is executed.
11:07:09 INFO  : 'ps7_post_config' command is executed.
11:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:07:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:07:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:07:09 INFO  : Memory regions updated for context APU
11:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:07:09 INFO  : 'con' command is executed.
11:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:07:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:07:27 INFO  : Disconnected from the channel tcfchan#23.
11:08:51 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:09:11 INFO  : 'jtag frequency' command is executed.
11:09:11 INFO  : Context for 'APU' is selected.
11:09:12 INFO  : System reset is completed.
11:09:15 INFO  : 'after 3000' command is executed.
11:09:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:09:18 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:09:18 INFO  : Context for 'APU' is selected.
11:09:18 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:09:18 INFO  : 'configparams force-mem-access 1' command is executed.
11:09:18 INFO  : Context for 'APU' is selected.
11:09:18 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:09:19 INFO  : 'ps7_init' command is executed.
11:09:19 INFO  : 'ps7_post_config' command is executed.
11:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:09:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:09:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:09:19 INFO  : Memory regions updated for context APU
11:09:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:09:19 INFO  : 'con' command is executed.
11:09:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:09:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:10:20 INFO  : Disconnected from the channel tcfchan#25.
11:10:49 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:11:03 INFO  : 'jtag frequency' command is executed.
11:11:03 INFO  : Context for 'APU' is selected.
11:11:03 INFO  : System reset is completed.
11:11:06 INFO  : 'after 3000' command is executed.
11:11:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:09 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:11:09 INFO  : Context for 'APU' is selected.
11:11:09 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:09 INFO  : Context for 'APU' is selected.
11:11:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:11:10 INFO  : 'ps7_init' command is executed.
11:11:10 INFO  : 'ps7_post_config' command is executed.
11:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:10 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:10 INFO  : Memory regions updated for context APU
11:11:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:11 INFO  : 'con' command is executed.
11:11:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:11:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:11:32 INFO  : Disconnected from the channel tcfchan#27.
11:29:37 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:06 INFO  : 'jtag frequency' command is executed.
11:31:06 INFO  : Context for 'APU' is selected.
11:31:06 INFO  : System reset is completed.
11:31:09 INFO  : 'after 3000' command is executed.
11:31:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:31:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:31:12 INFO  : Context for 'APU' is selected.
11:31:12 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:31:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:12 INFO  : Context for 'APU' is selected.
11:31:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:31:13 INFO  : 'ps7_init' command is executed.
11:31:13 INFO  : 'ps7_post_config' command is executed.
11:31:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:13 INFO  : Memory regions updated for context APU
11:31:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:14 INFO  : 'con' command is executed.
11:31:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:31:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:32:30 INFO  : Disconnected from the channel tcfchan#29.
11:35:54 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:36:23 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:36:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:36:52 INFO  : 'jtag frequency' command is executed.
11:36:52 INFO  : Context for 'APU' is selected.
11:36:52 INFO  : System reset is completed.
11:36:55 INFO  : 'after 3000' command is executed.
11:36:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:36:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:36:58 INFO  : Context for 'APU' is selected.
11:36:58 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:36:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:58 INFO  : Context for 'APU' is selected.
11:36:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:36:59 INFO  : 'ps7_init' command is executed.
11:36:59 INFO  : 'ps7_post_config' command is executed.
11:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:36:59 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:59 INFO  : Memory regions updated for context APU
11:36:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:36:59 INFO  : 'con' command is executed.
11:36:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:36:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:37:39 INFO  : Disconnected from the channel tcfchan#32.
11:37:46 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:38:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:38:07 INFO  : 'jtag frequency' command is executed.
11:38:07 INFO  : Context for 'APU' is selected.
11:38:07 INFO  : System reset is completed.
11:38:10 INFO  : 'after 3000' command is executed.
11:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:38:14 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:38:14 INFO  : Context for 'APU' is selected.
11:38:14 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:38:14 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:14 INFO  : Context for 'APU' is selected.
11:38:14 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:38:14 INFO  : 'ps7_init' command is executed.
11:38:14 INFO  : 'ps7_post_config' command is executed.
11:38:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:15 INFO  : Memory regions updated for context APU
11:38:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:15 INFO  : 'con' command is executed.
11:38:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:38:15 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:38:56 INFO  : Disconnected from the channel tcfchan#34.
11:40:17 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:32 INFO  : 'jtag frequency' command is executed.
11:40:33 INFO  : Context for 'APU' is selected.
11:40:33 INFO  : System reset is completed.
11:40:36 INFO  : 'after 3000' command is executed.
11:40:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:40:39 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:40:39 INFO  : Context for 'APU' is selected.
11:40:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:40:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:39 INFO  : Context for 'APU' is selected.
11:40:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:40:40 INFO  : 'ps7_init' command is executed.
11:40:40 INFO  : 'ps7_post_config' command is executed.
11:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:40 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:40 INFO  : Memory regions updated for context APU
11:40:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:40 INFO  : 'con' command is executed.
11:40:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:40:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:42:43 INFO  : Disconnected from the channel tcfchan#36.
11:42:56 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:43:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:43:05 INFO  : 'jtag frequency' command is executed.
11:43:06 INFO  : Context for 'APU' is selected.
11:43:06 INFO  : System reset is completed.
11:43:09 INFO  : 'after 3000' command is executed.
11:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:43:12 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:43:12 INFO  : Context for 'APU' is selected.
11:43:12 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:43:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:12 INFO  : Context for 'APU' is selected.
11:43:12 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:43:13 INFO  : 'ps7_init' command is executed.
11:43:13 INFO  : 'ps7_post_config' command is executed.
11:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:13 INFO  : Memory regions updated for context APU
11:43:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:14 INFO  : 'con' command is executed.
11:43:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:43:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:44:10 INFO  : Disconnected from the channel tcfchan#38.
11:44:14 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:44:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:44:30 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:44:39 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:44:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:44:48 INFO  : 'jtag frequency' command is executed.
11:44:48 INFO  : Context for 'APU' is selected.
11:44:48 INFO  : System reset is completed.
11:44:51 INFO  : 'after 3000' command is executed.
11:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:44:54 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:44:54 INFO  : Context for 'APU' is selected.
11:44:54 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
11:44:54 INFO  : Context for 'APU' is selected.
11:44:54 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:44:54 INFO  : 'ps7_init' command is executed.
11:44:54 INFO  : 'ps7_post_config' command is executed.
11:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:44:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:44:54 INFO  : Memory regions updated for context APU
11:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:44:54 INFO  : 'con' command is executed.
11:44:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:44:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:45:54 INFO  : Disconnected from the channel tcfchan#40.
11:46:31 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:46:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:46:43 INFO  : 'jtag frequency' command is executed.
11:46:44 INFO  : Context for 'APU' is selected.
11:46:44 INFO  : System reset is completed.
11:46:47 INFO  : 'after 3000' command is executed.
11:46:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:46:50 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:46:50 INFO  : Context for 'APU' is selected.
11:46:50 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:51 INFO  : Context for 'APU' is selected.
11:46:51 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:46:51 INFO  : 'ps7_init' command is executed.
11:46:51 INFO  : 'ps7_post_config' command is executed.
11:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:51 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:52 INFO  : Memory regions updated for context APU
11:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:52 INFO  : 'con' command is executed.
11:46:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:46:52 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:47:55 INFO  : Disconnected from the channel tcfchan#43.
11:48:00 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:48:31 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:48:46 INFO  : 'jtag frequency' command is executed.
11:48:46 INFO  : Context for 'APU' is selected.
11:48:47 INFO  : System reset is completed.
11:48:50 INFO  : 'after 3000' command is executed.
11:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:48:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
11:48:53 INFO  : Context for 'APU' is selected.
11:48:53 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
11:48:53 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:53 INFO  : Context for 'APU' is selected.
11:48:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
11:48:53 INFO  : 'ps7_init' command is executed.
11:48:53 INFO  : 'ps7_post_config' command is executed.
11:48:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:54 INFO  : Memory regions updated for context APU
11:48:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:54 INFO  : 'con' command is executed.
11:48:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:48:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
11:57:50 INFO  : Disconnected from the channel tcfchan#46.
11:58:00 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:58:27 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
11:58:45 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:00:43 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:01:04 INFO  : 'jtag frequency' command is executed.
12:01:05 INFO  : Context for 'APU' is selected.
12:01:05 INFO  : System reset is completed.
12:01:08 INFO  : 'after 3000' command is executed.
12:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:01:11 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:01:11 INFO  : Context for 'APU' is selected.
12:01:11 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:01:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:11 INFO  : Context for 'APU' is selected.
12:01:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:01:12 INFO  : 'ps7_init' command is executed.
12:01:12 INFO  : 'ps7_post_config' command is executed.
12:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:12 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:12 INFO  : Memory regions updated for context APU
12:01:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:12 INFO  : 'con' command is executed.
12:01:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:01:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:02:02 INFO  : Disconnected from the channel tcfchan#51.
12:02:19 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:02:58 INFO  : 'jtag frequency' command is executed.
12:02:58 INFO  : Context for 'APU' is selected.
12:02:58 INFO  : System reset is completed.
12:03:01 INFO  : 'after 3000' command is executed.
12:03:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:03:04 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:03:04 INFO  : Context for 'APU' is selected.
12:03:04 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:04 INFO  : Context for 'APU' is selected.
12:03:04 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:03:05 INFO  : 'ps7_init' command is executed.
12:03:05 INFO  : 'ps7_post_config' command is executed.
12:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:05 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:05 INFO  : Memory regions updated for context APU
12:03:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:06 INFO  : 'con' command is executed.
12:03:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:03:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:06:50 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:07:05 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:07:20 INFO  : Disconnected from the channel tcfchan#53.
12:07:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:07:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:07:20 INFO  : 'jtag frequency' command is executed.
12:07:20 INFO  : Context for 'APU' is selected.
12:07:20 INFO  : System reset is completed.
12:07:23 INFO  : 'after 3000' command is executed.
12:07:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:07:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:07:25 INFO  : Context for 'APU' is selected.
12:07:25 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:07:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:07:25 INFO  : Context for 'APU' is selected.
12:07:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:07:26 INFO  : 'ps7_init' command is executed.
12:07:26 INFO  : 'ps7_post_config' command is executed.
12:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:07:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:07:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:07:26 INFO  : Memory regions updated for context APU
12:07:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:07:26 INFO  : 'con' command is executed.
12:07:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:07:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:09:42 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:09:50 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:09:59 INFO  : Disconnected from the channel tcfchan#56.
12:10:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:10:04 INFO  : 'jtag frequency' command is executed.
12:10:04 INFO  : Context for 'APU' is selected.
12:10:04 INFO  : System reset is completed.
12:10:07 INFO  : 'after 3000' command is executed.
12:10:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:10:09 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:10:09 INFO  : Context for 'APU' is selected.
12:10:09 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:10:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:09 INFO  : Context for 'APU' is selected.
12:10:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:10:10 INFO  : 'ps7_init' command is executed.
12:10:10 INFO  : 'ps7_post_config' command is executed.
12:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:10 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:10 INFO  : Memory regions updated for context APU
12:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:10 INFO  : 'con' command is executed.
12:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:10:10 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:10:41 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
12:10:42 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
12:11:13 INFO  : Disconnected from the channel tcfchan#59.
12:11:18 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:11:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:11:32 INFO  : 'jtag frequency' command is executed.
12:11:32 INFO  : Context for 'APU' is selected.
12:11:33 INFO  : System reset is completed.
12:11:36 INFO  : 'after 3000' command is executed.
12:11:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:11:39 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:11:39 INFO  : Context for 'APU' is selected.
12:11:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:11:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:11:39 INFO  : Context for 'APU' is selected.
12:11:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:11:40 INFO  : 'ps7_init' command is executed.
12:11:40 INFO  : 'ps7_post_config' command is executed.
12:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:11:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:11:40 INFO  : Memory regions updated for context APU
12:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:40 INFO  : 'con' command is executed.
12:11:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:11:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:12:37 INFO  : Disconnected from the channel tcfchan#62.
12:12:40 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:12:47 INFO  : 'jtag frequency' command is executed.
12:12:47 INFO  : Context for 'APU' is selected.
12:12:48 INFO  : System reset is completed.
12:12:51 INFO  : 'after 3000' command is executed.
12:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:12:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:12:53 INFO  : Context for 'APU' is selected.
12:12:53 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:12:53 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:53 INFO  : Context for 'APU' is selected.
12:12:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:12:53 INFO  : 'ps7_init' command is executed.
12:12:53 INFO  : 'ps7_post_config' command is executed.
12:12:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:12:54 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:54 INFO  : Memory regions updated for context APU
12:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:12:54 INFO  : 'con' command is executed.
12:12:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:12:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:14:17 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:14:38 INFO  : Disconnected from the channel tcfchan#64.
12:14:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:14:38 INFO  : 'jtag frequency' command is executed.
12:14:38 INFO  : Context for 'APU' is selected.
12:14:38 INFO  : System reset is completed.
12:14:41 INFO  : 'after 3000' command is executed.
12:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:14:44 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:14:44 INFO  : Context for 'APU' is selected.
12:14:44 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:14:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:44 INFO  : Context for 'APU' is selected.
12:14:44 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:14:44 INFO  : 'ps7_init' command is executed.
12:14:44 INFO  : 'ps7_post_config' command is executed.
12:14:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:44 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:45 INFO  : Memory regions updated for context APU
12:14:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:45 INFO  : 'con' command is executed.
12:14:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:14:45 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:19:37 INFO  : Disconnected from the channel tcfchan#66.
12:19:41 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:20:01 INFO  : 'jtag frequency' command is executed.
12:20:01 INFO  : Context for 'APU' is selected.
12:20:01 INFO  : System reset is completed.
12:20:04 INFO  : 'after 3000' command is executed.
12:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:20:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:20:07 INFO  : Context for 'APU' is selected.
12:20:07 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:20:07 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:07 INFO  : Context for 'APU' is selected.
12:20:07 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:20:08 INFO  : 'ps7_init' command is executed.
12:20:08 INFO  : 'ps7_post_config' command is executed.
12:20:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:09 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:09 INFO  : Memory regions updated for context APU
12:20:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:09 INFO  : 'con' command is executed.
12:20:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:20:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:20:39 INFO  : Disconnected from the channel tcfchan#68.
12:20:45 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:21:03 INFO  : 'jtag frequency' command is executed.
12:21:04 INFO  : Context for 'APU' is selected.
12:21:04 INFO  : System reset is completed.
12:21:07 INFO  : 'after 3000' command is executed.
12:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:21:10 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:21:10 INFO  : Context for 'APU' is selected.
12:21:10 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:21:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:10 INFO  : Context for 'APU' is selected.
12:21:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:21:11 INFO  : 'ps7_init' command is executed.
12:21:11 INFO  : 'ps7_post_config' command is executed.
12:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:11 INFO  : Memory regions updated for context APU
12:21:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:11 INFO  : 'con' command is executed.
12:21:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:21:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:21:51 INFO  : Disconnected from the channel tcfchan#70.
12:21:58 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:13 INFO  : 'jtag frequency' command is executed.
12:22:13 INFO  : Context for 'APU' is selected.
12:22:13 INFO  : System reset is completed.
12:22:16 INFO  : 'after 3000' command is executed.
12:22:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:19 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:22:19 INFO  : Context for 'APU' is selected.
12:22:19 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:19 INFO  : Context for 'APU' is selected.
12:22:19 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:22:20 INFO  : 'ps7_init' command is executed.
12:22:20 INFO  : 'ps7_post_config' command is executed.
12:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:20 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:20 INFO  : Memory regions updated for context APU
12:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:21 INFO  : 'con' command is executed.
12:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:22:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:23:20 INFO  : Disconnected from the channel tcfchan#72.
12:23:28 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:23:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:23:40 INFO  : 'jtag frequency' command is executed.
12:23:40 INFO  : Context for 'APU' is selected.
12:23:40 INFO  : System reset is completed.
12:23:43 INFO  : 'after 3000' command is executed.
12:23:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:23:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:23:47 INFO  : Context for 'APU' is selected.
12:23:47 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:23:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:47 INFO  : Context for 'APU' is selected.
12:23:47 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:23:47 INFO  : 'ps7_init' command is executed.
12:23:47 INFO  : 'ps7_post_config' command is executed.
12:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:48 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:48 INFO  : Memory regions updated for context APU
12:23:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:48 INFO  : 'con' command is executed.
12:23:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:48 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:25:20 INFO  : Disconnected from the channel tcfchan#74.
12:25:27 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:25:36 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:26:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:26:14 INFO  : 'jtag frequency' command is executed.
12:26:15 INFO  : Context for 'APU' is selected.
12:26:15 INFO  : System reset is completed.
12:26:18 INFO  : 'after 3000' command is executed.
12:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:26:21 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:26:21 INFO  : Context for 'APU' is selected.
12:26:21 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:26:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:21 INFO  : Context for 'APU' is selected.
12:26:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:26:22 INFO  : 'ps7_init' command is executed.
12:26:22 INFO  : 'ps7_post_config' command is executed.
12:26:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:22 INFO  : Memory regions updated for context APU
12:26:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:23 INFO  : 'con' command is executed.
12:26:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:26:23 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:27:15 INFO  : Disconnected from the channel tcfchan#77.
12:27:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:21 INFO  : 'jtag frequency' command is executed.
12:27:21 INFO  : Context for 'APU' is selected.
12:27:21 INFO  : System reset is completed.
12:27:24 INFO  : 'after 3000' command is executed.
12:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:27:26 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:27:26 INFO  : Context for 'APU' is selected.
12:27:26 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:27:26 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:26 INFO  : Context for 'APU' is selected.
12:27:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:27:27 INFO  : 'ps7_init' command is executed.
12:27:27 INFO  : 'ps7_post_config' command is executed.
12:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:27 INFO  : Memory regions updated for context APU
12:27:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:27 INFO  : 'con' command is executed.
12:27:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
12:27:39 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
12:27:53 INFO  : Disconnected from the channel tcfchan#78.
12:27:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:53 INFO  : 'jtag frequency' command is executed.
12:27:53 INFO  : Context for 'APU' is selected.
12:27:53 INFO  : System reset is completed.
12:27:56 INFO  : 'after 3000' command is executed.
12:27:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:27:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
12:27:58 INFO  : Context for 'APU' is selected.
12:27:59 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
12:27:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:59 INFO  : Context for 'APU' is selected.
12:27:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
12:27:59 INFO  : 'ps7_init' command is executed.
12:27:59 INFO  : 'ps7_post_config' command is executed.
12:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:59 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:59 INFO  : Memory regions updated for context APU
12:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:59 INFO  : 'con' command is executed.
12:27:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:27:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
13:04:46 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
13:05:01 INFO  : Disconnected from the channel tcfchan#80.
13:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:01 INFO  : 'jtag frequency' command is executed.
13:05:01 INFO  : Context for 'APU' is selected.
13:05:01 INFO  : System reset is completed.
13:05:04 INFO  : 'after 3000' command is executed.
13:05:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:05:06 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
13:05:06 INFO  : Context for 'APU' is selected.
13:05:06 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
13:05:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:06 INFO  : Context for 'APU' is selected.
13:05:07 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
13:05:07 INFO  : 'ps7_init' command is executed.
13:05:07 INFO  : 'ps7_post_config' command is executed.
13:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:07 INFO  : Memory regions updated for context APU
13:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:07 INFO  : 'con' command is executed.
13:05:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
13:05:34 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
13:05:42 INFO  : Disconnected from the channel tcfchan#82.
13:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:05:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:05:43 INFO  : 'jtag frequency' command is executed.
13:05:43 INFO  : Context for 'APU' is selected.
13:05:43 INFO  : System reset is completed.
13:05:46 INFO  : 'after 3000' command is executed.
13:05:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:05:48 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
13:05:48 INFO  : Context for 'APU' is selected.
13:05:48 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
13:05:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:48 INFO  : Context for 'APU' is selected.
13:05:48 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
13:05:48 INFO  : 'ps7_init' command is executed.
13:05:48 INFO  : 'ps7_post_config' command is executed.
13:05:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:49 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:49 INFO  : Memory regions updated for context APU
13:05:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:05:49 INFO  : 'con' command is executed.
13:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:05:49 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
13:06:20 INFO  : Disconnected from the channel tcfchan#84.
13:06:28 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
13:06:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:06:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:06:51 INFO  : 'jtag frequency' command is executed.
13:06:51 INFO  : Context for 'APU' is selected.
13:06:51 INFO  : System reset is completed.
13:06:54 INFO  : 'after 3000' command is executed.
13:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:06:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
13:06:58 INFO  : Context for 'APU' is selected.
13:06:58 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
13:06:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:06:58 INFO  : Context for 'APU' is selected.
13:06:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
13:06:59 INFO  : 'ps7_init' command is executed.
13:06:59 INFO  : 'ps7_post_config' command is executed.
13:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:06:59 INFO  : 'configparams force-mem-access 0' command is executed.
13:06:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:06:59 INFO  : Memory regions updated for context APU
13:06:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:06:59 INFO  : 'con' command is executed.
13:06:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:06:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
13:07:13 INFO  : Disconnected from the channel tcfchan#86.
13:07:16 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
13:08:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:08:02 INFO  : 'jtag frequency' command is executed.
13:08:03 INFO  : Context for 'APU' is selected.
13:08:03 INFO  : System reset is completed.
13:08:06 INFO  : 'after 3000' command is executed.
13:08:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:08:09 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
13:08:10 INFO  : Context for 'APU' is selected.
13:08:10 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
13:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:10 INFO  : Context for 'APU' is selected.
13:08:10 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
13:08:10 INFO  : 'ps7_init' command is executed.
13:08:10 INFO  : 'ps7_post_config' command is executed.
13:08:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:11 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:08:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:11 INFO  : Memory regions updated for context APU
13:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:08:11 INFO  : 'con' command is executed.
13:08:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:08:11 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
13:08:49 INFO  : Checking for BSP changes to sync application flags for project 'Convolution_Accel_APP'...
13:09:15 INFO  : Disconnected from the channel tcfchan#88.
13:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:09:15 INFO  : 'jtag frequency' command is executed.
13:09:15 INFO  : Context for 'APU' is selected.
13:09:15 INFO  : System reset is completed.
13:09:18 INFO  : 'after 3000' command is executed.
13:09:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:09:21 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit"
13:09:21 INFO  : Context for 'APU' is selected.
13:09:21 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
13:09:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:09:21 INFO  : Context for 'APU' is selected.
13:09:21 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl' is done.
13:09:21 INFO  : 'ps7_init' command is executed.
13:09:21 INFO  : 'ps7_post_config' command is executed.
13:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:09:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_APP/Debug/Convolution_Accel_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

13:09:21 INFO  : Memory regions updated for context APU
13:09:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:21 INFO  : 'con' command is executed.
13:09:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:09:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolution_accel_app_system_standalone.tcl'
13:48:33 INFO  : Disconnected from the channel tcfchan#90.
13:49:26 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
13:49:26 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:49:43 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:49:43 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:49:43 INFO  : No changes in MSS file content so sources will not be generated.
13:52:24 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
13:52:24 INFO  : No changes in MSS file content so sources will not be generated.
21:10:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
21:10:56 INFO  : XSCT server has started successfully.
21:10:58 INFO  : Registering command handlers for Vitis TCF services
21:11:05 INFO  : Successfully done setting XSCT server connection channel  
21:11:05 INFO  : plnx-install-location is set to ''
21:11:05 INFO  : Successfully done query RDI_DATADIR 
21:11:05 INFO  : Successfully done setting workspace for the tool. 
21:11:05 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
21:11:06 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
21:16:29 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
21:16:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:16:46 INFO  : 'jtag frequency' command is executed.
21:16:46 INFO  : Context for 'APU' is selected.
21:16:46 INFO  : System reset is completed.
21:16:49 INFO  : 'after 3000' command is executed.
21:16:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:52 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit"
21:16:52 INFO  : Context for 'APU' is selected.
21:16:52 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
21:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:52 INFO  : Context for 'APU' is selected.
21:16:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl' is done.
21:16:53 INFO  : 'ps7_init' command is executed.
21:16:53 INFO  : 'ps7_post_config' command is executed.
21:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:53 INFO  : Memory regions updated for context APU
21:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:54 INFO  : 'con' command is executed.
21:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:16:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_testing_convolution_system_standalone.tcl'
21:17:49 INFO  : Disconnected from the channel tcfchan#3.
21:18:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:18:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:18:07 INFO  : 'jtag frequency' command is executed.
21:18:07 INFO  : Context for 'APU' is selected.
21:18:07 INFO  : System reset is completed.
21:18:10 INFO  : 'after 3000' command is executed.
21:18:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:18:14 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit"
21:18:14 INFO  : Context for 'APU' is selected.
21:18:14 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
21:18:14 INFO  : 'configparams force-mem-access 1' command is executed.
21:18:14 INFO  : Context for 'APU' is selected.
21:18:14 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl' is done.
21:18:15 INFO  : 'ps7_init' command is executed.
21:18:15 INFO  : 'ps7_post_config' command is executed.
21:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:15 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:18:15 INFO  : 'configparams force-mem-access 0' command is executed.
21:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf
configparams force-mem-access 0
----------------End of Script----------------

21:18:15 INFO  : Memory regions updated for context APU
21:18:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:18:15 INFO  : 'con' command is executed.
21:18:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:18:15 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_testing_convolution_system_standalone.tcl'
22:38:20 INFO  : Disconnected from the channel tcfchan#4.
13:52:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
13:52:48 INFO  : XSCT server has started successfully.
13:52:48 INFO  : Successfully done setting XSCT server connection channel  
13:52:48 INFO  : plnx-install-location is set to ''
13:52:48 INFO  : Successfully done setting workspace for the tool. 
13:52:49 INFO  : Registering command handlers for Vitis TCF services
13:52:52 INFO  : Successfully done query RDI_DATADIR 
13:54:58 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
13:55:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:47:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
18:47:54 INFO  : XSCT server has started successfully.
18:47:54 INFO  : Successfully done setting XSCT server connection channel  
18:47:54 INFO  : plnx-install-location is set to ''
18:47:54 INFO  : Successfully done setting workspace for the tool. 
18:47:56 INFO  : Registering command handlers for Vitis TCF services
18:47:56 INFO  : Successfully done query RDI_DATADIR 
18:48:09 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
18:57:38 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
18:57:50 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
19:00:10 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
19:00:51 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
19:01:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:01:02 INFO  : 'jtag frequency' command is executed.
19:01:02 INFO  : Context for 'APU' is selected.
19:01:02 INFO  : System reset is completed.
19:01:05 INFO  : 'after 3000' command is executed.
19:01:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:01:09 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit"
19:01:09 INFO  : Context for 'APU' is selected.
19:01:09 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
19:01:09 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:09 INFO  : Context for 'APU' is selected.
19:01:09 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl' is done.
19:01:09 INFO  : 'ps7_init' command is executed.
19:01:09 INFO  : 'ps7_post_config' command is executed.
19:01:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:10 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:01:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:10 INFO  : Memory regions updated for context APU
19:01:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:01:10 INFO  : 'con' command is executed.
19:01:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:01:10 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_testing_convolution_system_standalone.tcl'
19:01:55 INFO  : Disconnected from the channel tcfchan#6.
19:48:40 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
19:49:46 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
19:51:16 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
19:54:43 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
19:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:01 INFO  : 'jtag frequency' command is executed.
19:55:01 INFO  : Context for 'APU' is selected.
19:55:02 INFO  : System reset is completed.
19:55:05 INFO  : 'after 3000' command is executed.
19:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
19:55:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit"
19:55:08 INFO  : Context for 'APU' is selected.
19:55:08 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
19:55:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:08 INFO  : Context for 'APU' is selected.
19:55:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl' is done.
19:55:08 INFO  : 'ps7_init' command is executed.
19:55:08 INFO  : 'ps7_post_config' command is executed.
19:55:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:09 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:09 INFO  : Memory regions updated for context APU
19:55:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:09 INFO  : 'con' command is executed.
19:55:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:55:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_testing_convolution_system_standalone.tcl'
19:55:27 INFO  : Disconnected from the channel tcfchan#11.
17:03:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:03:17 INFO  : XSCT server has started successfully.
17:03:17 INFO  : plnx-install-location is set to ''
17:03:17 INFO  : Successfully done setting XSCT server connection channel  
17:03:17 INFO  : Successfully done setting workspace for the tool. 
17:03:18 INFO  : Registering command handlers for Vitis TCF services
17:03:21 INFO  : Successfully done query RDI_DATADIR 
17:06:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:32 INFO  : 'jtag frequency' command is executed.
17:06:33 INFO  : Context for 'APU' is selected.
17:06:33 INFO  : System reset is completed.
17:06:36 INFO  : 'after 3000' command is executed.
17:06:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:06:39 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:06:39 INFO  : Context for 'APU' is selected.
17:06:39 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:39 INFO  : Context for 'APU' is selected.
17:06:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:06:40 INFO  : 'ps7_init' command is executed.
17:06:40 INFO  : 'ps7_post_config' command is executed.
17:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:06:40 INFO  : Memory regions updated for context APU
17:06:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
17:07:01 INFO  : Disconnected from the channel tcfchan#1.
17:07:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:02 INFO  : 'jtag frequency' command is executed.
17:07:02 INFO  : Context for 'APU' is selected.
17:07:02 INFO  : System reset is completed.
17:07:05 INFO  : 'after 3000' command is executed.
17:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:08 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit"
17:07:08 INFO  : Context for 'APU' is selected.
17:07:08 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa'.
17:07:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:08 INFO  : Context for 'APU' is selected.
17:07:08 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl' is done.
17:07:08 INFO  : 'ps7_init' command is executed.
17:07:08 INFO  : 'ps7_post_config' command is executed.
17:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:08 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/bitstream/XBAR_TOP_WRAPPER.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/hw/XBAR_TOP_WRAPPER.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_APP/Debug/XBar_APP.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:08 INFO  : Memory regions updated for context APU
17:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:08 INFO  : 'con' command is executed.
17:07:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:07:08 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_xbar_app_system_standalone.tcl'
17:07:35 INFO  : Disconnected from the channel tcfchan#2.
17:07:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:50 INFO  : 'jtag frequency' command is executed.
17:07:51 INFO  : Context for 'APU' is selected.
17:07:51 INFO  : System reset is completed.
17:07:54 INFO  : 'after 3000' command is executed.
17:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:57 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:07:57 INFO  : Context for 'APU' is selected.
17:07:59 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:07:59 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:00 INFO  : Context for 'APU' is selected.
17:08:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:08:00 INFO  : 'ps7_init' command is executed.
17:08:00 INFO  : 'ps7_post_config' command is executed.
17:08:00 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

17:08:00 INFO  : Memory regions updated for context APU
17:08:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
17:08:38 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:08:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:08:52 INFO  : Disconnected from the channel tcfchan#3.
17:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:08:53 INFO  : 'jtag frequency' command is executed.
17:08:53 INFO  : Context for 'APU' is selected.
17:08:53 INFO  : System reset is completed.
17:08:56 INFO  : 'after 3000' command is executed.
17:08:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:08:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:08:58 INFO  : Context for 'APU' is selected.
17:09:00 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:09:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:00 INFO  : Context for 'APU' is selected.
17:09:00 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:09:01 INFO  : 'ps7_init' command is executed.
17:09:01 INFO  : 'ps7_post_config' command is executed.
17:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:01 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:01 INFO  : Memory regions updated for context APU
17:09:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:01 INFO  : 'con' command is executed.
17:09:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:09:01 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
17:09:24 INFO  : Disconnected from the channel tcfchan#5.
17:32:51 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
17:32:53 INFO  : XSCT server has started successfully.
17:32:53 INFO  : plnx-install-location is set to ''
17:32:53 INFO  : Successfully done setting XSCT server connection channel  
17:32:53 INFO  : Successfully done setting workspace for the tool. 
17:32:56 INFO  : Registering command handlers for Vitis TCF services
17:32:56 INFO  : Successfully done query RDI_DATADIR 
17:33:53 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:33:59 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:39:51 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:39:57 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:40:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:41:19 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:41:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:41:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:41:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:41:36 INFO  : 'jtag frequency' command is executed.
17:41:37 INFO  : Context for 'APU' is selected.
17:41:37 INFO  : System reset is completed.
17:41:40 INFO  : 'after 3000' command is executed.
17:41:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:41:43 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:41:43 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:41:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:41:43 INFO  : Context for 'APU' is selected.
17:41:43 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:41:44 INFO  : 'ps7_init' command is executed.
17:41:44 INFO  : 'ps7_post_config' command is executed.
17:41:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:45 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:41:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:41:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

17:41:45 INFO  : Memory regions updated for context APU
17:41:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:41:45 INFO  : 'con' command is executed.
17:41:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:41:45 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
17:42:23 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:42:29 INFO  : Disconnected from the channel tcfchan#4.
17:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:29 INFO  : 'jtag frequency' command is executed.
17:42:29 INFO  : Context for 'APU' is selected.
17:42:29 INFO  : System reset is completed.
17:42:32 INFO  : 'after 3000' command is executed.
17:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:42:35 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:42:35 INFO  : Context for 'APU' is selected.
17:42:36 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:42:36 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:36 INFO  : Context for 'APU' is selected.
17:42:36 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:42:37 INFO  : 'ps7_init' command is executed.
17:42:37 INFO  : 'ps7_post_config' command is executed.
17:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:37 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:37 INFO  : Memory regions updated for context APU
17:42:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:37 INFO  : 'con' command is executed.
17:42:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:42:37 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
17:43:14 INFO  : Disconnected from the channel tcfchan#5.
17:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:43:34 INFO  : 'jtag frequency' command is executed.
17:43:35 INFO  : Context for 'APU' is selected.
17:43:35 INFO  : System reset is completed.
17:43:38 INFO  : 'after 3000' command is executed.
17:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:43:41 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:43:41 INFO  : Context for 'APU' is selected.
17:43:43 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:44 INFO  : Context for 'APU' is selected.
17:43:44 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:43:44 INFO  : 'ps7_init' command is executed.
17:43:44 INFO  : 'ps7_post_config' command is executed.
17:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:45 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:45 INFO  : Memory regions updated for context APU
17:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:45 INFO  : 'con' command is executed.
17:43:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:43:45 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
17:47:04 INFO  : Disconnected from the channel tcfchan#6.
17:47:08 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:47:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:47:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:47:25 INFO  : 'jtag frequency' command is executed.
17:47:25 INFO  : Context for 'APU' is selected.
17:47:25 INFO  : System reset is completed.
17:47:28 INFO  : 'after 3000' command is executed.
17:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:47:31 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:47:31 INFO  : Context for 'APU' is selected.
17:47:31 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:31 INFO  : Context for 'APU' is selected.
17:47:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:47:32 INFO  : 'ps7_init' command is executed.
17:47:32 INFO  : 'ps7_post_config' command is executed.
17:47:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:33 INFO  : Memory regions updated for context APU
17:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:33 INFO  : 'con' command is executed.
17:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:47:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
17:48:19 INFO  : Disconnected from the channel tcfchan#8.
17:49:27 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:49:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:49:46 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:49:55 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:49:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:52:29 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:52:32 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:52:41 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:52:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:53:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:53:01 INFO  : 'jtag frequency' command is executed.
17:53:01 INFO  : Context for 'APU' is selected.
17:53:01 INFO  : System reset is completed.
17:53:04 INFO  : 'after 3000' command is executed.
17:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:53:07 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:53:07 INFO  : Context for 'APU' is selected.
17:53:07 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:53:07 INFO  : 'configparams force-mem-access 1' command is executed.
17:53:07 INFO  : Context for 'APU' is selected.
17:53:07 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:53:08 INFO  : 'ps7_init' command is executed.
17:53:08 INFO  : 'ps7_post_config' command is executed.
17:53:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:09 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:53:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:53:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

17:53:09 INFO  : Memory regions updated for context APU
17:53:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:53:09 INFO  : 'con' command is executed.
17:53:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:53:09 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
17:54:08 INFO  : Disconnected from the channel tcfchan#13.
17:55:54 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
17:55:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

17:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:11 INFO  : 'jtag frequency' command is executed.
17:56:11 INFO  : Context for 'APU' is selected.
17:56:11 INFO  : System reset is completed.
17:56:14 INFO  : 'after 3000' command is executed.
17:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:56:17 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:56:17 INFO  : Context for 'APU' is selected.
17:56:17 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:56:17 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:17 INFO  : Context for 'APU' is selected.
17:56:17 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:56:18 INFO  : 'ps7_init' command is executed.
17:56:18 INFO  : 'ps7_post_config' command is executed.
17:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:19 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:56:19 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:19 INFO  : Memory regions updated for context APU
17:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:19 INFO  : 'con' command is executed.
17:56:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:56:19 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\debugger_convolve_image-default.tcl'
17:56:33 INFO  : Disconnected from the channel tcfchan#15.
17:57:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:57:41 INFO  : 'jtag frequency' command is executed.
17:57:41 INFO  : Context for 'APU' is selected.
17:57:41 INFO  : System reset is completed.
17:57:44 INFO  : 'after 3000' command is executed.
17:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:57:47 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
17:57:47 INFO  : Context for 'APU' is selected.
17:57:49 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
17:57:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:50 INFO  : Context for 'APU' is selected.
17:57:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
17:57:50 INFO  : 'ps7_init' command is executed.
17:57:50 INFO  : 'ps7_post_config' command is executed.
17:57:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:57:51 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:51 INFO  : Memory regions updated for context APU
17:57:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:57:51 INFO  : 'con' command is executed.
17:57:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:57:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
17:59:42 INFO  : Disconnected from the channel tcfchan#16.
18:00:56 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:01:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:05:20 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:05:22 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:06:05 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:06:09 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:06:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:06:28 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:06:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:10:16 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:10:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:11:20 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:11:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:11:29 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:11:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:11:51 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:11:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:12:17 INFO  : 'jtag frequency' command is executed.
18:12:18 INFO  : Context for 'APU' is selected.
18:12:18 INFO  : System reset is completed.
18:12:21 INFO  : 'after 3000' command is executed.
18:12:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:12:24 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
18:12:24 INFO  : Context for 'APU' is selected.
18:12:24 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
18:12:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:24 INFO  : Context for 'APU' is selected.
18:12:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
18:12:25 INFO  : 'ps7_init' command is executed.
18:12:25 INFO  : 'ps7_post_config' command is executed.
18:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:25 INFO  : Memory regions updated for context APU
18:12:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:25 INFO  : 'con' command is executed.
18:12:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:12:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
18:13:01 INFO  : Disconnected from the channel tcfchan#25.
18:13:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:12 INFO  : 'jtag frequency' command is executed.
18:13:15 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 0x30000021)
  2  xc7z020
18:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

18:13:15 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 0x30000021)
  2  xc7z020
18:13:20 INFO  : Checking for BSP changes to sync application flags for project 'Convolve_Image'...
18:13:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

18:13:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:35 INFO  : 'jtag frequency' command is executed.
18:13:38 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 0x30000021)
  2  xc7z020
18:13:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

18:13:38 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 0x30000021)
  2  xc7z020
18:13:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:13:52 INFO  : 'jtag frequency' command is executed.
18:13:52 INFO  : Context for 'APU' is selected.
18:13:52 INFO  : System reset is completed.
18:13:55 INFO  : 'after 3000' command is executed.
18:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
18:13:58 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit"
18:13:58 INFO  : Context for 'APU' is selected.
18:13:58 INFO  : Hardware design information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
18:13:58 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:58 INFO  : Context for 'APU' is selected.
18:13:58 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl' is done.
18:13:58 INFO  : 'ps7_init' command is executed.
18:13:58 INFO  : 'ps7_post_config' command is executed.
18:13:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:59 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:59 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Convolve_Image/Debug/Convolve_Image.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:59 INFO  : Memory regions updated for context APU
18:13:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:59 INFO  : 'con' command is executed.
18:13:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:13:59 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_convolve_image_system_standalone.tcl'
18:14:24 INFO  : Disconnected from the channel tcfchan#26.
20:42:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:42:42 INFO  : XSCT server has started successfully.
20:42:42 INFO  : plnx-install-location is set to ''
20:42:42 INFO  : Successfully done setting XSCT server connection channel  
20:42:42 INFO  : Successfully done setting workspace for the tool. 
20:42:45 INFO  : Platform repository initialization has completed.
20:42:45 INFO  : Registering command handlers for Vitis TCF services
20:42:48 INFO  : Successfully done query RDI_DATADIR 
20:43:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:43:27 INFO  : XSCT server has started successfully.
20:43:27 INFO  : Successfully done setting XSCT server connection channel  
20:43:27 INFO  : plnx-install-location is set to ''
20:43:27 INFO  : Successfully done setting workspace for the tool. 
20:43:31 INFO  : Registering command handlers for Vitis TCF services
20:43:31 INFO  : Platform repository initialization has completed.
20:43:31 INFO  : Successfully done query RDI_DATADIR 
20:44:04 INFO  : Result from executing command 'getProjects': BTN_IO_HW;Convolution_Accel_HW;Multiplier_HW;XBar_HW;aFIFO_BUFFER_HW
20:44:04 INFO  : Result from executing command 'getPlatforms': BTN_IO_HW|C:/GitHub/ReconHardware/FPGA_Files/Software/BTN_IO_HW/export/BTN_IO_HW/BTN_IO_HW.xpfm;Convolution_Accel_HW|C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/Convolution_Accel_HW.xpfm;Hello_Zynq|C:/GitHub/ReconHardware/FPGA_Files/Software/Hello_Zynq/export/Hello_Zynq/Hello_Zynq.xpfm;Multiplier_HW|C:/GitHub/ReconHardware/FPGA_Files/Software/Multiplier_HW/export/Multiplier_HW/Multiplier_HW.xpfm;XBar_HW|C:/GitHub/ReconHardware/FPGA_Files/Software/XBar_HW/export/XBar_HW/XBar_HW.xpfm;aFIFO_BUFFER_HW|C:/GitHub/ReconHardware/FPGA_Files/Software/aFIFO_BUFFER_HW/export/aFIFO_BUFFER_HW/aFIFO_BUFFER_HW.xpfm
20:44:04 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
20:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:42 INFO  : 'jtag frequency' command is executed.
20:46:45 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  2  xc7z020
20:46:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

20:46:45 ERROR : no targets found with "name =~"APU*"". available targets:
  1  DAP (Cannot open JTAG port: AP transaction error, DAP status 0x30000021)
  2  xc7z020
20:46:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:46:55 INFO  : 'jtag frequency' command is executed.
20:46:56 INFO  : Context for 'APU' is selected.
20:46:56 INFO  : System reset is completed.
20:46:59 INFO  : 'after 3000' command is executed.
20:46:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:47:02 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
20:47:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
20:47:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:47:02 ERROR : 'fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit' is cancelled.
20:47:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:47:08 INFO  : 'jtag frequency' command is executed.
20:47:08 INFO  : Context for 'APU' is selected.
20:47:08 INFO  : System reset is completed.
20:47:11 INFO  : 'after 3000' command is executed.
20:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:47:15 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit"
20:47:15 INFO  : Context for 'APU' is selected.
20:47:15 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
20:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
20:47:15 INFO  : Context for 'APU' is selected.
20:47:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl' is done.
20:47:16 INFO  : 'ps7_init' command is executed.
20:47:16 INFO  : 'ps7_post_config' command is executed.
20:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
20:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf
configparams force-mem-access 0
----------------End of Script----------------

20:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:47:16 INFO  : 'con' command is executed.
20:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:47:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_testing_convolution_system_standalone.tcl'
20:58:47 INFO  : Disconnected from the channel tcfchan#3.
20:59:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Software\temp_xsdb_launch_script.tcl
20:59:02 INFO  : XSCT server has started successfully.
20:59:02 INFO  : Successfully done setting XSCT server connection channel  
20:59:02 INFO  : plnx-install-location is set to ''
20:59:02 INFO  : Successfully done setting workspace for the tool. 
20:59:05 INFO  : Platform repository initialization has completed.
20:59:05 INFO  : Registering command handlers for Vitis TCF services
20:59:05 INFO  : Successfully done query RDI_DATADIR 
21:03:25 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
21:03:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

21:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:03:45 INFO  : 'jtag frequency' command is executed.
21:03:45 INFO  : Context for 'APU' is selected.
21:03:45 INFO  : System reset is completed.
21:03:48 INFO  : 'after 3000' command is executed.
21:03:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:03:51 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit"
21:03:51 INFO  : Context for 'APU' is selected.
21:03:51 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
21:03:51 INFO  : 'configparams force-mem-access 1' command is executed.
21:03:51 INFO  : Context for 'APU' is selected.
21:03:51 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl' is done.
21:03:52 INFO  : 'ps7_init' command is executed.
21:03:52 INFO  : 'ps7_post_config' command is executed.
21:03:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:52 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:52 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:53 INFO  : 'con' command is executed.
21:03:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:03:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_testing_convolution_system_standalone.tcl'
21:04:50 INFO  : Disconnected from the channel tcfchan#2.
21:04:54 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
21:04:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

21:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:18 INFO  : 'jtag frequency' command is executed.
21:05:19 INFO  : Context for 'APU' is selected.
21:05:20 INFO  : System reset is completed.
21:05:23 INFO  : 'after 3000' command is executed.
21:05:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:05:25 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit"
21:05:26 INFO  : Context for 'APU' is selected.
21:05:26 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
21:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:26 INFO  : Context for 'APU' is selected.
21:05:26 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl' is done.
21:05:27 INFO  : 'ps7_init' command is executed.
21:05:27 INFO  : 'ps7_post_config' command is executed.
21:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:27 INFO  : 'con' command is executed.
21:05:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:05:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_testing_convolution_system_standalone.tcl'
21:06:23 INFO  : Disconnected from the channel tcfchan#4.
21:06:27 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
21:06:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

21:06:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:46 INFO  : 'jtag frequency' command is executed.
21:06:47 INFO  : Context for 'APU' is selected.
21:06:47 INFO  : System reset is completed.
21:06:50 INFO  : 'after 3000' command is executed.
21:06:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:06:53 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit"
21:06:53 INFO  : Context for 'APU' is selected.
21:06:53 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
21:06:53 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:53 INFO  : Context for 'APU' is selected.
21:06:53 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl' is done.
21:06:54 INFO  : 'ps7_init' command is executed.
21:06:54 INFO  : 'ps7_post_config' command is executed.
21:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:54 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:54 INFO  : 'con' command is executed.
21:06:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:06:54 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_testing_convolution_system_standalone.tcl'
21:07:45 INFO  : Disconnected from the channel tcfchan#6.
21:07:51 INFO  : Checking for BSP changes to sync application flags for project 'Testing_Convolution'...
21:07:55 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa is already opened

21:08:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:08:04 INFO  : 'jtag frequency' command is executed.
21:08:05 INFO  : Context for 'APU' is selected.
21:08:05 INFO  : System reset is completed.
21:08:08 INFO  : 'after 3000' command is executed.
21:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:08:11 INFO  : FPGA configured successfully with bitstream "C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit"
21:08:11 INFO  : Context for 'APU' is selected.
21:08:11 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa'.
21:08:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:11 INFO  : Context for 'APU' is selected.
21:08:11 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl' is done.
21:08:12 INFO  : 'ps7_init' command is executed.
21:08:12 INFO  : 'ps7_post_config' command is executed.
21:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:12 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:12 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/bitstream/Conv_Accel_Top.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Software/Convolution_Accel_HW/export/Convolution_Accel_HW/hw/Conv_Accel_Top.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Software/Testing_Convolution/Debug/Testing_Convolution.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:12 INFO  : 'con' command is executed.
21:08:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:12 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Software\.sdk\launch_scripts\single_application_debug\systemdebugger_testing_convolution_system_standalone.tcl'
21:11:02 INFO  : Disconnected from the channel tcfchan#8.
