Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'first_design'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s50-pq208-5 -timing -logic_opt off -ol
high -xe n -t 1 -register_duplication off -cm area -ir off -pr b -power off -o
first_design_map.ncd first_design.ngd first_design.pcf 
Target Device  : xc3s50
Target Package : pq208
Target Speed   : -5
Mapper Version : spartan3 -- $Revision: 1.55 $
Mapped Date    : Thu May 14 18:57:45 2020

Mapping design into LUTs...
Running directed packing...
WARNING:Pack:2780 - The register "currentState_4_1" has the property IOB=TRUE,
   but it did not join an IO component because it is not connected to any IO
   element.
WARNING:Pack:2780 - The register "currentState_5_1" has the property IOB=TRUE,
   but it did not join an IO component because it is not connected to any IO
   element.
WARNING:Pack:2780 - The register "currentState_0" has the property IOB=TRUE, but
   it did not join an IO component because it is not connected to any IO
   element.
WARNING:Pack:2780 - The register "currentState_1" has the property IOB=TRUE, but
   it did not join an IO component because it is not connected to any IO
   element.
WARNING:Pack:2780 - The register "currentState_2" has the property IOB=TRUE, but
   it did not join an IO component because it is not connected to any IO
   element.
WARNING:Pack:2780 - The register "currentState_3" has the property IOB=TRUE, but
   it did not join an IO component because it is not connected to any IO
   element.
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 0 secs 
Total CPU  time at the beginning of Placer: 0 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:67a) REAL time: 0 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:67a) REAL time: 0 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:67a) REAL time: 0 secs 

Phase 4.2  Initial Clock and IO Placement
........
Phase 4.2  Initial Clock and IO Placement (Checksum:84c5f5a) REAL time: 0 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:84c5f5a) REAL time: 0 secs 

Phase 6.3  Local Placement Optimization
.......
Phase 6.3  Local Placement Optimization (Checksum:349304b2) REAL time: 0 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:349304b2) REAL time: 0 secs 

Phase 8.4  Local Placement Optimization
..
Phase 8.4  Local Placement Optimization (Checksum:349304b2) REAL time: 1 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:349304b2) REAL time: 1 secs 

Phase 10.8  Global Placement
..
Phase 10.8  Global Placement (Checksum:70be9706) REAL time: 1 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:70be9706) REAL time: 1 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:70be9706) REAL time: 1 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:5a95360b) REAL time: 1 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:5a95360b) REAL time: 1 secs 

Total REAL time to Placer completion: 1 secs 
Total CPU  time to Placer completion: 1 secs 
Running post-placement packing...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    6
Logic Utilization:
  Number of Slice Flip Flops:             6 out of   1,536    1%
  Number of 4 input LUTs:                18 out of   1,536    1%
Logic Distribution:
  Number of occupied Slices:             12 out of     768    1%
    Number of Slices containing only related logic:      12 out of      12 100%
    Number of Slices containing unrelated logic:          0 out of      12   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:          18 out of   1,536    1%
  Number of bonded IOBs:                 33 out of     124   26%
    IOB Flip Flops:                       2
  Number of BUFGMUXs:                     1 out of       8   12%

Average Fanout of Non-Clock Nets:                2.10

Peak Memory Usage:  4401 MB
Total REAL time to MAP completion:  1 secs 
Total CPU time to MAP completion:   1 secs 

Mapping completed.
See MAP report file "first_design_map.mrp" for details.
