HelpInfo,C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:TOP
Implementation;Synthesis||null||@W:Net addr_beat is not declared.||TOP.srr(97);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/97||DWC_UpConv_AChannel.v(447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/447
Implementation;Synthesis||null||@W:Net mask is not declared.||TOP.srr(98);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/98||DWC_UpConv_AChannel.v(451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/451
Implementation;Synthesis||null||@W:Net FIXED is not declared.||TOP.srr(99);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/99||DWC_UpConv_AChannel.v(471);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/471
Implementation;Synthesis||null||@W:Net resetn_rx_s is not declared.||TOP.srr(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/238||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||null||@W:Ignoring localparam OPEN_WRTRANS_MAX on the instance and using locally defined value||TOP.srr(390);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/390||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam OPEN_RDTRANS_MAX on the instance and using locally defined value||TOP.srr(391);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/391||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT0_BASE_VEC on the instance and using locally defined value||TOP.srr(392);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/392||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT1_BASE_VEC on the instance and using locally defined value||TOP.srr(393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/393||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT2_BASE_VEC on the instance and using locally defined value||TOP.srr(394);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/394||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT3_BASE_VEC on the instance and using locally defined value||TOP.srr(395);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/395||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT4_BASE_VEC on the instance and using locally defined value||TOP.srr(396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/396||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT5_BASE_VEC on the instance and using locally defined value||TOP.srr(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/397||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT6_BASE_VEC on the instance and using locally defined value||TOP.srr(398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/398||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT7_BASE_VEC on the instance and using locally defined value||TOP.srr(399);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/399||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT8_BASE_VEC on the instance and using locally defined value||TOP.srr(400);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/400||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT9_BASE_VEC on the instance and using locally defined value||TOP.srr(401);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/401||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT10_BASE_VEC on the instance and using locally defined value||TOP.srr(402);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/402||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT11_BASE_VEC on the instance and using locally defined value||TOP.srr(403);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/403||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT12_BASE_VEC on the instance and using locally defined value||TOP.srr(404);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/404||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT13_BASE_VEC on the instance and using locally defined value||TOP.srr(405);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/405||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT14_BASE_VEC on the instance and using locally defined value||TOP.srr(406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/406||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT15_BASE_VEC on the instance and using locally defined value||TOP.srr(407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/407||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT16_BASE_VEC on the instance and using locally defined value||TOP.srr(408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/408||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT17_BASE_VEC on the instance and using locally defined value||TOP.srr(409);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/409||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT18_BASE_VEC on the instance and using locally defined value||TOP.srr(410);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/410||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT19_BASE_VEC on the instance and using locally defined value||TOP.srr(411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/411||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT20_BASE_VEC on the instance and using locally defined value||TOP.srr(412);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/412||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT21_BASE_VEC on the instance and using locally defined value||TOP.srr(413);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/413||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT22_BASE_VEC on the instance and using locally defined value||TOP.srr(414);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/414||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT23_BASE_VEC on the instance and using locally defined value||TOP.srr(415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/415||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT24_BASE_VEC on the instance and using locally defined value||TOP.srr(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/416||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT25_BASE_VEC on the instance and using locally defined value||TOP.srr(417);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/417||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT26_BASE_VEC on the instance and using locally defined value||TOP.srr(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/418||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT27_BASE_VEC on the instance and using locally defined value||TOP.srr(419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/419||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT28_BASE_VEC on the instance and using locally defined value||TOP.srr(420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/420||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT29_BASE_VEC on the instance and using locally defined value||TOP.srr(421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/421||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT30_BASE_VEC on the instance and using locally defined value||TOP.srr(422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/422||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT31_BASE_VEC on the instance and using locally defined value||TOP.srr(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/423||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam UPPER_COMPARE_BIT on the instance and using locally defined value||TOP.srr(424);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/424||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam LOWER_COMPARE_BIT on the instance and using locally defined value||TOP.srr(425);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/425||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT0_MIN_VEC on the instance and using locally defined value||TOP.srr(426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/426||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT1_MIN_VEC on the instance and using locally defined value||TOP.srr(427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/427||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT2_MIN_VEC on the instance and using locally defined value||TOP.srr(428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/428||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT3_MIN_VEC on the instance and using locally defined value||TOP.srr(429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/429||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT4_MIN_VEC on the instance and using locally defined value||TOP.srr(430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/430||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT5_MIN_VEC on the instance and using locally defined value||TOP.srr(431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/431||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT6_MIN_VEC on the instance and using locally defined value||TOP.srr(432);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/432||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT7_MIN_VEC on the instance and using locally defined value||TOP.srr(433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/433||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT8_MIN_VEC on the instance and using locally defined value||TOP.srr(434);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/434||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT9_MIN_VEC on the instance and using locally defined value||TOP.srr(435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/435||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT10_MIN_VEC on the instance and using locally defined value||TOP.srr(436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/436||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT11_MIN_VEC on the instance and using locally defined value||TOP.srr(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/437||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT12_MIN_VEC on the instance and using locally defined value||TOP.srr(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/438||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT13_MIN_VEC on the instance and using locally defined value||TOP.srr(439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/439||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT14_MIN_VEC on the instance and using locally defined value||TOP.srr(440);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/440||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT15_MIN_VEC on the instance and using locally defined value||TOP.srr(441);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/441||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT16_MIN_VEC on the instance and using locally defined value||TOP.srr(442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/442||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT17_MIN_VEC on the instance and using locally defined value||TOP.srr(443);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/443||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT18_MIN_VEC on the instance and using locally defined value||TOP.srr(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/444||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT19_MIN_VEC on the instance and using locally defined value||TOP.srr(445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/445||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT20_MIN_VEC on the instance and using locally defined value||TOP.srr(446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/446||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT21_MIN_VEC on the instance and using locally defined value||TOP.srr(447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/447||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT22_MIN_VEC on the instance and using locally defined value||TOP.srr(448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/448||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT23_MIN_VEC on the instance and using locally defined value||TOP.srr(449);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/449||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT24_MIN_VEC on the instance and using locally defined value||TOP.srr(450);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/450||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT25_MIN_VEC on the instance and using locally defined value||TOP.srr(451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/451||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT26_MIN_VEC on the instance and using locally defined value||TOP.srr(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/452||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT27_MIN_VEC on the instance and using locally defined value||TOP.srr(453);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/453||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT28_MIN_VEC on the instance and using locally defined value||TOP.srr(454);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/454||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT29_MIN_VEC on the instance and using locally defined value||TOP.srr(455);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/455||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT30_MIN_VEC on the instance and using locally defined value||TOP.srr(456);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/456||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT31_MIN_VEC on the instance and using locally defined value||TOP.srr(457);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/457||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT0_MAX_VEC on the instance and using locally defined value||TOP.srr(458);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/458||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT1_MAX_VEC on the instance and using locally defined value||TOP.srr(459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/459||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT2_MAX_VEC on the instance and using locally defined value||TOP.srr(460);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/460||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT3_MAX_VEC on the instance and using locally defined value||TOP.srr(461);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/461||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT4_MAX_VEC on the instance and using locally defined value||TOP.srr(462);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/462||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT5_MAX_VEC on the instance and using locally defined value||TOP.srr(463);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/463||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT6_MAX_VEC on the instance and using locally defined value||TOP.srr(464);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/464||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT7_MAX_VEC on the instance and using locally defined value||TOP.srr(465);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/465||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT8_MAX_VEC on the instance and using locally defined value||TOP.srr(466);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/466||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT9_MAX_VEC on the instance and using locally defined value||TOP.srr(467);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/467||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT10_MAX_VEC on the instance and using locally defined value||TOP.srr(468);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/468||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT11_MAX_VEC on the instance and using locally defined value||TOP.srr(469);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/469||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT12_MAX_VEC on the instance and using locally defined value||TOP.srr(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/470||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT13_MAX_VEC on the instance and using locally defined value||TOP.srr(471);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/471||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT14_MAX_VEC on the instance and using locally defined value||TOP.srr(472);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/472||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT15_MAX_VEC on the instance and using locally defined value||TOP.srr(473);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/473||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT16_MAX_VEC on the instance and using locally defined value||TOP.srr(474);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/474||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT17_MAX_VEC on the instance and using locally defined value||TOP.srr(475);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/475||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT18_MAX_VEC on the instance and using locally defined value||TOP.srr(476);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/476||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT19_MAX_VEC on the instance and using locally defined value||TOP.srr(477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/477||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT20_MAX_VEC on the instance and using locally defined value||TOP.srr(478);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/478||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT21_MAX_VEC on the instance and using locally defined value||TOP.srr(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/479||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT22_MAX_VEC on the instance and using locally defined value||TOP.srr(480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/480||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT23_MAX_VEC on the instance and using locally defined value||TOP.srr(481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/481||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT24_MAX_VEC on the instance and using locally defined value||TOP.srr(482);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/482||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT25_MAX_VEC on the instance and using locally defined value||TOP.srr(483);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/483||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT26_MAX_VEC on the instance and using locally defined value||TOP.srr(484);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/484||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT27_MAX_VEC on the instance and using locally defined value||TOP.srr(485);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/485||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT28_MAX_VEC on the instance and using locally defined value||TOP.srr(486);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/486||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT29_MAX_VEC on the instance and using locally defined value||TOP.srr(487);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/487||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT30_MAX_VEC on the instance and using locally defined value||TOP.srr(488);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/488||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis||null||@W:Ignoring localparam SLOT31_MAX_VEC on the instance and using locally defined value||TOP.srr(489);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/489||AXI4_interconnect.v(1856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\AXI4_interconnect\AXI4_interconnect.v'/linenumber/1856
Implementation;Synthesis|| CG360 ||@W:Removing wire currRDataTransID, as there is no assignment to it.||TOP.srr(533);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/533||Axi4CrossBar.v(225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/225
Implementation;Synthesis|| CG360 ||@W:Removing wire openRTransDec, as there is no assignment to it.||TOP.srr(534);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/534||Axi4CrossBar.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/226
Implementation;Synthesis|| CG360 ||@W:Removing wire currWDataTransID, as there is no assignment to it.||TOP.srr(535);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/535||Axi4CrossBar.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/228
Implementation;Synthesis|| CG360 ||@W:Removing wire openWTransDec, as there is no assignment to it.||TOP.srr(536);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/536||Axi4CrossBar.v(229);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/229
Implementation;Synthesis|| CG360 ||@W:Removing wire sysReset, as there is no assignment to it.||TOP.srr(537);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/537||Axi4CrossBar.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/231
Implementation;Synthesis|| CG360 ||@W:Removing wire dataFifoWr, as there is no assignment to it.||TOP.srr(538);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/538||Axi4CrossBar.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/233
Implementation;Synthesis|| CG360 ||@W:Removing wire srcPort, as there is no assignment to it.||TOP.srr(539);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/539||Axi4CrossBar.v(234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/234
Implementation;Synthesis|| CG360 ||@W:Removing wire destPort, as there is no assignment to it.||TOP.srr(540);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/540||Axi4CrossBar.v(235);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/235
Implementation;Synthesis|| CG360 ||@W:Removing wire wrFifoFull, as there is no assignment to it.||TOP.srr(541);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/541||Axi4CrossBar.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/236
Implementation;Synthesis|| CG360 ||@W:Removing wire rdDataFifoWr, as there is no assignment to it.||TOP.srr(542);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/542||Axi4CrossBar.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/238
Implementation;Synthesis|| CG360 ||@W:Removing wire rdSrcPort, as there is no assignment to it.||TOP.srr(543);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/543||Axi4CrossBar.v(239);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/239
Implementation;Synthesis|| CG360 ||@W:Removing wire rdDestPort, as there is no assignment to it.||TOP.srr(544);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/544||Axi4CrossBar.v(240);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/240
Implementation;Synthesis|| CG360 ||@W:Removing wire rdFifoFull, as there is no assignment to it.||TOP.srr(545);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/545||Axi4CrossBar.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/241
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARID, as there is no assignment to it.||TOP.srr(546);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/546||Axi4CrossBar.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/246
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARLEN, as there is no assignment to it.||TOP.srr(547);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/547||Axi4CrossBar.v(247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/247
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARVALID, as there is no assignment to it.||TOP.srr(548);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/548||Axi4CrossBar.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/248
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARREADY, as there is no assignment to it.||TOP.srr(549);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/549||Axi4CrossBar.v(249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/249
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RID, as there is no assignment to it.||TOP.srr(550);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/550||Axi4CrossBar.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/251
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RDATA, as there is no assignment to it.||TOP.srr(551);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/551||Axi4CrossBar.v(252);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/252
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RRESP, as there is no assignment to it.||TOP.srr(552);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/552||Axi4CrossBar.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/253
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RLAST, as there is no assignment to it.||TOP.srr(553);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/553||Axi4CrossBar.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/254
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RUSER, as there is no assignment to it.||TOP.srr(554);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/554||Axi4CrossBar.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/255
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RVALID, as there is no assignment to it.||TOP.srr(555);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/555||Axi4CrossBar.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/256
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RREADY, as there is no assignment to it.||TOP.srr(556);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/556||Axi4CrossBar.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/257
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWID, as there is no assignment to it.||TOP.srr(557);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/557||Axi4CrossBar.v(259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/259
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWLEN, as there is no assignment to it.||TOP.srr(558);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/558||Axi4CrossBar.v(260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/260
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWVALID, as there is no assignment to it.||TOP.srr(559);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/559||Axi4CrossBar.v(261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/261
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWREADY, as there is no assignment to it.||TOP.srr(560);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/560||Axi4CrossBar.v(262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/262
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WDATA, as there is no assignment to it.||TOP.srr(561);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/561||Axi4CrossBar.v(264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/264
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WSTRB, as there is no assignment to it.||TOP.srr(562);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/562||Axi4CrossBar.v(265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/265
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WLAST, as there is no assignment to it.||TOP.srr(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/563||Axi4CrossBar.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/266
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WUSER, as there is no assignment to it.||TOP.srr(564);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/564||Axi4CrossBar.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/267
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WVALID, as there is no assignment to it.||TOP.srr(565);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/565||Axi4CrossBar.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/268
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WREADY, as there is no assignment to it.||TOP.srr(566);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/566||Axi4CrossBar.v(269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/269
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BID, as there is no assignment to it.||TOP.srr(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/567||Axi4CrossBar.v(271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/271
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BRESP, as there is no assignment to it.||TOP.srr(568);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/568||Axi4CrossBar.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/272
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BUSER, as there is no assignment to it.||TOP.srr(569);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/569||Axi4CrossBar.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/273
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BVALID, as there is no assignment to it.||TOP.srr(570);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/570||Axi4CrossBar.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/274
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BREADY, as there is no assignment to it.||TOP.srr(571);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/571||Axi4CrossBar.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/275
Implementation;Synthesis|| CL169 ||@W:Pruning unused register alen_wrap_reg[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(1927);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/1927||DWC_UpConv_AChannel.v(386);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/386
Implementation;Synthesis|| CL169 ||@W:Pruning unused register beat_cnt_reg[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2045);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2045||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/182
Implementation;Synthesis|| CL169 ||@W:Pruning unused register offset_latched[5:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2046);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2046||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 6 of beat_cnt_reg_shifted[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2047);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2047||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/182
Implementation;Synthesis|| CL169 ||@W:Pruning unused register reached_wrap_boundary_accepted_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2048);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2048||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register end_ext_wrap_burst_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2049);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2049||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register addr_reg[0]. Make sure that there are no unused intermediate registers.||TOP.srr(2050);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2050||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register end_cycle_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2051);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2051||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2052);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2052||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register beat_cnt_reg_eq_0. Make sure that there are no unused intermediate registers.||TOP.srr(2053);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2053||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/182
Implementation;Synthesis|| CG360 ||@W:Removing wire actual_wlen, as there is no assignment to it.||TOP.srr(2061);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2061||DWC_UpConv_WChan_ReadDataFifoCtrl.v(109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v'/linenumber/109
Implementation;Synthesis|| CG360 ||@W:Removing wire size_one_hot_hold, as there is no assignment to it.||TOP.srr(2076);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2076||DWC_UpConv_WChannel.v(158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v'/linenumber/158
Implementation;Synthesis|| CG360 ||@W:Removing wire mask_addr_msb_hold, as there is no assignment to it.||TOP.srr(2077);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2077||DWC_UpConv_WChannel.v(159);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v'/linenumber/159
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2171||DWC_UpConv_RChan_Ctrl.v(400);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v'/linenumber/400
Implementation;Synthesis|| CL169 ||@W:Pruning unused register slave_beat_cnt[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2172||DWC_UpConv_RChan_Ctrl.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v'/linenumber/202
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2209);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2209||FIFO_downsizing.v(52);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v'/linenumber/52
Implementation;Synthesis|| CG133 ||@W:Object data_out_sel is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2210||FIFO_downsizing.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v'/linenumber/89
Implementation;Synthesis|| CG360 ||@W:Removing wire mstr_cmd_out, as there is no assignment to it.||TOP.srr(2220);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2220||DWC_UpConv_RChannel.v(107);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v'/linenumber/107
Implementation;Synthesis|| CG360 ||@W:Removing wire data_fifo_nearly_full, as there is no assignment to it.||TOP.srr(2221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2221||DWC_UpConv_RChannel.v(112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v'/linenumber/112
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER_HEXOKAY, as there is no assignment to it.||TOP.srr(2296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2296||MasterConvertor.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/189
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifoRdDataQ1[8:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2391);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2391||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||TOP.srr(2393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2393||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/234
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifoRdDataQ1[72:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2413);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2413||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||TOP.srr(2415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2415||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/234
Implementation;Synthesis|| CG133 ||@W:Object beatCnt is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2435||SlvAxi4ProtConvWrite.v(153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/153
Implementation;Synthesis|| CL169 ||@W:Pruning unused register currStateWrGD[0]. Make sure that there are no unused intermediate registers.||TOP.srr(2436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2436||SlvAxi4ProtConvWrite.v(556);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/556
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit currStateWrSD[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2437||SlvAxi4ProtConvWrite.v(653);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/653
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit currStateWrSD[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(2438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2438||SlvAxi4ProtConvWrite.v(653);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/653
Implementation;Synthesis|| CL169 ||@W:Pruning unused register currStateWrSD[1:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2439||SlvAxi4ProtConvWrite.v(653);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvWrite.v'/linenumber/653
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifoRdDataQ1[12:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2459||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||TOP.srr(2461);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2461||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/234
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifoRdDataQ1[70:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2481||DualPort_Ram_SyncWr_SyncRd.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\DualPort_Ram_SyncWr_SyncRd.v'/linenumber/94
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fifoReadQ1. Make sure that there are no unused intermediate registers.||TOP.srr(2483);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2483||FifoDualPort.v(234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\FifoDualPort.v'/linenumber/234
Implementation;Synthesis|| CL169 ||@W:Pruning unused register currStateRdGD[0]. Make sure that there are no unused intermediate registers.||TOP.srr(2498);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2498||SlvAxi4ProtConvRead.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlvAxi4ProtConvRead.v'/linenumber/438
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2566);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2566||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/44
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2580);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2580||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/44
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2594);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2594||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/44
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2608);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2608||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/44
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_AWREADY, as there is no assignment to it.||TOP.srr(2633);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2633||CoreAxi4Interconnect.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/104
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_AWREADY, as there is no assignment to it.||TOP.srr(2634);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2634||CoreAxi4Interconnect.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/118
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_AWREADY, as there is no assignment to it.||TOP.srr(2635);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2635||CoreAxi4Interconnect.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/132
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_AWREADY, as there is no assignment to it.||TOP.srr(2636);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2636||CoreAxi4Interconnect.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/146
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_AWREADY, as there is no assignment to it.||TOP.srr(2637);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2637||CoreAxi4Interconnect.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/160
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_AWREADY, as there is no assignment to it.||TOP.srr(2638);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2638||CoreAxi4Interconnect.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/174
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_AWREADY, as there is no assignment to it.||TOP.srr(2639);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2639||CoreAxi4Interconnect.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/188
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_WREADY, as there is no assignment to it.||TOP.srr(2640);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2640||CoreAxi4Interconnect.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/203
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_WREADY, as there is no assignment to it.||TOP.srr(2641);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2641||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_WREADY, as there is no assignment to it.||TOP.srr(2642);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2642||CoreAxi4Interconnect.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/217
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_WREADY, as there is no assignment to it.||TOP.srr(2643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2643||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_WREADY, as there is no assignment to it.||TOP.srr(2644);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2644||CoreAxi4Interconnect.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/231
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_WREADY, as there is no assignment to it.||TOP.srr(2645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2645||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_WREADY, as there is no assignment to it.||TOP.srr(2646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2646||CoreAxi4Interconnect.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/245
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BID, as there is no assignment to it.||TOP.srr(2647);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2647||CoreAxi4Interconnect.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/254
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BRESP, as there is no assignment to it.||TOP.srr(2648);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2648||CoreAxi4Interconnect.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/255
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BUSER, as there is no assignment to it.||TOP.srr(2649);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2649||CoreAxi4Interconnect.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/256
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BVALID, as there is no assignment to it.||TOP.srr(2650);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2650||CoreAxi4Interconnect.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/257
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BID, as there is no assignment to it.||TOP.srr(2651);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2651||CoreAxi4Interconnect.v(260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/260
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BRESP, as there is no assignment to it.||TOP.srr(2652);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2652||CoreAxi4Interconnect.v(261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/261
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BUSER, as there is no assignment to it.||TOP.srr(2653);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2653||CoreAxi4Interconnect.v(262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/262
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BVALID, as there is no assignment to it.||TOP.srr(2654);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2654||CoreAxi4Interconnect.v(263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/263
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BID, as there is no assignment to it.||TOP.srr(2655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2655||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BRESP, as there is no assignment to it.||TOP.srr(2656);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2656||CoreAxi4Interconnect.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/267
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BUSER, as there is no assignment to it.||TOP.srr(2657);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2657||CoreAxi4Interconnect.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/268
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BVALID, as there is no assignment to it.||TOP.srr(2658);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2658||CoreAxi4Interconnect.v(269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/269
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BID, as there is no assignment to it.||TOP.srr(2659);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2659||CoreAxi4Interconnect.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/272
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BRESP, as there is no assignment to it.||TOP.srr(2660);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2660||CoreAxi4Interconnect.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/273
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BUSER, as there is no assignment to it.||TOP.srr(2661);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2661||CoreAxi4Interconnect.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/274
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BVALID, as there is no assignment to it.||TOP.srr(2662);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2662||CoreAxi4Interconnect.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/275
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BID, as there is no assignment to it.||TOP.srr(2663);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2663||CoreAxi4Interconnect.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/278
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BRESP, as there is no assignment to it.||TOP.srr(2664);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2664||CoreAxi4Interconnect.v(279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/279
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BUSER, as there is no assignment to it.||TOP.srr(2665);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2665||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BVALID, as there is no assignment to it.||TOP.srr(2666);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2666||CoreAxi4Interconnect.v(281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/281
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BID, as there is no assignment to it.||TOP.srr(2667);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2667||CoreAxi4Interconnect.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/284
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BRESP, as there is no assignment to it.||TOP.srr(2668);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2668||CoreAxi4Interconnect.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/285
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BUSER, as there is no assignment to it.||TOP.srr(2669);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2669||CoreAxi4Interconnect.v(286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/286
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BVALID, as there is no assignment to it.||TOP.srr(2670);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2670||CoreAxi4Interconnect.v(287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/287
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BID, as there is no assignment to it.||TOP.srr(2671);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2671||CoreAxi4Interconnect.v(290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/290
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BRESP, as there is no assignment to it.||TOP.srr(2672);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2672||CoreAxi4Interconnect.v(291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/291
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BUSER, as there is no assignment to it.||TOP.srr(2673);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2673||CoreAxi4Interconnect.v(292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/292
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BVALID, as there is no assignment to it.||TOP.srr(2674);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2674||CoreAxi4Interconnect.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/293
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_ARREADY, as there is no assignment to it.||TOP.srr(2675);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2675||CoreAxi4Interconnect.v(323);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/323
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_ARREADY, as there is no assignment to it.||TOP.srr(2676);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2676||CoreAxi4Interconnect.v(337);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/337
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_ARREADY, as there is no assignment to it.||TOP.srr(2677);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2677||CoreAxi4Interconnect.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/351
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_ARREADY, as there is no assignment to it.||TOP.srr(2678);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2678||CoreAxi4Interconnect.v(365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/365
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_ARREADY, as there is no assignment to it.||TOP.srr(2679);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2679||CoreAxi4Interconnect.v(379);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/379
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_ARREADY, as there is no assignment to it.||TOP.srr(2680);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2680||CoreAxi4Interconnect.v(393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/393
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_ARREADY, as there is no assignment to it.||TOP.srr(2681);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2681||CoreAxi4Interconnect.v(407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/407
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_RID, as there is no assignment to it.||TOP.srr(2682);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2682||CoreAxi4Interconnect.v(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/418
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_RDATA, as there is no assignment to it.||TOP.srr(2683);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2683||CoreAxi4Interconnect.v(419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/419
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_RRESP, as there is no assignment to it.||TOP.srr(2684);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2684||CoreAxi4Interconnect.v(420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/420
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_RLAST, as there is no assignment to it.||TOP.srr(2685);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2685||CoreAxi4Interconnect.v(421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/421
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_RUSER, as there is no assignment to it.||TOP.srr(2686);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2686||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_RVALID, as there is no assignment to it.||TOP.srr(2687);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2687||CoreAxi4Interconnect.v(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/423
Implementation;Synthesis|| CL168 ||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2700);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2700||Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2701);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2701||Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis|| CL168 ||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2705);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2705||RCOSC_RCOSC_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2717);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2717||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/225
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2718);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2718||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2719);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2719||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2720);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2720||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2721);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2721||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2722);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2722||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2723);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2723||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/265
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2724);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2724||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2725);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2725||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2726);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2726||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2727);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2727||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2728);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2728||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2729);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2729||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/307
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2730);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2730||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2731);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2731||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2732);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2732||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2733);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2733||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2734);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2734||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2735);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2735||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(349);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/349
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2736);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2736||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2737);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2737||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2738);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2738||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2739);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2739||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2740);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2740||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2741);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2741||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(395);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/395
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2742);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2742||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2743);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2743||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2744);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2744||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2745);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2745||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2746);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2746||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2747);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2747||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/435
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2748);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2748||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2749);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2749||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2750);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2750||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2751);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2751||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2752);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2752||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2753);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2753||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/477
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2754);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2754||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2755);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2755||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2756);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2756||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2757);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2757||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2758);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2758||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2759);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2759||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(519);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/519
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2760);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2760||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2761);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2761||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2762);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2762||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2763);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2763||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2764);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2764||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2765);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2765||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(561);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/561
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2766);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2766||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2767);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2767||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2768);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2768||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2769);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2769||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2770);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2770||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2771);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2771||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(601);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/601
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2772);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2772||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2773);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2773||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2774);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2774||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2775);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2775||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2776);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2776||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2777);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2777||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/643
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2778);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2778||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2779);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2779||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2780);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2780||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2781);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2781||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2782);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2782||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2783);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2783||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(689);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/689
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2784);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2784||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2785);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2785||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2786);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2786||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2787);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2787||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2788);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2788||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2789);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2789||DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(368);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_11_0\DDR4_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2790);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2790||DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_12\DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/76
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2791);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2791||DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_12\DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/78
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2792);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2792||DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_12\DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/78
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2793||DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_12\DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2794);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2794||DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_12\DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2795);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2795||DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v(50);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_12\DDR4_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2796);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2796||DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v(65);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_13\DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/65
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2797);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2797||DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_13\DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2798);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2798||DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_13\DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2799);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2799||DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_13\DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2800);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2800||DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_13\DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2801);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2801||DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_13\DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2802);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2802||DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_A_13\DDR4_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2803);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2803||DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(65);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_ACT_N\DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/65
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2804);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2804||DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_ACT_N\DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2805);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2805||DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_ACT_N\DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2806);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2806||DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_ACT_N\DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2807);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2807||DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_ACT_N\DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2808);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2808||DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_ACT_N\DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2809);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2809||DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_ACT_N\DDR4_DDRPHY_BLK_IOD_ACT_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2810);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2810||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/78
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2811);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2811||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/80
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2812);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2812||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/80
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2813);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2813||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/80
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2814);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2814||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/81
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2815);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2815||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(81);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/81
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2816);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2816||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/122
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2817);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2817||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/124
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2818);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2818||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/124
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2819);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2819||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/124
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(2820);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2820||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(125);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/125
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2823||DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BA\DDR4_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2824);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2824||DDR4_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(38);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR4_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2825);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2825||DDR4_DDRPHY_BLK_IOD_BG_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_BG\DDR4_DDRPHY_BLK_IOD_BG_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2826);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2826||DDR4_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_CAS_N\DDR4_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2827);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2827||DDR4_DDRPHY_BLK_IOD_CKE_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_CKE\DDR4_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2828);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2828||DDR4_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_CS_N\DDR4_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2829);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2829||DDR4_DDRPHY_BLK_IOD_ODT_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_ODT\DDR4_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2830);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2830||DDR4_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_RAS_N\DDR4_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(2831);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2831||DDR4_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_RESET_N\DDR4_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG133 ||@W:Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2836);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2836||APB_IF.v(114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\APB_IF.v'/linenumber/114
Implementation;Synthesis||null||@W:Index into variable dqsw_done could be out of range - a simulation mismatch is possible||TOP.srr(2866);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2866||TRN_CLK.v(292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/292
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||TOP.srr(2886);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2886||gate_training.v(376);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/376
Implementation;Synthesis|| CG290 ||@W:Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.||TOP.srr(2887);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2887||gate_training.v(1317);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1317
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(2889);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2889||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(2890);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2890||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(2892);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2892||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2893);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2893||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(2894);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2894||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2895);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2895||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(2896);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2896||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2897);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2897||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(2898);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2898||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.||TOP.srr(2899);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2899||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2900);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2900||RDLVL_SMS.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/203
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(2901);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2901||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(2902);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2902||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(2903);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2903||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(2904);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2904||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(2905);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2905||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(2906);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2906||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(2907);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2907||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2951);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2951||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2952);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2952||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2953);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2953||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2954);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2954||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2955);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2955||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2956);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2956||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2957);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2957||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2958);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2958||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2959);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2959||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2960);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2960||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2961);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2961||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2962);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2962||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2963);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2963||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2964);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2964||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2965);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2965||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2966);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2966||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2967);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2967||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2968);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2968||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2969);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2969||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2970||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2971);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2971||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2972);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2972||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2973);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2973||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2974);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2974||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2975);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2975||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2976);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2976||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2977);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2977||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2978);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2978||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2979);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2979||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2980);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2980||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2981);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2981||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2982);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2982||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2983);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2983||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2984);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2984||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2985);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2985||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2986);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2986||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2987);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2987||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2988);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2988||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2989);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2989||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2990);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2990||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2991);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2991||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2992);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2992||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2993);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2993||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2994);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2994||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2995);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2995||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2996);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2996||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2997);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2997||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2998);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2998||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(2999);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/2999||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3000||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3001);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3001||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3002);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3002||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3003);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3003||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3004);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3004||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3005);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3005||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3006);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3006||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3007);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3007||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3008);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3008||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3009||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3010);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3010||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3011);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3011||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3012);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3012||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3013);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3013||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3014);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3014||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3015);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3015||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3016);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3016||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3017||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3018);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3018||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3052);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3052||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3053);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3053||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3054);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3054||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3055);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3055||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3056);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3056||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3057);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3057||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3058);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3058||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3059);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3059||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3060);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3060||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3061);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3061||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3062);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3062||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3063);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3063||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3064);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3064||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3065);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3065||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3066);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3066||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3067);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3067||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3068);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3068||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3069);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3069||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3070);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3070||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3071);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3071||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3072);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3072||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3073);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3073||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||null||@W:Index into variable data_match could be out of range - a simulation mismatch is possible||TOP.srr(3096);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3096||write_callibrator.v(83);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/83
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.||TOP.srr(3101);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3101||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element genblk1[0].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3138||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3178);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3178||DDR4_DDRPHY_BLK_IOD_WE_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\IOD_WE_N\DDR4_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3179||DDR4_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\LANE_0_IOD_DM\DDR4_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3180||DDR4_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\LANE_0_IOD_DQ\DDR4_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3181);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3181||DDR4_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\LANE_0_IOD_DQS\DDR4_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3182||DDR4_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR4_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3183);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3183||DDR4_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\LANE_1_IOD_DM\DDR4_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3184||DDR4_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\LANE_1_IOD_DQ\DDR4_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3185||DDR4_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\LANE_1_IOD_DQS\DDR4_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3186);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3186||DDR4_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR4_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3480||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3515);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3515||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||TOP.srr(3754);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3754||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||null||@W:Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible||TOP.srr(3790);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3790||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis|| CG133 ||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3791);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3791||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis|| CG133 ||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3792);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3792||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3793||spi_chanctrl.v(343);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/343
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 16 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3987);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3987||CoreAHBLSRAM_AHBLSramIf.v(177);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/177
Implementation;Synthesis|| CG133 ||@W:Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3999);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/3999||CoreAHBLSRAM_SramCtrlIf.v(112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/112
Implementation;Synthesis|| CG133 ||@W:Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4000||CoreAHBLSRAM_SramCtrlIf.v(113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/113
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||TOP.srr(4025);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4025||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||TOP.srr(4026);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4026||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(4038);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4038||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL168 ||@W:Removing instance GND_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4048);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4048||fifo_256x8_g5.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/238
Implementation;Synthesis|| CL168 ||@W:Removing instance VCC_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4049);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4049||fifo_256x8_g5.v(237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/237
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4061);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4061||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CG133 ||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4077);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4077||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4085);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4085||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(963);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/963
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4086);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4086||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(321);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/321
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4087);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4087||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(329);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/329
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4088);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4088||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(375);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/375
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4089);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4089||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(377);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/377
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4090);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4090||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/406
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4091);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4091||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/416
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4092);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4092||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(492);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/492
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4093);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4093||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(494);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/494
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4094);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4094||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(496);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/496
Implementation;Synthesis|| CG133 ||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4095);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4095||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(498);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/498
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4096);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4096||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(962);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/962
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4097);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4097||miv_rv32ima_l1_ahb_queue.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4098);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4098||miv_rv32ima_l1_ahb_queue.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4099);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4099||miv_rv32ima_l1_ahb_queue.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4100||miv_rv32ima_l1_ahb_queue.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4101);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4101||miv_rv32ima_l1_ahb_queue.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4102||miv_rv32ima_l1_ahb_queue.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4103);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4103||miv_rv32ima_l1_ahb_queue.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4104||miv_rv32ima_l1_ahb_queue.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4105);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4105||miv_rv32ima_l1_ahb_queue.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4106);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4106||miv_rv32ima_l1_ahb_queue.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4107);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4107||miv_rv32ima_l1_ahb_queue.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4108||miv_rv32ima_l1_ahb_queue.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4109||miv_rv32ima_l1_ahb_queue.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4110||miv_rv32ima_l1_ahb_queue.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4111);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4111||miv_rv32ima_l1_ahb_queue.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4112||miv_rv32ima_l1_ahb_queue.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4113||miv_rv32ima_l1_ahb_queue.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4114||miv_rv32ima_l1_ahb_queue.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4115);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4115||miv_rv32ima_l1_ahb_queue.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4116||miv_rv32ima_l1_ahb_queue.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4117||miv_rv32ima_l1_ahb_queue.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4118||miv_rv32ima_l1_ahb_queue.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4119);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4119||miv_rv32ima_l1_ahb_queue.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4120||miv_rv32ima_l1_ahb_queue.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4121||miv_rv32ima_l1_ahb_queue_1.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4122||miv_rv32ima_l1_ahb_queue_1.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4123);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4123||miv_rv32ima_l1_ahb_queue_1.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4124||miv_rv32ima_l1_ahb_queue_1.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4125);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4125||miv_rv32ima_l1_ahb_queue_1.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4126||miv_rv32ima_l1_ahb_queue_1.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4127);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4127||miv_rv32ima_l1_ahb_queue_1.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4128);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4128||miv_rv32ima_l1_ahb_queue_1.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4129);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4129||miv_rv32ima_l1_ahb_queue_1.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4130);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4130||miv_rv32ima_l1_ahb_queue_1.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4131||miv_rv32ima_l1_ahb_queue_1.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4132||miv_rv32ima_l1_ahb_queue_1.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4133);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4133||miv_rv32ima_l1_ahb_queue_1.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4134||miv_rv32ima_l1_ahb_queue_1.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4135);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4135||miv_rv32ima_l1_ahb_queue_1.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4136||miv_rv32ima_l1_ahb_queue_1.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4137||miv_rv32ima_l1_ahb_queue_1.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4138||miv_rv32ima_l1_ahb_queue_1.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4139);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4139||miv_rv32ima_l1_ahb_queue_1.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4140);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4140||miv_rv32ima_l1_ahb_queue_1.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4141);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4141||miv_rv32ima_l1_ahb_queue_1.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4142||miv_rv32ima_l1_ahb_queue_1.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4143);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4143||miv_rv32ima_l1_ahb_queue_1.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4144);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4144||miv_rv32ima_l1_ahb_queue_1.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4145);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4145||miv_rv32ima_l1_ahb_queue_4.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/160
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4146||miv_rv32ima_l1_ahb_queue_4.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/160
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4147);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4147||miv_rv32ima_l1_ahb_queue_4.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/155
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4148);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4148||miv_rv32ima_l1_ahb_queue_4.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/155
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4149||miv_rv32ima_l1_ahb_queue_4.v(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/150
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4150||miv_rv32ima_l1_ahb_queue_4.v(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/150
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4151||miv_rv32ima_l1_ahb_queue_4.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/146
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4152||miv_rv32ima_l1_ahb_queue_4.v(70);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/70
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4153||miv_rv32ima_l1_ahb_queue_4.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4154);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4154||miv_rv32ima_l1_ahb_queue_4.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4155||miv_rv32ima_l1_ahb_queue_4.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4156);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4156||miv_rv32ima_l1_ahb_queue_4.v(145);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/145
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4157);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4157||miv_rv32ima_l1_ahb_queue_5.v(232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/232
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4158||miv_rv32ima_l1_ahb_queue_5.v(232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/232
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4159);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4159||miv_rv32ima_l1_ahb_queue_5.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/227
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4160||miv_rv32ima_l1_ahb_queue_5.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/227
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4161);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4161||miv_rv32ima_l1_ahb_queue_5.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/222
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4162||miv_rv32ima_l1_ahb_queue_5.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/222
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4163||miv_rv32ima_l1_ahb_queue_5.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/217
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4164);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4164||miv_rv32ima_l1_ahb_queue_5.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/217
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4165||miv_rv32ima_l1_ahb_queue_5.v(212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/212
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4166);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4166||miv_rv32ima_l1_ahb_queue_5.v(212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/212
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4167);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4167||miv_rv32ima_l1_ahb_queue_5.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/207
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4168);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4168||miv_rv32ima_l1_ahb_queue_5.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/207
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4169||miv_rv32ima_l1_ahb_queue_5.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/203
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4170);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4170||miv_rv32ima_l1_ahb_queue_5.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4171||miv_rv32ima_l1_ahb_queue_5.v(84);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4172||miv_rv32ima_l1_ahb_queue_5.v(92);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/92
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4173||miv_rv32ima_l1_ahb_queue_5.v(100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/100
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4174||miv_rv32ima_l1_ahb_queue_5.v(108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/108
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4175);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4175||miv_rv32ima_l1_ahb_queue_5.v(116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/116
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4176||miv_rv32ima_l1_ahb_queue_5.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/124
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4177);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4177||miv_rv32ima_l1_ahb_queue_5.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/202
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4178);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4178||miv_rv32ima_l1_ahb_queue_6.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4179||miv_rv32ima_l1_ahb_queue_6.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4180||miv_rv32ima_l1_ahb_queue_6.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4181);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4181||miv_rv32ima_l1_ahb_queue_6.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4182||miv_rv32ima_l1_ahb_queue_6.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4183);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4183||miv_rv32ima_l1_ahb_queue_6.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4184||miv_rv32ima_l1_ahb_queue_6.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4185||miv_rv32ima_l1_ahb_queue_6.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4186);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4186||miv_rv32ima_l1_ahb_queue_6.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4187);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4187||miv_rv32ima_l1_ahb_queue_6.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4188||miv_rv32ima_l1_ahb_queue_6.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4189||miv_rv32ima_l1_ahb_queue_6.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4190||miv_rv32ima_l1_ahb_queue_6.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4191);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4191||miv_rv32ima_l1_ahb_queue_6.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4192);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4192||miv_rv32ima_l1_ahb_queue_6.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4193);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4193||miv_rv32ima_l1_ahb_queue_6.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4194);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4194||miv_rv32ima_l1_ahb_queue_6.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4195||miv_rv32ima_l1_ahb_queue_6.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4196||miv_rv32ima_l1_ahb_queue_6.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4197);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4197||miv_rv32ima_l1_ahb_queue_6.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4198||miv_rv32ima_l1_ahb_queue_6.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4199);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4199||miv_rv32ima_l1_ahb_queue_6.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4200);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4200||miv_rv32ima_l1_ahb_queue_6.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4201);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4201||miv_rv32ima_l1_ahb_queue_6.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4202||miv_rv32ima_l1_ahb_queue_7.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/184
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4203||miv_rv32ima_l1_ahb_queue_7.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/184
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4204);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4204||miv_rv32ima_l1_ahb_queue_7.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/179
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4205||miv_rv32ima_l1_ahb_queue_7.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/179
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4206||miv_rv32ima_l1_ahb_queue_7.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/174
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4207||miv_rv32ima_l1_ahb_queue_7.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/174
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4208);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4208||miv_rv32ima_l1_ahb_queue_7.v(169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/169
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4209);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4209||miv_rv32ima_l1_ahb_queue_7.v(169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/169
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4210||miv_rv32ima_l1_ahb_queue_7.v(165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/165
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4211||miv_rv32ima_l1_ahb_queue_7.v(72);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/72
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4212||miv_rv32ima_l1_ahb_queue_7.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/80
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4213);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4213||miv_rv32ima_l1_ahb_queue_7.v(88);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/88
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4214||miv_rv32ima_l1_ahb_queue_7.v(96);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/96
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4215||miv_rv32ima_l1_ahb_queue_7.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/104
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4216||miv_rv32ima_l1_ahb_queue_7.v(164);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/164
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4217||miv_rv32ima_l1_ahb_queue_8.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/89
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4218||miv_rv32ima_l1_ahb_queue_8.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/64
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4219);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4219||miv_rv32ima_l1_ahb_queue_8.v(88);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/88
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4220);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4220||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(508);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/508
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4221||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/180
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4222||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/189
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4223||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/255
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4224||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/257
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4225||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/259
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4226||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(507);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/507
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4227||miv_rv32ima_l1_ahb_queue_9.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4228||miv_rv32ima_l1_ahb_queue_9.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4229);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4229||miv_rv32ima_l1_ahb_queue_9.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4230);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4230||miv_rv32ima_l1_ahb_queue_9.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4231||miv_rv32ima_l1_ahb_queue_9.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4232||miv_rv32ima_l1_ahb_queue_9.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4233||miv_rv32ima_l1_ahb_queue_9.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4234||miv_rv32ima_l1_ahb_queue_9.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4235);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4235||miv_rv32ima_l1_ahb_queue_9.v(216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/216
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4236||miv_rv32ima_l1_ahb_queue_9.v(216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/216
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4237||miv_rv32ima_l1_ahb_queue_9.v(211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/211
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4238||miv_rv32ima_l1_ahb_queue_9.v(211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/211
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4239);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4239||miv_rv32ima_l1_ahb_queue_9.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/207
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4240);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4240||miv_rv32ima_l1_ahb_queue_9.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4241||miv_rv32ima_l1_ahb_queue_9.v(84);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4242);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4242||miv_rv32ima_l1_ahb_queue_9.v(92);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/92
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4243||miv_rv32ima_l1_ahb_queue_9.v(100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/100
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4244||miv_rv32ima_l1_ahb_queue_9.v(108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/108
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4245||miv_rv32ima_l1_ahb_queue_9.v(116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/116
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4246||miv_rv32ima_l1_ahb_queue_9.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/124
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4247||miv_rv32ima_l1_ahb_queue_9.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4248||miv_rv32ima_l1_ahb_queue_9.v(128);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/128
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4249||miv_rv32ima_l1_ahb_queue_9.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/206
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4256||miv_rv32ima_l1_ahb_queue_10.v(258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/258
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4257||miv_rv32ima_l1_ahb_queue_10.v(258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/258
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4258||miv_rv32ima_l1_ahb_queue_10.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/253
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4259||miv_rv32ima_l1_ahb_queue_10.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/253
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4260||miv_rv32ima_l1_ahb_queue_10.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/248
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4261||miv_rv32ima_l1_ahb_queue_10.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/248
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4262||miv_rv32ima_l1_ahb_queue_10.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/243
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4263||miv_rv32ima_l1_ahb_queue_10.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/243
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4264||miv_rv32ima_l1_ahb_queue_10.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/238
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4265||miv_rv32ima_l1_ahb_queue_10.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/238
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4266||miv_rv32ima_l1_ahb_queue_10.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/233
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4267||miv_rv32ima_l1_ahb_queue_10.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/233
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4268||miv_rv32ima_l1_ahb_queue_10.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/228
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4269||miv_rv32ima_l1_ahb_queue_10.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/228
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4270);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4270||miv_rv32ima_l1_ahb_queue_10.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/224
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4271||miv_rv32ima_l1_ahb_queue_10.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4272||miv_rv32ima_l1_ahb_queue_10.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4273||miv_rv32ima_l1_ahb_queue_10.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4274||miv_rv32ima_l1_ahb_queue_10.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4275||miv_rv32ima_l1_ahb_queue_10.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4276);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4276||miv_rv32ima_l1_ahb_queue_10.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4277);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4277||miv_rv32ima_l1_ahb_queue_10.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4278||miv_rv32ima_l1_ahb_queue_10.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/134
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4288);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4288||miv_rv32ima_l1_ahb_repeater.v(137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/137
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4289);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4289||miv_rv32ima_l1_ahb_repeater_2.v(137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/137
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4290||miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v'/linenumber/1000
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4291||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1103);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1103
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of _T_119_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4292||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1169
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of _T_119_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4294||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1169
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4295);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4295||miv_rv32ima_l1_ahb_tl_cache_cork.v(752);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v'/linenumber/752
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4296||miv_rv32ima_l1_ahb_level_gateway.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/78
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4297);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4297||miv_rv32ima_l1_ahb_queue_13.v(190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/190
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4298);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4298||miv_rv32ima_l1_ahb_queue_13.v(190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/190
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4299||miv_rv32ima_l1_ahb_queue_13.v(185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/185
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4302);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4302||miv_rv32ima_l1_ahb_queue_13.v(166);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/166
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4303);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4303||miv_rv32ima_l1_ahb_tlplic_plic.v(4041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4041
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4304);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4304||miv_rv32ima_l1_ahb_tlplic_plic.v(2017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2017
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4307||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/284
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4308);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4308||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/411
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4309||miv_rv32ima_l1_ahb_async_queue_source.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/278
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4310||miv_rv32ima_l1_ahb_async_queue_sink.v(301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/301
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4311);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4311||miv_rv32ima_l1_ahb_async_queue_sink.v(223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/223
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4312);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4312||miv_rv32ima_l1_ahb_async_queue_source_1.v(250);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/250
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4313);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4313||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7114
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4402);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4402||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4403);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4403||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4404);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4404||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4405);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4405||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4406||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4407||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4408||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4409);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4409||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4410);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4410||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4411||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4412);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4412||miv_rv32ima_l1_ahb_async_queue_sink_1.v(294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/294
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4413);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4413||miv_rv32ima_l1_ahb_async_queue_sink_1.v(218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/218
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4414);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4414||miv_rv32ima_l1_ahb_async_queue_source_2.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/285
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4415||miv_rv32ima_l1_ahb_async_queue_sink_2.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/266
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4416||miv_rv32ima_l1_ahb_async_queue_sink_2.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/198
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4417);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4417||miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(467);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v'/linenumber/467
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4418||miv_rv32ima_l1_ahb_d_cache_data_array.v(171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/171
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4423||miv_rv32ima_l1_ahb_tlb.v(621);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/621
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4424);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4424||miv_rv32ima_l1_ahb_d_cache_dcache.v(2714);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2714
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4425);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4425||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4426||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4427||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4432);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4432||miv_rv32ima_l1_ahb_i_cache_icache.v(385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/385
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4433||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4440);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4440||miv_rv32ima_l1_ahb_tlb_1.v(327);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/327
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4441);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4441||miv_rv32ima_l1_ahb_shift_queue.v(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/423
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4442||miv_rv32ima_l1_ahb_frontend_frontend.v(408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/408
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4445||miv_rv32ima_l1_ahb_frontend_frontend.v(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/470
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4446||miv_rv32ima_l1_ahb_rr_arbiter.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v'/linenumber/89
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4447||miv_rv32ima_l1_ahb_ptw.v(497);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/497
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 53 to 22 of r_pte_ppn[53:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4450);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4450||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4451||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4452||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4453);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4453||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_3[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4454);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4454||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4455);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4455||miv_rv32ima_l1_ahb_i_buf.v(249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v'/linenumber/249
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4456);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4456||miv_rv32ima_l1_ahb_csr_file.v(2970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/2970
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 12 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4457);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4457||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 10 to 8 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4458);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4458||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 4 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4459||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 0 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4460);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4460||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4461);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4461||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4462);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4462||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4463);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4463||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4464);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4464||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4465);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4465||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4466);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4466||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4467);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4467||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4468);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4468||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4469);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4469||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4470||miv_rv32ima_l1_ahb_mul_div.v(358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/358
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4471);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4471||miv_rv32ima_l1_ahb_rocket.v(2670);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2670
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of mem_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4472);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4472||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of wb_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4473);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4473||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4474);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4474||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of mem_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4475);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4475||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 19 to 12 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4476);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4476||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4477||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of _T_2127[31:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(4478);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4478||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4481||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4482);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4482||miv_rv32ima_l1_ahb_int_xing_xing.v(71);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v'/linenumber/71
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4483);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4483||miv_rv32ima_l1_ahb_queue_14.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/224
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4491);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4491||miv_rv32ima_l1_ahb_queue_15.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/224
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4499);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4499||miv_rv32ima_l1_ahb_queue_16.v(173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/173
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4504);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4504||miv_rv32ima_l1_ahb_queue_17.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v'/linenumber/207
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4511);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4511||miv_rv32ima_l1_ahb_queue_18.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v'/linenumber/122
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4513);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4513||miv_rv32ima_l1_ahb_int_xing.v(401);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v'/linenumber/401
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4514);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4514||miv_rv32ima_l1_ahb_queue_19.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/246
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4522||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/452
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4523);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4523||miv_rv32ima_l1_ahb_queue_20.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v'/linenumber/246
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4531);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4531||miv_rv32ima_l1_ahb_tl_to_ahb.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/452
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4532);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4532||miv_rv32ima_l1_ahb_queue_21.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v'/linenumber/132
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4533);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4533||miv_rv32ima_l1_ahb_queue_22.v(149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v'/linenumber/149
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4534);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4534||miv_rv32ima_l1_ahb_tl_error_error.v(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v'/linenumber/444
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4535);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4535||miv_rv32ima_l1_ahb_queue_23.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v'/linenumber/134
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4536);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4536||miv_rv32ima_l1_ahb_queue_24.v(185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v'/linenumber/185
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4537);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4537||miv_rv32ima_l1_ahb_queue_25.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v'/linenumber/202
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4538);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4538||miv_rv32ima_l1_ahb_queue_26.v(151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/151
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4539);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4539||miv_rv32ima_l1_ahb_queue_27.v(83);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v'/linenumber/83
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4540);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4540||miv_rv32ima_l1_ahb_capture_update_chain.v(448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/448
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4541);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4541||miv_rv32ima_l1_ahb_capture_update_chain_1.v(542);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/542
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4542);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4542||miv_rv32ima_l1_ahb_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/357
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4543);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4543||miv_rv32ima_l1_ahb_negative_edge_latch.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/68
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4544);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4544||miv_rv32ima_l1_ahb_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4545);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4545||miv_rv32ima_l1_ahb_negative_edge_latch_2.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v'/linenumber/68
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4546);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4546||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(97);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/97
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4547);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4547||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(511);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/511
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4548);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4548||miv_rv32ima_l1_ahb_core_risc_vahb_top.v(4214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v'/linenumber/4214
Implementation;Synthesis|| CL157 ||@W:*Output DRV_TDO has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4557);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4557||miv_rv32ima_l1_ahb.v(99);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4565);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4565||miv_rv32ima_l1_ahb_tl_to_ahb.v(530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/530
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4566);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4566||miv_rv32ima_l1_ahb_tl_to_ahb.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/60
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4567||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/530
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4568);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4568||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/60
Implementation;Synthesis|| CL138 ||@W:Removing register 'wb_reg_sfence' because it is only assigned 0 or its original value.||TOP.srr(4601);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4601||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_fp' because it is only assigned 0 or its original value.||TOP.srr(4602);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4602||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_rocc' because it is only assigned 0 or its original value.||TOP.srr(4603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4603||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_wfd' because it is only assigned 0 or its original value.||TOP.srr(4604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4604||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4623);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4623||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1791[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4624);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4624||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4625||miv_rv32ima_l1_ahb_csr_file.v(109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/109
Implementation;Synthesis|| CL246 ||@W:Input port bits 9 to 4 of io_mem_resp_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4636);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4636||miv_rv32ima_l1_ahb_ptw.v(71);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/71
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4637);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4637||miv_rv32ima_l1_ahb_frontend_frontend.v(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/470
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4638);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4638||miv_rv32ima_l1_ahb_frontend_frontend.v(74);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/74
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_resetVector[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4639);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4639||miv_rv32ima_l1_ahb_frontend_frontend.v(91);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/91
Implementation;Synthesis|| CL138 ||@W:Removing register 'state' because it is only assigned 0 or its original value.||TOP.srr(4642);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4642||miv_rv32ima_l1_ahb_tlb_1.v(361);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/361
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4647);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4647||miv_rv32ima_l1_ahb_i_cache_icache.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/60
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4648);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4648||miv_rv32ima_l1_ahb_i_cache_icache.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/60
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4649);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4649||miv_rv32ima_l1_ahb_i_cache_icache.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/61
Implementation;Synthesis|| CL246 ||@W:Input port bits 2 to 1 of io_tl_out_0_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4650);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4650||miv_rv32ima_l1_ahb_i_cache_icache.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/80
Implementation;Synthesis|| CL138 ||@W:Removing register 'state' because it is only assigned 0 or its original value.||TOP.srr(4661);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4661||miv_rv32ima_l1_ahb_tlb.v(655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/655
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4670);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4670||miv_rv32ima_l1_ahb_d_cache_data_array.v(58);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/58
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1411[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4671);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4671||miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(489);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v'/linenumber/489
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4678);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4678||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4679);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4679||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_hart_in_0_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4680);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4680||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/63
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_dmi_in_0_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4681);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4681||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/80
Implementation;Synthesis|| CL246 ||@W:Input port bits 6 to 3 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4682);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4682||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4683);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4683||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 29 to 26 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4684);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4684||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/68
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 2 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4685);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4685||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/68
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1588[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4686);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4686||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/433
Implementation;Synthesis|| CL246 ||@W:Input port bits 30 to 16 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4695);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4695||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4696);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4696||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 30 to 26 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4697);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4697||miv_rv32ima_l1_ahb_tlplic_plic.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/63
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4698);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4698||miv_rv32ima_l1_ahb_tlplic_plic.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/63
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_1965[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4703);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4703||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(534);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/534
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of _T_2878[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4704);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4704||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 9 of _T_2687[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4705);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4705||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_2700[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4706);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4706||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 8 of _T_2687[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4707);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4707||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of _T_2687[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4708);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4708||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of _T_2687[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4709);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4709||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL157 ||@W:*Output UTDODRV_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4716);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4716||corejtagdebug.v(131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/131
Implementation;Synthesis|| CL157 ||@W:*Output UTDO_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4717);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4717||corejtagdebug.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/132
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4725);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4725||CoreUARTapb.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/104
Implementation;Synthesis|| CL157 ||@W:*Output BUSY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4763);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4763||CoreAHBLSRAM_SramCtrlIf.v(91);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/91
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 16 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4771);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4771||CoreAHBLSRAM_AHBLSramIf.v(105);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/105
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4773);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4773||coregpio.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/182
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4774);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4774||spi.v(70);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4775);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4775||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4776);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4776||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4795);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4795||spi_rf.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 27 to 20 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4803);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4803||coreapb3.v(75);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/75
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS[1:0] is unused||TOP.srr(4832);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4832||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||TOP.srr(4848);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4848||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||TOP.srr(4850);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4850||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||TOP.srr(4852);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4852||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||TOP.srr(4854);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4854||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S0[1:0] is unused||TOP.srr(4856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4856||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S1[1:0] is unused||TOP.srr(4858);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4858||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S2[1:0] is unused||TOP.srr(4860);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4860||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S3[1:0] is unused||TOP.srr(4862);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4862||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S4[1:0] is unused||TOP.srr(4864);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4864||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S5[1:0] is unused||TOP.srr(4866);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4866||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S6[1:0] is unused||TOP.srr(4868);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4868||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S7[1:0] is unused||TOP.srr(4870);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4870||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S8[1:0] is unused||TOP.srr(4872);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4872||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S9[1:0] is unused||TOP.srr(4874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4874||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S10[1:0] is unused||TOP.srr(4876);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4876||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S11[1:0] is unused||TOP.srr(4878);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4878||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S12[1:0] is unused||TOP.srr(4880);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4880||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S13[1:0] is unused||TOP.srr(4882);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4882||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S14[1:0] is unused||TOP.srr(4884);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4884||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S15[1:0] is unused||TOP.srr(4886);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4886||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S16[1:0] is unused||TOP.srr(4888);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4888||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4909);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4909||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4910);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4910||coreahblite_masterstage.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/42
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4911);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4911||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4912);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4912||coreahblite_masterstage.v(43);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/43
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 14 of DFI_ADDRESS_P0[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4913);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4913||DDR4_DDRPHY_BLK.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/206
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 14 of DFI_ADDRESS_P1[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4914);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4914||DDR4_DDRPHY_BLK.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/207
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 14 of DFI_ADDRESS_P2[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4915);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4915||DDR4_DDRPHY_BLK.v(208);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/208
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 14 of DFI_ADDRESS_P3[16:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4916);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4916||DDR4_DDRPHY_BLK.v(209);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/209
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4917);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4917||DDR4_DDRPHY_BLK.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/253
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4918);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4918||DDR4_DDRPHY_BLK.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/254
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4919);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4919||DDR4_DDRPHY_BLK.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/255
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4920);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4920||DDR4_DDRPHY_BLK.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/256
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4921);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4921||DDR4_DDRPHY_BLK.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/272
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4922);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4922||DDR4_DDRPHY_BLK.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/273
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4923);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4923||DDR4_DDRPHY_BLK.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/274
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4924);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4924||DDR4_DDRPHY_BLK.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/275
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4925);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4925||DDR4_DDRPHY_BLK.v(9349);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/9349
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4926);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4926||DDR4_DDRPHY_BLK.v(9356);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/9356
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4927);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4927||DDR4_DDRPHY_BLK.v(9363);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/9363
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4928);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4928||DDR4_DDRPHY_BLK.v(9370);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/9370
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_BANK_P0[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4929);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4929||acg5.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_BANK_P1[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4930);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4930||acg5.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_BANK_P2[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4931);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4931||acg5.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_BANK_P3[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4932);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4932||acg5.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_PolarFire_v2.3\SynplifyPro\lib\generic\acg5.v'/linenumber/310
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_BG_P0[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4933);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4933||DDR4_DDRPHY_BLK.v(9385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/9385
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_BG_P1[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4934);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4934||DDR4_DDRPHY_BLK.v(9387);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/9387
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_BG_P2[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4935);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4935||DDR4_DDRPHY_BLK.v(9389);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/9389
Implementation;Synthesis|| CL156 ||@W:*Input un1_DFI_BG_P3[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(4936);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4936||DDR4_DDRPHY_BLK.v(9391);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\work\DDR4_DDRPHY_BLK\DDR4_DDRPHY_BLK.v'/linenumber/9391
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4939);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4939||CoreDDR_TIP_INT.v(658);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/658
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4940);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4940||CoreDDR_TIP_INT.v(659);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/659
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4941);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4941||CoreDDR_TIP_INT.v(660);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/660
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4942);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4942||CoreDDR_TIP_INT.v(661);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/661
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4943);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4943||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4944);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4944||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4945);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4945||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4946);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4946||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4947);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4947||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4948);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4948||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4949);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4949||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4950);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4950||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4968);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4968||write_callibrator.v(37);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\write_callibrator.v'/linenumber/37
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4969);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4969||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4970||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4981);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4981||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4982);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4982||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4983);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4983||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4984);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4984||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4985);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4985||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4986);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4986||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4987);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4987||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4988);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4988||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4989);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4989||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4990);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4990||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4991);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4991||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4992);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4992||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4993);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4993||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4994);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4994||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4995);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4995||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4996);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4996||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4997);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4997||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4998);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4998||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4999);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/4999||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(5000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5000||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(5001);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5001||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL246 ||@W:Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(5002);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5002||LEVELLING.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\LEVELLING.v'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(5003);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5003||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(5017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5017||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(5026);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5026||APB_IOG_CTRL_SM.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/59
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(5027);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5027||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(5028);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5028||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(5049);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5049||WRLVL.v(54);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL.v'/linenumber/54
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(5050);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5050||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(5051);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5051||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5052);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5052||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(5053);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5053||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(5100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5100||dq_align_dqs_optimization.v(69);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/69
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(5151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5151||gate_training.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/63
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5197);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5197||TRN_CLK.v(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/418
Implementation;Synthesis|| CL247 ||@W:Input port bit 3 of dqsw270_igear_rx[3:0] is unused||TOP.srr(5206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5206||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of dqsw270_igear_rx[3:0] is unused||TOP.srr(5208);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5208||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis|| CL247 ||@W:Input port bit 3 of dqsw_igear_rx[3:0] is unused||TOP.srr(5210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5210||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of dqsw_igear_rx[3:0] is unused||TOP.srr(5212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5212||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(5246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5246||trn_cmdaddr.v(49);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\trn_cmdaddr.v'/linenumber/49
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(5247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5247||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.6.106\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 5 of latched_exp_burst_len[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5568);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5568||AHB_SM.v(2299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/2299
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of int_masterRRESP[1:0] is unused||TOP.srr(5575);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5575||AHB_SM.v(162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/162
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of int_masterBRESP[1:0] is unused||TOP.srr(5577);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5577||AHB_SM.v(172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/172
Implementation;Synthesis|| CL247 ||@W:Input port bit 6 of MASTER_HPROT[6:0] is unused||TOP.srr(5579);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5579||AHB_SM.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/188
Implementation;Synthesis|| CL247 ||@W:Input port bit 4 of MASTER_HPROT[6:0] is unused||TOP.srr(5581);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5581||AHB_SM.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/188
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 9 to 4 of rd_src_shift_pre[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5583);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5583||DWC_UpConv_preCalcRChan_Ctrl.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v'/linenumber/89
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 3 of mask_addr_out[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5584);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5584||DWC_UpConv_WChan_Hold_Reg.v(81);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v'/linenumber/81
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5613);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5613||CoreAxi4Interconnect.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/104
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5614);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5614||CoreAxi4Interconnect.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/118
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5615);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5615||CoreAxi4Interconnect.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/132
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5616);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5616||CoreAxi4Interconnect.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/146
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5617);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5617||CoreAxi4Interconnect.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/160
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5618);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5618||CoreAxi4Interconnect.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/174
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5619);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5619||CoreAxi4Interconnect.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/188
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5620);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5620||CoreAxi4Interconnect.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/203
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5621);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5621||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5622);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5622||CoreAxi4Interconnect.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/217
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5623);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5623||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5624);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5624||CoreAxi4Interconnect.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/231
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5625||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5626);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5626||CoreAxi4Interconnect.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/245
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5627);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5627||CoreAxi4Interconnect.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/254
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5628);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5628||CoreAxi4Interconnect.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/255
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5629);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5629||CoreAxi4Interconnect.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/256
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5630);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5630||CoreAxi4Interconnect.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/257
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5631);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5631||CoreAxi4Interconnect.v(260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/260
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5632);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5632||CoreAxi4Interconnect.v(261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/261
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5633);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5633||CoreAxi4Interconnect.v(262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/262
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5634);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5634||CoreAxi4Interconnect.v(263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/263
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5635);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5635||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5636);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5636||CoreAxi4Interconnect.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/267
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5637);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5637||CoreAxi4Interconnect.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/268
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5638);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5638||CoreAxi4Interconnect.v(269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/269
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5639);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5639||CoreAxi4Interconnect.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/272
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5640);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5640||CoreAxi4Interconnect.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/273
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5641);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5641||CoreAxi4Interconnect.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/274
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5642);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5642||CoreAxi4Interconnect.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/275
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5643||CoreAxi4Interconnect.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/278
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5644);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5644||CoreAxi4Interconnect.v(279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/279
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5645||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5646||CoreAxi4Interconnect.v(281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/281
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5647);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5647||CoreAxi4Interconnect.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/284
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5648);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5648||CoreAxi4Interconnect.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/285
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5649);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5649||CoreAxi4Interconnect.v(286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/286
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5650);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5650||CoreAxi4Interconnect.v(287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/287
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5651);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5651||CoreAxi4Interconnect.v(290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/290
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5652);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5652||CoreAxi4Interconnect.v(291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/291
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5653);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5653||CoreAxi4Interconnect.v(292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/292
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5654);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5654||CoreAxi4Interconnect.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/293
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5655||CoreAxi4Interconnect.v(323);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/323
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5656);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5656||CoreAxi4Interconnect.v(337);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/337
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5657);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5657||CoreAxi4Interconnect.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/351
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5658);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5658||CoreAxi4Interconnect.v(365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/365
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5659);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5659||CoreAxi4Interconnect.v(379);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/379
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5660);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5660||CoreAxi4Interconnect.v(393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/393
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5661);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5661||CoreAxi4Interconnect.v(407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/407
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5662);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5662||CoreAxi4Interconnect.v(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/418
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5663);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5663||CoreAxi4Interconnect.v(419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/419
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5664);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5664||CoreAxi4Interconnect.v(420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/420
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5665);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5665||CoreAxi4Interconnect.v(421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/421
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5666);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5666||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5667);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5667||CoreAxi4Interconnect.v(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/423
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5668);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5668||CoreAxi4Interconnect.v(426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/426
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5669);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5669||CoreAxi4Interconnect.v(427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/427
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5670);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5670||CoreAxi4Interconnect.v(428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/428
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5671);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5671||CoreAxi4Interconnect.v(429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/429
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5672);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5672||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5673);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5673||CoreAxi4Interconnect.v(431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/431
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5674);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5674||CoreAxi4Interconnect.v(434);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/434
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5675);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5675||CoreAxi4Interconnect.v(435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/435
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5676);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5676||CoreAxi4Interconnect.v(436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/436
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5677);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5677||CoreAxi4Interconnect.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/437
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5678);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5678||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5679);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5679||CoreAxi4Interconnect.v(439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/439
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5680);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5680||CoreAxi4Interconnect.v(442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/442
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5681);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5681||CoreAxi4Interconnect.v(443);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/443
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5682);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5682||CoreAxi4Interconnect.v(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/444
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5683);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5683||CoreAxi4Interconnect.v(445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/445
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5684);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5684||CoreAxi4Interconnect.v(446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/446
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5685);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5685||CoreAxi4Interconnect.v(447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5686);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5686||CoreAxi4Interconnect.v(450);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5687);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5687||CoreAxi4Interconnect.v(451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/451
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5688);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5688||CoreAxi4Interconnect.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/452
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5689);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5689||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5690);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5690||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5691||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5692);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5692||CoreAxi4Interconnect.v(458);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/458
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5693);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5693||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis|| CL247 ||@W:Input port bit 4 of SLAVE_BID[4:0] is unused||TOP.srr(5696);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5696||Axi4CrossBar.v(162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/162
Implementation;Synthesis|| CL247 ||@W:Input port bit 4 of SLAVE_RID[4:0] is unused||TOP.srr(5698);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5698||Axi4CrossBar.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/184
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5728);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5728||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||TOP.srr(5729);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5729||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||TOP.srr(5730);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5730||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5731);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5731||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5732);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5732||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5733);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5733||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5734);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5734||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5735);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5735||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.||TOP.srr(5736);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5736||MstrAHBtoAXI4Converter.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5775);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5775||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||TOP.srr(5776);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5776||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||TOP.srr(5777);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5777||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5778);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5778||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5779);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5779||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5780);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5780||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5781);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5781||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5782);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5782||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.||TOP.srr(5783);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5783||MstrAHBtoAXI4Converter.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5828);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5828||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||TOP.srr(5829);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5829||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||TOP.srr(5830);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5830||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5831);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5831||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5832);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5832||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5833);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5833||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5834);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5834||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5835);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5835||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.||TOP.srr(5836);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5836||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5843);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5843||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5844);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5844||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5845);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5845||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5846);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5846||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5847);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5847||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5848);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5848||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5849);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5849||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5850);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5850||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5851);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5851||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5852);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5852||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5853);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5853||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5854);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5854||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5855);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5855||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5856||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5857);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5857||miv_rv32ima_l1_ahb_async_queue_source.v(188);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/188
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5858);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5858||miv_rv32ima_l1_ahb_async_queue_sink.v(198);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/198
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5859);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5859||miv_rv32ima_l1_ahb_async_queue_source_1.v(168);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/168
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5860);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5860||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5861);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5861||miv_rv32ima_l1_ahb_async_queue_sink_1.v(193);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/193
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5862);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5862||miv_rv32ima_l1_ahb_async_queue_source_2.v(193);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/193
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5863);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5863||miv_rv32ima_l1_ahb_async_queue_sink_2.v(173);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/173
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_3__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5864);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5864||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5865);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5865||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_0__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5866);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5866||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5867);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5867||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||TOP.srr(5868);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5868||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||TOP.srr(5869);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5869||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5870);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5870||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5871);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5871||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5872);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5872||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5873);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5873||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5874||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.||TOP.srr(5875);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5875||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5878);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5878||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||TOP.srr(5879);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5879||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||TOP.srr(5880);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5880||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5881);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5881||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5882);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5882||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5883);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5883||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5884);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5884||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5885);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5885||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.||TOP.srr(5886);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5886||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| MO129 ||@W:Sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.pready is reduced to a combinational gate by constant propagation.||TOP.srr(5897);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5897||apb_if.v(206);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v'/linenumber/206
Implementation;Synthesis|| MO156 ||@W:RAM ram_address[13:0] removed due to constant propagation. ||TOP.srr(5898);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5898||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_param[1:0] removed due to constant propagation. ||TOP.srr(5899);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5899||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_size[3:0] removed due to constant propagation. ||TOP.srr(5900);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5900||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_source[1:0] removed due to constant propagation. ||TOP.srr(5901);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/5901||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(6059);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6059||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||TOP.srr(6060);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6060||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||TOP.srr(6061);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6061||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(6062);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6062||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(6063);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6063||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(6064);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6064||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(6065);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6065||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(6066);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6066||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.||TOP.srr(6067);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6067||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 15914 sequential elements including AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.genblk1\.rsync.sysReset_f1. This clock has no specified timing constraint which may adversely impact design performance. ||TOP.srr(6108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6108||resetsycnc.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\resetsycnc.v'/linenumber/44
Implementation;Synthesis|| MT530 ||@W:Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock which controls 351 sequential elements including PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||TOP.srr(6109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6109||corejtagdebug_uj_jtag.v(210);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v'/linenumber/210
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(6112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6112||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z6.||TOP.srr(6113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6113||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z7.||TOP.srr(6114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6114||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(6115);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6115||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(6116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6116||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(6117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6117||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_8s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(6118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6118||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(6119);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6119||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z5.||TOP.srr(6120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/6120||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7031);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7031||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v'/linenumber/1051
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7032);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7032||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v'/linenumber/1051
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7041||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7042);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7042||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| FA239 ||@W:ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP.srr(7047);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7047||miv_rv32ima_l1_ahb_d_cache_dcache.v(2005);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2005
Implementation;Synthesis|| FA239 ||@W:ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP.srr(7048);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7048||miv_rv32ima_l1_ahb_d_cache_dcache.v(2005);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2005
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both[3] (in view view:work.CoreGPIO_Z77(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7050);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7050||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both[2] (in view view:work.CoreGPIO_Z77(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7051);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7051||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_both[1] (in view view:work.CoreGPIO_Z77(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7052);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7052||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both[0] (in view view:work.CoreGPIO_Z77(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7053);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7053||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_17[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_17[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7078);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7078||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_31[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_31[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7079);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7079||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_45[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_45[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7080);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7080||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_4[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7081);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7081||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_37[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_37[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7082);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7082||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_23[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_23[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7083);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7083||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_9[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7084);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7084||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_51[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_51[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7085);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7085||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7086);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7086||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7087);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7087||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7088);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7088||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7089);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7089||coregpio.v(424);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| FX107 ||@W:RAM DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.TOP(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7094);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7094||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis|| FX107 ||@W:RAM DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.TOP(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7096);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7096||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis|| BN132 ||@W:Removing instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7097);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7097||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v'/linenumber/1051
Implementation;Synthesis|| BN132 ||@W:Removing instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7098);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7098||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\coreddr_tip_int.v'/linenumber/1051
Implementation;Synthesis|| MO160 ||@W:Register bit genblk2\.mstAHBtoAXI4Conv.AHB_SM_i.hsize_latched[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7162||ahb_sm.v(2299);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ahb_sm.v'/linenumber/2299
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7163||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7164);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7164||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7165||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7166);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7166||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7167);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7167||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7168);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7168||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7169||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7170);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7170||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7171||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7172||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7173||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7174||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7175);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7175||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7176||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7177);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7177||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7178);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7178||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7179||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7180||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7181);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7181||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7182||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7183);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7183||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7184||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7185||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7186);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7186||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7187);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7187||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7188||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7189||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7190||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7191);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7191||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7192);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7192||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7193);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7193||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7194);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7194||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7195||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7196||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7197);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7197||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7198||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7199);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7199||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7200);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7200||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7201);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7201||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7202||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7203||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7204);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7204||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7205||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7206||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7207||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7208);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7208||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7209);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7209||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7210||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7211||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7212||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7213);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7213||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7214||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7215||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7216||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7217||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7218||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7219);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7219||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7220);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7220||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7221||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7222||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7223||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7224||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7225||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7226||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7227||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7228||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7229);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7229||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7230);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7230||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7231||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7232||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7233||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7234||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7235);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7235||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7236||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7237||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7238||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7239);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7239||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7240);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7240||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7241||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7242);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7242||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7243||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7244||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7245||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7246||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7247||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7248||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| FX107 ||@W:RAM DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7249||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7250);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7250||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7254||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[1] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7255||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ASIZE_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7256||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7257||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7258||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7259||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7260||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.sizeDiff_pre[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7261||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7262||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[1] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7263||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ASIZE_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7264||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7265||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7266||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7267||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7268||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.sizeDiff_pre[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7269||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_WChan.data_fifo.data_out_reg[72] (in view view:work.caxi4interconnect_UpConverter_4s_32s_10s_8s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7270);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7270||fifo_upsizing.v(156);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\fifo_upsizing.v'/linenumber/156
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7273||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[6] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7274||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[0] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.mask_addr_out_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7275||dwc_upconv_wchan_hold_reg.v(81);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7276);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7276||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[6] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7277);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7277||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[24:0] (in view: work.caxi4interconnect_FIFO_10s_25s_25s_9s_0s_10s_4s_0s_9s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7278||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[7:0] (in view: work.caxi4interconnect_FIFO_10s_8s_8s_9s_1s_10s_4s_1s_9s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7279||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[0] (in view: work.caxi4interconnect_FIFO_10s_5s_5s_9s_0s_10s_4s_0s_9s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7299||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM data_fifo.ram.mem[64:0] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_8s_64s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7300);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7300||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.rd_src_shift_pre_1[0] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.MASTER_RSIZE_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7310||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[5] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7311);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7311||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[4] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7312);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7312||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[24:0] (in view: work.caxi4interconnect_FIFO_8s_29s_29s_7s_1s_8s_3s_1s_7s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7313);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7313||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7316);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7316||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7365||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7366);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7366||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7367);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7367||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7368);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7368||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7369);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7369||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7370);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7370||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7371||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7372);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7372||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7373);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7373||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7374||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| FX107 ||@W:RAM wrDataFif.genblk1\.DPRam.mem[72:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvWrite_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7380);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7380||dualport_ram_syncwr_syncrd.v(94);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v'/linenumber/94
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\.DPRam.mem[8:0] (in view: work.caxi4interconnect_FifoDualPort_0_2s_4s_9s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7381);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7381||dualport_ram_syncwr_syncrd.v(94);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v'/linenumber/94
Implementation;Synthesis|| FX107 ||@W:RAM rdDataFif.genblk1\.DPRam.mem[65:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7388);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7388||dualport_ram_syncwr_syncrd.v(94);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v'/linenumber/94
Implementation;Synthesis|| FX107 ||@W:RAM rdIdFif.genblk1\.DPRam.mem[12:0] (in view: work.caxi4interconnect_SlvAxi4ProtConvRead_0s_3_32s_64s_1s_5s_4s_4s_4s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7389);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7389||dualport_ram_syncwr_syncrd.v(94);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\dualport_ram_syncwr_syncrd.v'/linenumber/94
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[49:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_68s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7390);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7390||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_ARChan.wrGrayCounterP2.cntGray[0] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_ARChan.wrGrayCounterP2.cntBinary[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7391);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7391||cdc_graycodecounter.v(42);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\cdc_graycodecounter.v'/linenumber/42
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_74s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7392);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7392||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[71:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_73s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7393||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_RChan.wrGrayCounterP2.cntGray[0] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_RChan.wrGrayCounterP2.cntBinary[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7394);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7394||cdc_graycodecounter.v(42);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\cdc_graycodecounter.v'/linenumber/42
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[6:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_8s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7395);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7395||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| MO129 ||@W:Sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.visual_Start_current[0] is reduced to a combinational gate by constant propagation.||TOP.srr(7659);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7659||apb_if.v(206);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v'/linenumber/206
Implementation;Synthesis|| MO129 ||@W:Sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.visual_Start_current[1] is reduced to a combinational gate by constant propagation.||TOP.srr(7660);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7660||apb_if.v(206);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_if.v'/linenumber/206
Implementation;Synthesis|| FX107 ||@W:RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7752);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7752||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis|| FX107 ||@W:RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7753);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7753||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7800);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7800||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7897);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7897||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis|| MO197 ||@W:Removing FSM register visual_APB_IOG_CONTROLLER_current[2] (in view view:work.APB_IOG_CTRL_SM(verilog)) because its output is a constant.||TOP.srr(7937);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7937||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_iog_ctrl_sm.v'/linenumber/234
Implementation;Synthesis|| BN132 ||@W:Removing instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.move because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7938);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7938||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\apb_iog_ctrl_sm.v'/linenumber/234
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance DDR4_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7951);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7951||trn_complete.v(236);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreddr_tip\1.6.106\rtl\vlog\core\trn_complete.v'/linenumber/236
Implementation;Synthesis|| MO161 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7997);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7997||miv_rv32ima_l1_ahb_queue_7.v(195);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/195
Implementation;Synthesis|| MO161 ||@W:Register bit error_TLBuffer.Queue_3.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7998);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/7998||miv_rv32ima_l1_ahb_queue_26.v(181);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/181
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8001);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8001||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8002);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8002||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8003);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8003||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| FX107 ||@W:RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8020);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8020||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8021);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8021||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8022);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8022||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8023);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8023||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8024);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8024||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8029);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8029||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| FX107 ||@W:RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8030);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8030||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| FX107 ||@W:RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8032);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8032||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| FX107 ||@W:RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8033);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8033||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.PWRITE because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8106);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8106||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8112||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(8113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8113||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| BN132 ||@W:Removing instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[2] because it is equivalent to instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8165||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\uart\uart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.rd_src_top[3] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.MASTER_RSIZE_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8169||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[11] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8170);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8170||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[11] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8171||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[11] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8172||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[11] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8173||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[6] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8174||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[5] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8175);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8175||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[4] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8176||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[3] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8177);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8177||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[2] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8178);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8178||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[1] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8179||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[17] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8180||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[16] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8181);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8181||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[15] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8182||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[14] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8183);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8183||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[13] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8184||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[12] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8185||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[8] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8186);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8186||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8187);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8187||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[66] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8188||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[65] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8189||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[64] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8190||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[63] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8191);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8191||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[15] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8192);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8192||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[14] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8193);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8193||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[13] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8194);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8194||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[8] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8195||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8196||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[6] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8197);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8197||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[5] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8198||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8199);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8199||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[17] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8200);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8200||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[16] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8201);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8201||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8202||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[65] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8203||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[64] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8204);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8204||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[63] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8205||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[12] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8206||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[14] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8207||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[15] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8208);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8208||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[16] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8209);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8209||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8210||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[65] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8211||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[5] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8212||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[7] because it is equivalent to instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8213);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8213||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN114 ||@W:Removing instance AXI4_interconnect_0.AXI4_interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0 (in view: work.TOP(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.||TOP.srr(8239);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8239||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BW150 ||@W:Cannot forward annotate set_clock_groups command because clock uj_jtag_85|un1_duttck_inferred_clock cannot be found||TOP.srr(8376);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8376||null;null
Implementation;Synthesis|| MT246 ||@W:Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8383);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8383||ddr4_ddrphy_blk.v(10654);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\ddr4_ddrphy_blk\ddr4_ddrphy_blk.v'/linenumber/10654
Implementation;Synthesis|| MT246 ||@W:Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8384);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8384||ddr4_ddrphy_blk.v(10645);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\ddr4_ddrphy_blk\ddr4_ddrphy_blk.v'/linenumber/10645
Implementation;Synthesis|| MT246 ||@W:Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8385||ddr4_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(61);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\ddr4_ddrphy_blk\lane_1_iod_dqs\ddr4_ddrphy_blk_lane_1_iod_dqs_pf_iod.v'/linenumber/61
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8386);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8386||ddr4_ddrphy_blk_lane_1_iod_dm_pf_iod.v(43);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\ddr4_ddrphy_blk\lane_1_iod_dm\ddr4_ddrphy_blk_lane_1_iod_dm_pf_iod.v'/linenumber/43
Implementation;Synthesis|| MT246 ||@W:Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8387);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8387||rcosc_rcosc_0_pf_osc.v(13);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\rcosc\rcosc_0\rcosc_rcosc_0_pf_osc.v'/linenumber/13
Implementation;Synthesis|| MT246 ||@W:Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8388);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8388||init_monitor_init_monitor_0_pf_init_monitor.v(38);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf23\apps\riscv_bootloader\uart_2_scspi_bridge_splash2_ddr\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v'/linenumber/38
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DDR4_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR4_0.CCC_0.pll_inst_0_clkint_4.||TOP.srr(8391);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8391||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.iUDRCK.||TOP.srr(8392);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8392||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||TOP.srr(8406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8406||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||TOP.srr(8408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF23\apps\riscv_bootloader\UART_2_SCSPI_Bridge_splash2_ddr\synthesis\TOP.srr'/linenumber/8408||null;null
Implementation;Compile;RootName:TOP
Implementation;Place and Route;RootName:TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 8 Info(s)||TOP_layout_log.log;liberoaction://open_report/file/TOP_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||TOP_generateBitstream.log;liberoaction://open_report/file/TOP_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:TOP
