# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do CPU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Reg32
# 
# Top level modules:
# 	Reg32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Reg64
# 
# Top level modules:
# 	Reg64
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bus_encoder
# 
# Top level modules:
# 	bus_encoder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/div.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div
# 
# Top level modules:
# 	div
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/MdMuxVHDL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MdMultiplexer
# 
# Top level modules:
# 	MdMultiplexer
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/bus_muxVHDL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bus_multiplexer
# 
# Top level modules:
# 	bus_multiplexer
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Datapath2
# 
# Top level modules:
# 	Datapath2
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SelectEncodeLogic
# 
# Top level modules:
# 	SelectEncodeLogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/CONFF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CONFF
# 
# Top level modules:
# 	CONFF
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module brzr_datapath_tb
# 
# Top level modules:
# 	brzr_datapath_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  brzr_datapath_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps brzr_datapath_tb 
# Loading work.brzr_datapath_tb
# Loading work.Datapath2
# Loading work.SelectEncodeLogic
# Loading work.Reg32
# Loading work.MdMultiplexer
# Loading work.Reg64
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# Loading work.div
# Loading work.bus_encoder
# Loading work.bus_multiplexer
# Loading work.RAM
# Loading work.CONFF
# ** Warning: (vsim-3017) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(20): [TFMPC] - Too few port connections. Expected 31, found 26.
# 
#         Region: /brzr_datapath_tb/DUT
# ** Error: (vsim-3053) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(20): Illegal output or inout port connection for "port 'ConOtp'".
# 
#         Region: /brzr_datapath_tb/DUT
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(20): [TFMPC] - Missing connection for port 'HIin'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(20): [TFMPC] - Missing connection for port 'HIout'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(20): [TFMPC] - Missing connection for port 'LOin'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(20): [TFMPC] - Missing connection for port 'LOout'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(20): [TFMPC] - Missing connection for port 'Zhighout'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v(99): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'D'. The port definition is at: C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v(1).
# 
#         Region: /brzr_datapath_tb/DUT/CON
# ** Warning: (vsim-3015) C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v(99): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'Q'. The port definition is at: C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v(1).
# 
#         Region: /brzr_datapath_tb/DUT/CON
# ** Warning: (vsim-3015) C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v(102): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'D'. The port definition is at: C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v(1).
# 
#         Region: /brzr_datapath_tb/DUT/InPort
# ** Warning: (vsim-3015) C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v(103): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'Q'. The port definition is at: C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v(1).
# 
#         Region: /brzr_datapath_tb/DUT/OutPort
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./CPU_run_msim_rtl_verilog.do PAUSED at line 36
do CPU_run_msim_rtl_verilog.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Reg32
# 
# Top level modules:
# 	Reg32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Reg64.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Reg64
# 
# Top level modules:
# 	Reg64
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/bus_encoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bus_encoder
# 
# Top level modules:
# 	bus_encoder
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/and_or.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module and_or
# 
# Top level modules:
# 	and_or
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_half.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_half
# 
# Top level modules:
# 	Add_half
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_full.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_full
# 
# Top level modules:
# 	Add_full
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_4.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_4
# 
# Top level modules:
# 	Add_rca_4
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_16.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_16
# 
# Top level modules:
# 	Add_rca_16
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Add_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Add_rca_32
# 
# Top level modules:
# 	Add_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/negate.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module negate
# 
# Top level modules:
# 	negate
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Sub_rca_32.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Sub_rca_32
# 
# Top level modules:
# 	Sub_rca_32
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/shift_right.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_right
# 
# Top level modules:
# 	shift_right
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/shift_left.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shift_left
# 
# Top level modules:
# 	shift_left
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/ror.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ror
# 
# Top level modules:
# 	ror
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/rol.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module rol
# 
# Top level modules:
# 	rol
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/shra.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module shra
# 
# Top level modules:
# 	shra
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/mult.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mult
# 
# Top level modules:
# 	mult
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/div.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div
# 
# Top level modules:
# 	div
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/MdMuxVHDL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MdMultiplexer
# 
# Top level modules:
# 	MdMultiplexer
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/bus_muxVHDL.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bus_multiplexer
# 
# Top level modules:
# 	bus_multiplexer
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/RAM.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Datapath2
# 
# Top level modules:
# 	Datapath2
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/SelectEncodeLogic.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module SelectEncodeLogic
# 
# Top level modules:
# 	SelectEncodeLogic
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/CONFF.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module CONFF
# 
# Top level modules:
# 	CONFF
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/ELEC\ 374/CPUProject {C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module brzr_datapath_tb
# 
# Top level modules:
# 	brzr_datapath_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  brzr_datapath_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps brzr_datapath_tb 
# Loading work.brzr_datapath_tb
# Loading work.Datapath2
# Loading work.SelectEncodeLogic
# Loading work.Reg32
# Loading work.MdMultiplexer
# Loading work.Reg64
# Loading work.ALU
# Loading work.and_or
# Loading work.Add_rca_32
# Loading work.Add_rca_16
# Loading work.Add_rca_4
# Loading work.Add_full
# Loading work.Add_half
# Loading work.Sub_rca_32
# Loading work.negate
# Loading work.shift_right
# Loading work.shift_left
# Loading work.ror
# Loading work.rol
# Loading work.shra
# Loading work.mult
# Loading work.div
# Loading work.bus_encoder
# Loading work.bus_multiplexer
# Loading work.RAM
# Loading work.CONFF
# ** Warning: (vsim-3017) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(21): [TFMPC] - Too few port connections. Expected 31, found 26.
# 
#         Region: /brzr_datapath_tb/DUT
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(21): [TFMPC] - Missing connection for port 'HIin'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(21): [TFMPC] - Missing connection for port 'HIout'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(21): [TFMPC] - Missing connection for port 'LOin'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(21): [TFMPC] - Missing connection for port 'LOout'.
# 
# ** Warning: (vsim-3722) C:/altera/13.0sp1/ELEC 374/CPUProject/brzr_datapath_tb.v(21): [TFMPC] - Missing connection for port 'Zhighout'.
# 
# ** Warning: (vsim-3015) C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v(99): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'D'. The port definition is at: C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v(1).
# 
#         Region: /brzr_datapath_tb/DUT/CON
# ** Warning: (vsim-3015) C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v(99): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'Q'. The port definition is at: C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v(1).
# 
#         Region: /brzr_datapath_tb/DUT/CON
# ** Warning: (vsim-3015) C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v(102): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'D'. The port definition is at: C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v(1).
# 
#         Region: /brzr_datapath_tb/DUT/InPort
# ** Warning: (vsim-3015) C:/altera/13.0sp1/ELEC 374/CPUProject/Datapath2.v(103): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'Q'. The port definition is at: C:/altera/13.0sp1/ELEC 374/CPUProject/Reg32.v(1).
# 
#         Region: /brzr_datapath_tb/DUT/OutPort
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
