Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Oct 17 14:01:25 2017
| Host         : KAB-nb-t470p running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_PL_Intp_wrapper_control_sets_placed.rpt
| Design       : design_PL_Intp_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    42 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             107 |           41 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           28 |
| Yes          | No                    | No                     |             298 |           67 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             214 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                                                                            Enable Signal                                                                            |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                         |                1 |              1 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                         |                1 |              1 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                |                1 |              2 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                2 |              4 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_PL_Intp_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                1 |              4 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                               | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                         |                1 |              4 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                             | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                             |                1 |              4 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                         |                3 |              5 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                        |                2 |              6 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_PL_Intp_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                             |                3 |              7 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                               | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                             |                2 |              7 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                                |                2 |              8 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                             | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                         |                3 |              8 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                |                3 |              8 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]      |                                                                                                                                                |                4 |              8 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                |                2 |              8 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                             | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                         |                5 |              9 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                |                4 |             13 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                |                2 |             14 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                |                2 |             14 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                |                3 |             16 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                |                5 |             16 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                                |                6 |             16 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                                |                6 |             28 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                |                5 |             28 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                |                6 |             28 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                                |                6 |             28 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                   | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                         |                5 |             32 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                      | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                         |                5 |             32 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                        | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                         |               13 |             32 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                        | design_PL_Intp_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                             |               32 |             32 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                      | design_PL_Intp_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                         |               10 |             32 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                |                9 |             34 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                |                9 |             47 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                |                9 |             47 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_PL_Intp_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               13 |             57 |
|  design_PL_Intp_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                |               42 |            108 |
+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     1 |
| 4      |                     7 |
| 5      |                     1 |
| 6      |                     2 |
| 7      |                     2 |
| 8      |                     6 |
| 9      |                     1 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    17 |
+--------+-----------------------+


