Fitter report for DE0_NANO_lt24_display
Tue Oct 07 11:38:52 2014
Quartus II 64-Bit Version 14.0.2 Build 209 09/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Oct 07 11:38:52 2014       ;
; Quartus II 64-Bit Version          ; 14.0.2 Build 209 09/17/2014 SJ Full Version ;
; Revision Name                      ; DE0_NANO_lt24_display                       ;
; Top-level Entity Name              ; DE0_NANO_LT24_display                       ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE22F17C6                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 771 / 22,320 ( 3 % )                        ;
;     Total combinational functions  ; 723 / 22,320 ( 3 % )                        ;
;     Dedicated logic registers      ; 425 / 22,320 ( 2 % )                        ;
; Total registers                    ; 425                                         ;
; Total pins                         ; 31 / 154 ( 20 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024 / 608,256 ( < 1 % )                   ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------+
; I/O Assignment Warnings                ;
+---------------+------------------------+
; Pin Name      ; Reason                 ;
+---------------+------------------------+
; LT24_ADC_CS_N ; Missing drive strength ;
; LT24_ADC_DCLK ; Missing drive strength ;
; LT24_ADC_DIN  ; Missing drive strength ;
; LT24_CS_N     ; Missing drive strength ;
; LT24_LCD_ON   ; Missing drive strength ;
; LT24_RD_N     ; Missing drive strength ;
; LT24_RESET_N  ; Missing drive strength ;
; LT24_RS       ; Missing drive strength ;
; LT24_WR_N     ; Missing drive strength ;
; LT24_D[0]     ; Missing drive strength ;
; LT24_D[1]     ; Missing drive strength ;
; LT24_D[2]     ; Missing drive strength ;
; LT24_D[3]     ; Missing drive strength ;
; LT24_D[4]     ; Missing drive strength ;
; LT24_D[5]     ; Missing drive strength ;
; LT24_D[6]     ; Missing drive strength ;
; LT24_D[7]     ; Missing drive strength ;
; LT24_D[8]     ; Missing drive strength ;
; LT24_D[9]     ; Missing drive strength ;
; LT24_D[10]    ; Missing drive strength ;
; LT24_D[11]    ; Missing drive strength ;
; LT24_D[12]    ; Missing drive strength ;
; LT24_D[13]    ; Missing drive strength ;
; LT24_D[14]    ; Missing drive strength ;
; LT24_D[15]    ; Missing drive strength ;
+---------------+------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1249 ) ; 0.00 % ( 0 / 1249 )        ; 0.00 % ( 0 / 1249 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1249 ) ; 0.00 % ( 0 / 1249 )        ; 0.00 % ( 0 / 1249 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1237 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/project/LT24/lt24_display/FPGA/DE0_Nano/DE0_NANO_lt24_display.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 771 / 22,320 ( 3 % )      ;
;     -- Combinational with no register       ; 346                       ;
;     -- Register only                        ; 48                        ;
;     -- Combinational with a register        ; 377                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 292                       ;
;     -- 3 input functions                    ; 168                       ;
;     -- <=2 input functions                  ; 263                       ;
;     -- Register only                        ; 48                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 525                       ;
;     -- arithmetic mode                      ; 198                       ;
;                                             ;                           ;
; Total registers*                            ; 425 / 23,018 ( 2 % )      ;
;     -- Dedicated logic registers            ; 425 / 22,320 ( 2 % )      ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 55 / 1,395 ( 4 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 31 / 154 ( 20 % )         ;
;     -- Clock pins                           ; 3 / 7 ( 43 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; Global signals                              ; 5                         ;
; M9Ks                                        ; 1 / 66 ( 2 % )            ;
; Total block memory bits                     ; 1,024 / 608,256 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 608,256 ( 2 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )           ;
; PLLs                                        ; 1 / 4 ( 25 % )            ;
; Global clocks                               ; 5 / 20 ( 25 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0.9% / 0.8% / 1.0%        ;
; Peak interconnect usage (total/H/V)         ; 4.2% / 4.3% / 4.9%        ;
; Maximum fan-out                             ; 412                       ;
; Highest non-global fan-out                  ; 412                       ;
; Total fan-out                               ; 3919                      ;
; Average fan-out                             ; 3.06                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 771 / 22320 ( 3 % ) ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 346                 ; 0                              ;
;     -- Register only                        ; 48                  ; 0                              ;
;     -- Combinational with a register        ; 377                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 292                 ; 0                              ;
;     -- 3 input functions                    ; 168                 ; 0                              ;
;     -- <=2 input functions                  ; 263                 ; 0                              ;
;     -- Register only                        ; 48                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 525                 ; 0                              ;
;     -- arithmetic mode                      ; 198                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 425                 ; 0                              ;
;     -- Dedicated logic registers            ; 425 / 22320 ( 2 % ) ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 55 / 1395 ( 4 % )   ; 0 / 1395 ( 0 % )               ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 31                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )     ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 1024                ; 0                              ;
; Total RAM block bits                        ; 9216                ; 0                              ;
; PLL                                         ; 0 / 4 ( 0 % )       ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 1 / 66 ( 1 % )      ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )     ; 1 / 24 ( 4 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 34                  ; 2                              ;
;     -- Registered Input Connections         ; 17                  ; 0                              ;
;     -- Output Connections                   ; 18                  ; 18                             ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 3912                ; 27                             ;
;     -- Registered Connections               ; 1628                ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 32                  ; 20                             ;
;     -- hard_block:auto_generated_inst       ; 20                  ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 6                   ; 2                              ;
;     -- Output Ports                         ; 9                   ; 2                              ;
;     -- Bidir Ports                          ; 16                  ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLOCK_50          ; R8    ; 3        ; 27           ; 0            ; 21           ; 392                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[0]            ; J15   ; 5        ; 53           ; 14           ; 0            ; 412                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; KEY[1]            ; E1    ; 1        ; 0            ; 16           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; LT24_ADC_BUSY     ; R9    ; 4        ; 27           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; LT24_ADC_DOUT     ; F13   ; 6        ; 53           ; 21           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; LT24_ADC_PENIRQ_N ; T9    ; 4        ; 27           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LT24_ADC_CS_N ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LT24_ADC_DCLK ; T14   ; 4        ; 45           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LT24_ADC_DIN  ; T15   ; 4        ; 45           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LT24_CS_N     ; N16   ; 5        ; 53           ; 9            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LT24_LCD_ON   ; J14   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LT24_RD_N     ; T10   ; 4        ; 34           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LT24_RESET_N  ; K15   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LT24_RS       ; P11   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LT24_WR_N     ; R11   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+----------------------+------------------------------------------------------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Output Enable Source ; Output Enable Group                                              ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+----------------------+------------------------------------------------------------------+
; LT24_D[0]  ; R12   ; 4        ; 36           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[10] ; K16   ; 5        ; 53           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[11] ; R16   ; 5        ; 53           ; 8            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[12] ; L15   ; 5        ; 53           ; 11           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[13] ; P15   ; 5        ; 53           ; 6            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[14] ; P16   ; 5        ; 53           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[15] ; R14   ; 4        ; 49           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[1]  ; T12   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[2]  ; R13   ; 4        ; 40           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[3]  ; T13   ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[4]  ; R10   ; 4        ; 34           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[5]  ; N12   ; 4        ; 47           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[6]  ; P9    ; 4        ; 38           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[7]  ; N9    ; 4        ; 29           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[8]  ; N11   ; 4        ; 43           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
; LT24_D[9]  ; L16   ; 5        ; 53           ; 11           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF                 ; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe (inverted) ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+----------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J15      ; DIFFIO_R9p, DEV_CLRn        ; Use as regular IO        ; KEY[0]                  ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % )  ; 3.3V          ; --           ;
; 2        ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )   ; 3.3V          ; --           ;
; 4        ; 17 / 20 ( 85 % ) ; 3.3V          ; --           ;
; 5        ; 11 / 18 ( 61 % ) ; 3.3V          ; --           ;
; 6        ; 2 / 13 ( 15 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 225        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 220        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 221        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; KEY[1]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; LT24_ADC_DOUT                                             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 20         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 22         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; LT24_ADC_CS_N                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; LT24_LCD_ON                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; KEY[0]                                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; LT24_RESET_N                                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; LT24_D[10]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 138        ; 5        ; LT24_D[12]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; LT24_D[9]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; LT24_D[7]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; LT24_D[8]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 117        ; 4        ; LT24_D[5]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; LT24_CS_N                                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; LT24_D[6]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; LT24_RS                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; LT24_D[13]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 128        ; 5        ; LT24_D[14]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; CLOCK_50                                                  ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; LT24_ADC_BUSY                                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 96         ; 4        ; LT24_D[4]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; LT24_WR_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; LT24_D[0]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; LT24_D[2]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; LT24_D[15]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; LT24_D[11]                                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; LT24_ADC_PENIRQ_N                                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 97         ; 4        ; LT24_RD_N                                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; LT24_D[1]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; LT24_D[3]                                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; LT24_ADC_DCLK                                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; LT24_ADC_DIN                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1                                                                  ;
; PLL mode                      ; Normal                                                                                                                                   ;
; Compensate clock              ; clock0                                                                                                                                   ;
; Compensated input/output pins ; --                                                                                                                                       ;
; Switchover type               ; --                                                                                                                                       ;
; Input frequency 0             ; 50.0 MHz                                                                                                                                 ;
; Input frequency 1             ; --                                                                                                                                       ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                                                 ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                                                                ;
; VCO post scale K counter      ; 2                                                                                                                                        ;
; VCO frequency control         ; Auto                                                                                                                                     ;
; VCO phase shift step          ; 208 ps                                                                                                                                   ;
; VCO multiply                  ; --                                                                                                                                       ;
; VCO divide                    ; --                                                                                                                                       ;
; Freq min lock                 ; 25.0 MHz                                                                                                                                 ;
; Freq max lock                 ; 54.18 MHz                                                                                                                                ;
; M VCO Tap                     ; 0                                                                                                                                        ;
; M Initial                     ; 1                                                                                                                                        ;
; M value                       ; 12                                                                                                                                       ;
; N value                       ; 1                                                                                                                                        ;
; Charge pump current           ; setting 1                                                                                                                                ;
; Loop filter resistance        ; setting 27                                                                                                                               ;
; Loop filter capacitance       ; setting 0                                                                                                                                ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                                                       ;
; Bandwidth type                ; Medium                                                                                                                                   ;
; Real time reconfigurable      ; Off                                                                                                                                      ;
; Scan chain MIF file           ; --                                                                                                                                       ;
; Preserve PLL counter order    ; Off                                                                                                                                      ;
; PLL location                  ; PLL_4                                                                                                                                    ;
; Inclk0 signal                 ; CLOCK_50                                                                                                                                 ;
; Inclk1 signal                 ; --                                                                                                                                       ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                                            ;
; Inclk1 signal type            ; --                                                                                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------------------------------+
; Name                                                                                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------------------------------+
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|wire_pll1_clk[0]            ; clock0       ; 1    ; 500 ; 0.1 MHz          ; 0 (0 ps)    ; 0.09 (208 ps)    ; 50/50      ; C1      ; 500           ; 250/250 Even ; C0            ; 1       ; 0       ; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|wire_pll1_clk[0]~cascade_in ; --           ; --   ; --  ; --               ; --          ; --               ; --         ; C0      ; 12            ; 6/6 Even     ; --            ; 1       ; 0       ;                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                           ; Library Name ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_NANO_LT24_display                                 ; 771 (0)     ; 425 (0)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 31   ; 0            ; 346 (0)      ; 48 (0)            ; 377 (0)          ; |DE0_NANO_LT24_display                                                                                                                                                                        ; work         ;
;    |lt24_display:lt24_display|                         ; 771 (0)     ; 425 (0)                   ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 346 (0)      ; 48 (0)            ; 377 (0)          ; |DE0_NANO_LT24_display|lt24_display:lt24_display                                                                                                                                              ; work         ;
;       |cmd2lcd:cmd2lcd|                                ; 134 (134)   ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 7 (7)             ; 65 (65)          ; |DE0_NANO_LT24_display|lt24_display:lt24_display|cmd2lcd:cmd2lcd                                                                                                                              ; work         ;
;       |display:display|                                ; 319 (319)   ; 197 (197)                 ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 121 (121)    ; 26 (26)           ; 172 (172)        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display                                                                                                                              ; work         ;
;          |altsyncram:Ram0_rtl_0|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0                                                                                                        ; work         ;
;             |altsyncram_gv81:auto_generated|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated                                                                         ; work         ;
;       |pat_update:pat_update|                          ; 288 (254)   ; 137 (137)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 151 (117)    ; 14 (14)           ; 123 (111)        ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update                                                                                                                        ; work         ;
;          |lpm_mult:Mult0|                              ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 0 (0)             ; 12 (0)           ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0                                                                                                         ; work         ;
;             |multcore:mult_core|                       ; 46 (26)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (14)      ; 0 (0)             ; 12 (12)          ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;                |mpar_add:padder|                       ; 20 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 0 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|               ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                      |add_sub_jgh:auto_generated|      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                      ; work         ;
;                   |mpar_add:sub_par_add|               ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                      |lpm_add_sub:adder[0]|            ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                         |add_sub_ngh:auto_generated|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated ; work         ;
;       |timer:timer|                                    ; 32 (30)     ; 20 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (11)      ; 1 (1)             ; 19 (18)          ; |DE0_NANO_LT24_display|lt24_display:lt24_display|timer:timer                                                                                                                                  ; work         ;
;          |pll_50M_to_100K:pll_50M_to_100K|             ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K                                                                                                  ; work         ;
;             |altpll:altpll_component|                  ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component                                                                          ; work         ;
;                |pll_50M_to_100K_altpll:auto_generated| ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE0_NANO_LT24_display|lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated                                    ; work         ;
+--------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+
; KEY[1]            ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_ADC_CS_N     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LT24_ADC_DCLK     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LT24_ADC_DIN      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LT24_CS_N         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LT24_LCD_ON       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LT24_RD_N         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LT24_RESET_N      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LT24_RS           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LT24_WR_N         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[0]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[1]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[2]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[3]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[4]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[5]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[6]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; LT24_D[7]         ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; LT24_D[8]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[9]         ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[10]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[11]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[12]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[13]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[14]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; LT24_D[15]        ; Bidir    ; --            ; --            ; --                    ; --  ; --   ;
; KEY[0]            ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CLOCK_50          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; LT24_ADC_PENIRQ_N ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; LT24_ADC_BUSY     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; LT24_ADC_DOUT     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; KEY[1]                                                                                                                                                   ;                   ;         ;
; LT24_D[0]                                                                                                                                                ;                   ;         ;
; LT24_D[1]                                                                                                                                                ;                   ;         ;
; LT24_D[2]                                                                                                                                                ;                   ;         ;
; LT24_D[3]                                                                                                                                                ;                   ;         ;
; LT24_D[4]                                                                                                                                                ;                   ;         ;
; LT24_D[5]                                                                                                                                                ;                   ;         ;
; LT24_D[6]                                                                                                                                                ;                   ;         ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd~2                                                                                               ; 0                 ; 6       ;
; LT24_D[7]                                                                                                                                                ;                   ;         ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd~0                                                                                               ; 0                 ; 6       ;
; LT24_D[8]                                                                                                                                                ;                   ;         ;
; LT24_D[9]                                                                                                                                                ;                   ;         ;
; LT24_D[10]                                                                                                                                               ;                   ;         ;
; LT24_D[11]                                                                                                                                               ;                   ;         ;
; LT24_D[12]                                                                                                                                               ;                   ;         ;
; LT24_D[13]                                                                                                                                               ;                   ;         ;
; LT24_D[14]                                                                                                                                               ;                   ;         ;
; LT24_D[15]                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                   ;                   ;         ;
;      - lt24_display:lt24_display|pat_update:pat_update|adc_dclk                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|ack_wr                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd[5]                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd[4]                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd[3]                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd[2]                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd[1]                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd[0]                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|red_bg                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|blue_bg                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|green_bg                                                                                                ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par1[1]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par1[2]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par1[3]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par1[4]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par1[5]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par1[6]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par1[7]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par2[0]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par2[1]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par2[2]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par2[3]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par2[4]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par2[5]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par2[6]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par2[7]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par3[0]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par3[1]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par3[2]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par3[3]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par3[4]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par3[5]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par3[6]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par3[7]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par4[0]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par4[1]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par4[2]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par4[3]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par4[4]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par4[5]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par4[6]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par4[7]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cycle[1]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cycle_end[2]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|lut_addr_rd[0]                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|lut_addr_rd[1]                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|lut_addr_rd[2]                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|lut_addr_rd[3]                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|lut_addr_rd[4]                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|lut_addr_rd[5]                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|lut_addr_rd[6]                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[0]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[1]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[2]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[3]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[4]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[5]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[6]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[0]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[1]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[2]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[7]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[3]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[4]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[5]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[6]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[8]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[10]                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[11]                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[12]                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[13]                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[14]                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[15]                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[0]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[1]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[2]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[3]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[4]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[5]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[6]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[7]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[8]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[9]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[10]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[11]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[12]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[13]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[14]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cnt[15]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_cnt[0]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_cnt[1]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_cnt[2]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_cnt[3]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_cnt[4]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_cnt[5]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_cnt[6]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_cnt[7]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_calculate[16]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_calculate[15]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_calculate[14]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_calculate[13]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_calculate[12]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_calculate[11]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_calculate[10]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_calculate[9]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_calculate[8]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[2]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[5]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[0]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[1]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[3]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[4]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[0]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[1]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[2]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[3]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[4]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[5]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[6]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[7]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[8]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[9]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[10]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[11]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[12]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[13]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[14]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|common_cnt[15]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_calculate[16]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_calculate[10]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_calculate[11]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_calculate[12]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_calculate[15]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_calculate[13]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_calculate[14]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[0]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[1]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[2]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[3]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[4]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[5]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[6]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[7]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|adc_cs_n                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_out[7]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_X_CTRL                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_Y_CTRL                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|adc_data_to~0                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|rdn                                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_cmdn                                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|wrn                                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_CAL_ADDR                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_chg                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_X_COOR                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_Y_COOR                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WT_PENINT                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|adc_penint                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|adc_initial                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_enb                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_out[6]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[3]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[4]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[1]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[2]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[0]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_FINISH                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access                                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[4]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[0]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[7]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[6]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[5]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[3]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[1]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[2]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_READ_DATA                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_READ_INVALID                                                                                ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WRITE_DATA                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|red_bg                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|green_bg                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|blue_bg                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[7]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[11]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[9]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[10]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[11]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[10]                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[9]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[8]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_INI_F                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|initial_enb                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_CHK_INI                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_CHK_INI                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WR_RAM                                                                                ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|write_enb                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_bvld_ack                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|channel_sel[2]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_out[5]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_VALID                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cycle[0]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cycle[7]                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_WR_VALID                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_RD_VALID                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_valid                                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_IDLE                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|write_finish                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|read_finish                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr_valid                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|read_cmd_enb                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[0]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[1]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[2]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[3]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[4]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[5]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[6]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[7]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[8]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[9]                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[10]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[11]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[12]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[13]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[14]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[15]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_F                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_F                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_update                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_F                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[7]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[6]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[11]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[9]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[10]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[8]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_BUFF                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_out[4]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_reg.00001111                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_reg.00111010                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_reg.00000000                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_reg.00101100                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_CMD_START                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_NOP                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_reg.00101010                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_reg.00101011                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_reg.00101101                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[1]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[7]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[6]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[5]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[4]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[3]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[2]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[0]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_reg.00010001                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|lut_data_valid                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_LUT                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par_enb[0]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_PAR_OUT                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_FINISH                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ack_rd                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[10]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|data_wr[11]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_FRAME_END                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|single_upd_keep                                                                                         ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|frame_upd_keep                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[15]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[14]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[13]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[12]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[8]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[11]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[10]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[9]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[1]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[0]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[4]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[3]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[2]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[5]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[7]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sp_addr[6]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[5]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_enb                                                                                           ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|update_start                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_S                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_S                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_S                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_PAT                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cycle_end[7]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cycle_end[1]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_cycle_end[0]                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_out[3]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|channel_sel[0]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_CHK_RL_F                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|rl_detect                                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|func_detect                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_SLPOUT                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_RDDSDR                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_cmd_finish                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_DISPON                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|initial_enb                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|display_enb                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_IDLE                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_PIXSET                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_RGBSET                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_CASET                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_DISP_IDLE                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|single_upd_start                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|frame_upd_start                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|pcd_sta.PCD_WAIT_DELAY                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|cmd_start                                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_IDLE                                                                                        ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|wrphase_finish                                                                                          ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|lut_read_enb                                                                                            ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_LUT                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_LUTNUMB                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par_enb[1]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_REG                                                                                   ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_OUTNUMB                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|cmd_finish                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_WAIT_FINISH                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_PAR_IN                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par1[0]                                                                                                 ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|data_buff[0]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|Ram0~0                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|data_buff[10]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|data_buff[11]                                                                                     ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[4]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sleep_off                                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_out[2]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd[7]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dsdr_latch                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd[6]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par_enb[2]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_REG                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sc_addr[8]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[6]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[5]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[4]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[3]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[2]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[1]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|x_parameter[0]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[3]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|timer:timer|trigger_33ms                                                                                                ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_out[1]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|par_enb[3]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sc_addr[0]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sc_addr[1]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sc_addr[2]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sc_addr[3]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sc_addr[4]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sc_addr[5]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sc_addr[6]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|sc_addr[7]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[2]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[1]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[0]                                                                                       ; 1                 ; 6       ;
;      - lt24_display:lt24_display|timer:timer|cycle_33ms                                                                                                  ; 1                 ; 6       ;
;      - lt24_display:lt24_display|timer:timer|cycle_33ms_dly                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_out[0]                                                                                      ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[8]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]                                                                                    ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[9]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[10]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[11]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[12]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[13]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[14]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[15]                                                                                             ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[0]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ec_addr[0]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[1]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ec_addr[1]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[2]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ec_addr[2]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[3]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ec_addr[3]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[4]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[5]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ec_addr[5]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[6]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ec_addr[6]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ep_addr[7]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|display:display|ec_addr[7]                                                                                              ; 1                 ; 6       ;
;      - lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|pll_lock_sync ; 1                 ; 6       ;
;      - LT24_RESET_N~output                                                                                                                               ; 1                 ; 6       ;
;      - lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|pll1          ; 1                 ; 6       ;
; CLOCK_50                                                                                                                                                 ;                   ;         ;
; LT24_ADC_PENIRQ_N                                                                                                                                        ;                   ;         ;
; LT24_ADC_BUSY                                                                                                                                            ;                   ;         ;
; LT24_ADC_DOUT                                                                                                                                            ;                   ;         ;
;      - lt24_display:lt24_display|pat_update:pat_update|shift_in[0]                                                                                       ; 0                 ; 6       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                 ; Location           ; Fan-Out ; Usage                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                             ; PIN_R8             ; 389     ; Clock                   ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; CLOCK_50                                                                                                                                             ; PIN_R8             ; 4       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                               ; PIN_J15            ; 412     ; Async. clear            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WRITE_DATA                                                                                     ; FF_X34_Y17_N29     ; 20      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~43                                                                                            ; LCCOMB_X31_Y17_N28 ; 16      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~53                                                                                            ; LCCOMB_X32_Y17_N26 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe                                                                                                ; FF_X34_Y17_N27     ; 16      ; Output enable           ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd[7]~1                                                                                               ; LCCOMB_X32_Y17_N4  ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|Selector10~4                                                                                               ; LCCOMB_X36_Y19_N10 ; 6       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|Selector3~6                                                                                                ; LCCOMB_X34_Y19_N4  ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|WideNor11                                                                                                  ; LCCOMB_X31_Y17_N6  ; 11      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|WideNor5~0                                                                                                 ; LCCOMB_X34_Y19_N6  ; 8       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|cmd_cnt[13]~37                                                                                             ; LCCOMB_X32_Y18_N24 ; 8       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|cmd_cnt[13]~54                                                                                             ; LCCOMB_X31_Y18_N22 ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|data_wr[3]~8                                                                                               ; LCCOMB_X34_Y18_N18 ; 8       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_CMD_START                                                                                      ; FF_X36_Y17_N27     ; 23      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_IDLE                                                                                           ; FF_X36_Y17_N5      ; 21      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_PAR_OUT                                                                                        ; FF_X30_Y17_N3      ; 42      ; Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_BUFF                                                                                      ; FF_X30_Y17_N27     ; 18      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_LUT                                                                                       ; FF_X30_Y17_N1      ; 16      ; Sync. load              ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|lut_read_enb                                                                                               ; FF_X32_Y18_N29     ; 4       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|par4[5]~5                                                                                                  ; LCCOMB_X31_Y18_N4  ; 35      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|rl_detect~0                                                                                                ; LCCOMB_X35_Y19_N26 ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|display:display|sp_addr[15]~29                                                                                             ; LCCOMB_X36_Y22_N2  ; 16      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|Selector17~3                                                                                         ; LCCOMB_X27_Y5_N28  ; 1       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|Selector6~3                                                                                          ; LCCOMB_X26_Y4_N6   ; 2       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|adc_dclk                                                                                             ; FF_X26_Y4_N27      ; 12      ; Clock                   ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|always21~2                                                                                           ; LCCOMB_X27_Y4_N22  ; 22      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[3]~10                                                                                   ; LCCOMB_X26_Y14_N28 ; 8       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE                                                                                     ; FF_X24_Y14_N13     ; 21      ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[11]~0                                                                                       ; LCCOMB_X23_Y17_N0  ; 12      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[3]~2                                                                                       ; LCCOMB_X27_Y4_N2   ; 3       ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[0]~8                                                                                     ; LCCOMB_X23_Y14_N30 ; 6       ; Sync. clear             ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[11]~1                                                                                    ; LCCOMB_X23_Y17_N26 ; 12      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[11]~0                                                                                    ; LCCOMB_X23_Y17_N28 ; 12      ; Clock enable            ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|locked           ; LCCOMB_X52_Y13_N10 ; 16      ; Async. clear            ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4              ; 16      ; Clock                   ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|wire_pll1_locked ; PLL_4              ; 2       ; Clock                   ; no     ; --                   ; --               ; --                        ;
; lt24_display:lt24_display|timer:timer|trigger_33ms                                                                                                   ; FF_X27_Y1_N29      ; 6       ; Clock                   ; yes    ; Global Clock         ; GCLK15           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                 ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                             ; PIN_R8             ; 389     ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; lt24_display:lt24_display|pat_update:pat_update|adc_dclk                                                                                             ; FF_X26_Y4_N27      ; 12      ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|locked           ; LCCOMB_X52_Y13_N10 ; 16      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|wire_pll1_clk[0] ; PLL_4              ; 16      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; lt24_display:lt24_display|timer:timer|trigger_33ms                                                                                                   ; FF_X27_Y1_N29      ; 6       ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                           ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; KEY[0]~input                                                                                                                                                                   ; 412     ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_PAR_OUT                                                                                                                  ; 42      ;
; lt24_display:lt24_display|display:display|cmd_reg.00101011                                                                                                                     ; 36      ;
; lt24_display:lt24_display|display:display|par4[5]~5                                                                                                                            ; 35      ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_FRAME_END                                                                                                                ; 23      ;
; lt24_display:lt24_display|display:display|cmd_reg.00101010                                                                                                                     ; 23      ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_CMD_START                                                                                                                ; 23      ;
; lt24_display:lt24_display|pat_update:pat_update|always21~2                                                                                                                     ; 22      ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_IDLE                                                                                                                     ; 21      ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE                                                                                                               ; 21      ;
; lt24_display:lt24_display|pat_update:pat_update|single_upd_start                                                                                                               ; 20      ;
; lt24_display:lt24_display|display:display|single_upd_keep                                                                                                                      ; 20      ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WRITE_DATA                                                                                                               ; 20      ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_BUFF                                                                                                                ; 18      ;
; lt24_display:lt24_display|display:display|cmd_cnt[13]~54                                                                                                                       ; 16      ;
; lt24_display:lt24_display|display:display|sp_addr[15]~29                                                                                                                       ; 16      ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_LUT                                                                                                                 ; 16      ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~53                                                                                                                      ; 16      ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~43                                                                                                                      ; 16      ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_oe                                                                                                                          ; 16      ;
; lt24_display:lt24_display|display:display|dpy_cmd_finish                                                                                                                       ; 15      ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[8]                                                                                                                 ; 15      ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[10]                                                                                                                ; 15      ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_CMD_PH                                                                                                                   ; 15      ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg                                                                                                                       ; 15      ;
; lt24_display:lt24_display|display:display|frame_update                                                                                                                         ; 14      ;
; lt24_display:lt24_display|display:display|data_wr_valid                                                                                                                        ; 14      ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[9]                                                                                                                 ; 14      ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[11]                                                                                                                ; 14      ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[6]                                                                                                                 ; 14      ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[11]~0                                                                                                                 ; 12      ;
; lt24_display:lt24_display|display:display|cmd_reg.00111010                                                                                                                     ; 12      ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[11]~0                                                                                                              ; 12      ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[11]~1                                                                                                              ; 12      ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[7]                                                                                                                 ; 12      ;
; lt24_display:lt24_display|pat_update:pat_update|adc_dclk                                                                                                                       ; 12      ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[4]                                                                                                                 ; 11      ;
; lt24_display:lt24_display|display:display|frame_upd_keep                                                                                                                       ; 11      ;
; lt24_display:lt24_display|display:display|WideNor11                                                                                                                            ; 11      ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|always10~1                                                                                                                           ; 11      ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_X_CTRL                                                                                                         ; 11      ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[5]                                                                                                                 ; 10      ;
; lt24_display:lt24_display|display:display|always21~0                                                                                                                           ; 10      ;
; lt24_display:lt24_display|pat_update:pat_update|frame_upd_start                                                                                                                ; 10      ;
; lt24_display:lt24_display|pat_update:pat_update|Selector17~2                                                                                                                   ; 10      ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_SET_Y_CTRL                                                                                                         ; 10      ;
; lt24_display:lt24_display|display:display|Ram0~0                                                                                                                               ; 9       ;
; lt24_display:lt24_display|display:display|cmd_reg.00001111                                                                                                                     ; 9       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector12~1                                                                                                                         ; 9       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector9~0                                                                                                                          ; 9       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_READ_DATA                                                                                                                ; 9       ;
; lt24_display:lt24_display|timer:timer|Equal0~4                                                                                                                                 ; 8       ;
; lt24_display:lt24_display|display:display|WideNor5~0                                                                                                                           ; 8       ;
; lt24_display:lt24_display|display:display|cmd_cnt[13]~37                                                                                                                       ; 8       ;
; lt24_display:lt24_display|display:display|data_wr[3]~8                                                                                                                         ; 8       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector2~0                                                                                                                          ; 8       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_IDLE                                                                                                                     ; 8       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[3]~10                                                                                                             ; 8       ;
; lt24_display:lt24_display|display:display|cmd_valid                                                                                                                            ; 8       ;
; lt24_display:lt24_display|pat_update:pat_update|initial_enb                                                                                                                    ; 8       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_X_COOR                                                                                                         ; 8       ;
; lt24_display:lt24_display|pat_update:pat_update|always12~5                                                                                                                     ; 7       ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[2]                                                                                                                 ; 7       ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[3]                                                                                                                 ; 7       ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[1]                                                                                                                 ; 7       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_CHK_RL_F                                                                                                                 ; 7       ;
; lt24_display:lt24_display|pat_update:pat_update|update_start                                                                                                                   ; 7       ;
; lt24_display:lt24_display|display:display|ack_rd                                                                                                                               ; 7       ;
; lt24_display:lt24_display|display:display|lut_data_valid                                                                                                                       ; 7       ;
; lt24_display:lt24_display|display:display|cmd_reg.00101100                                                                                                                     ; 7       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid                                                                                                                        ; 7       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|write_finish                                                                                                                         ; 7       ;
; lt24_display:lt24_display|pat_update:pat_update|write_enb                                                                                                                      ; 7       ;
; lt24_display:lt24_display|pat_update:pat_update|WideNor11~1                                                                                                                    ; 7       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WT_PENINT                                                                                                          ; 7       ;
; lt24_display:lt24_display|display:display|cmd_cnt[6]                                                                                                                           ; 7       ;
; lt24_display:lt24_display|display:display|cmd_cnt[1]                                                                                                                           ; 7       ;
; lt24_display:lt24_display|display:display|cmd_cnt[2]                                                                                                                           ; 7       ;
; lt24_display:lt24_display|display:display|cmd_cnt[7]                                                                                                                           ; 7       ;
; lt24_display:lt24_display|pat_update:pat_update|y_parameter[0]                                                                                                                 ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[0]~8                                                                                                               ; 6       ;
; lt24_display:lt24_display|display:display|Selector10~4                                                                                                                         ; 6       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISP_IDLE                                                                                                                ; 6       ;
; lt24_display:lt24_display|display:display|Selector10~2                                                                                                                         ; 6       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_SLPOUT                                                                                                                   ; 6       ;
; lt24_display:lt24_display|display:display|Equal2~2                                                                                                                             ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_S                                                                                                            ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_S                                                                                                            ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_S                                                                                                            ; 6       ;
; lt24_display:lt24_display|display:display|par_enb[0]                                                                                                                           ; 6       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_NOP                                                                                                                      ; 6       ;
; lt24_display:lt24_display|display:display|cmd_reg.00000000                                                                                                                     ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT_F                                                                                                            ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT_F                                                                                                            ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT_F                                                                                                            ; 6       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_RD_VALID                                                                                                            ; 6       ;
; lt24_display:lt24_display|display:display|data_bvld_ack                                                                                                                        ; 6       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_READ_INVALID                                                                                                             ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[0]                                                                                                                    ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[2]                                                                                                                    ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[1]                                                                                                                    ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_REC_Y_COOR                                                                                                         ; 6       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_CAL_ADDR                                                                                                           ; 6       ;
; lt24_display:lt24_display|display:display|cmd_cnt[3]                                                                                                                           ; 6       ;
; lt24_display:lt24_display|display:display|cmd_cnt[5]                                                                                                                           ; 6       ;
; lt24_display:lt24_display|display:display|cmd_cnt[4]                                                                                                                           ; 6       ;
; lt24_display:lt24_display|display:display|cmd_cnt[0]                                                                                                                           ; 6       ;
; lt24_display:lt24_display|display:display|Mux15~0                                                                                                                              ; 5       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_PASET                                                                                                                    ; 5       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_PIXSET                                                                                                                   ; 5       ;
; lt24_display:lt24_display|display:display|Selector222~1                                                                                                                        ; 5       ;
; lt24_display:lt24_display|display:display|sp_addr[6]                                                                                                                           ; 5       ;
; lt24_display:lt24_display|display:display|sp_addr[7]                                                                                                                           ; 5       ;
; lt24_display:lt24_display|display:display|sp_addr[5]                                                                                                                           ; 5       ;
; lt24_display:lt24_display|display:display|sp_addr[2]                                                                                                                           ; 5       ;
; lt24_display:lt24_display|display:display|sp_addr[3]                                                                                                                           ; 5       ;
; lt24_display:lt24_display|display:display|sp_addr[4]                                                                                                                           ; 5       ;
; lt24_display:lt24_display|display:display|sp_addr[0]                                                                                                                           ; 5       ;
; lt24_display:lt24_display|display:display|sp_addr[1]                                                                                                                           ; 5       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out~1                                                                                                                       ; 5       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[1]                                                                                                                          ; 5       ;
; lt24_display:lt24_display|display:display|cmd_reg.00101101                                                                                                                     ; 5       ;
; lt24_display:lt24_display|display:display|read_cmd_enb                                                                                                                         ; 5       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|read_finish                                                                                                                          ; 5       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_WR_VALID                                                                                                            ; 5       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_WAIT_VALID                                                                                                               ; 5       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector31~2                                                                                                                   ; 5       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_WR_RAM                                                                                                             ; 5       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[7]                                                                                                                 ; 5       ;
; lt24_display:lt24_display|pat_update:pat_update|blue_bg                                                                                                                        ; 5       ;
; lt24_display:lt24_display|pat_update:pat_update|green_bg                                                                                                                       ; 5       ;
; lt24_display:lt24_display|pat_update:pat_update|red_bg                                                                                                                         ; 5       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_FINISH                                                                                                                   ; 5       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[4]                                                                                                                    ; 5       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_cnt[3]                                                                                                                    ; 5       ;
; lt24_display:lt24_display|pat_update:pat_update|adc_dclk~0                                                                                                                     ; 5       ;
; lt24_display:lt24_display|display:display|Mux10~0                                                                                                                              ; 4       ;
; lt24_display:lt24_display|display:display|lut_read_enb                                                                                                                         ; 4       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_WAIT_DELAY                                                                                                               ; 4       ;
; lt24_display:lt24_display|display:display|Selector227~2                                                                                                                        ; 4       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_RAMWR                                                                                                                    ; 4       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_CASET                                                                                                                    ; 4       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_RGBSET                                                                                                                   ; 4       ;
; lt24_display:lt24_display|display:display|initial_enb                                                                                                                          ; 4       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_RDDSDR                                                                                                                   ; 4       ;
; lt24_display:lt24_display|display:display|Equal4~0                                                                                                                             ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_enb                                                                                                                        ; 4       ;
; lt24_display:lt24_display|display:display|sp_addr[9]                                                                                                                           ; 4       ;
; lt24_display:lt24_display|display:display|sp_addr[10]                                                                                                                          ; 4       ;
; lt24_display:lt24_display|display:display|sp_addr[11]                                                                                                                          ; 4       ;
; lt24_display:lt24_display|display:display|sp_addr[8]                                                                                                                           ; 4       ;
; lt24_display:lt24_display|display:display|sp_addr[12]                                                                                                                          ; 4       ;
; lt24_display:lt24_display|display:display|sp_addr[13]                                                                                                                          ; 4       ;
; lt24_display:lt24_display|display:display|sp_addr[14]                                                                                                                          ; 4       ;
; lt24_display:lt24_display|display:display|sp_addr[15]                                                                                                                          ; 4       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_FINISH                                                                                                                   ; 4       ;
; lt24_display:lt24_display|display:display|cmd_reg.00010001                                                                                                                     ; 4       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal9~1                                                                                                                             ; 4       ;
; lt24_display:lt24_display|display:display|always52~0                                                                                                                           ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|always27~0                                                                                                                     ; 4       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|c2l_sta.C2L_IDLE                                                                                                                     ; 4       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal4~6                                                                                                                             ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|always13~0                                                                                                                     ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|always24~3                                                                                                                     ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[9]                                                                                                                 ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[10]                                                                                                                ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[11]                                                                                                                ; 4       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal8~2                                                                                                                             ; 4       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[0]                                                                                                                           ; 4       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[4]                                                                                                                           ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|Equal8~0                                                                                                                       ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out~0                                                                                                                    ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_enb                                                                                                                       ; 4       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~24                                                                                                                        ; 4       ;
; lt24_display:lt24_display|display:display|cmd_cycle_end[2]                                                                                                                     ; 4       ;
; CLOCK_50~input                                                                                                                                                                 ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|always24~4                                                                                                                     ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[0]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[1]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[2]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[3]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|display:display|always26~0                                                                                                                           ; 3       ;
; lt24_display:lt24_display|display:display|Selector64~0                                                                                                                         ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[3]~2                                                                                                                 ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[4]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_PAR_IN                                                                                                                   ; 3       ;
; lt24_display:lt24_display|display:display|Equal3~6                                                                                                                             ; 3       ;
; lt24_display:lt24_display|display:display|dpy_nxt.DPY_CMD_START~0                                                                                                              ; 3       ;
; lt24_display:lt24_display|display:display|Selector10~1                                                                                                                         ; 3       ;
; lt24_display:lt24_display|display:display|Selector224~0                                                                                                                        ; 3       ;
; lt24_display:lt24_display|display:display|Selector1~3                                                                                                                          ; 3       ;
; lt24_display:lt24_display|display:display|Selector230~0                                                                                                                        ; 3       ;
; lt24_display:lt24_display|display:display|Selector10~0                                                                                                                         ; 3       ;
; lt24_display:lt24_display|display:display|display_enb                                                                                                                          ; 3       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_DISPON                                                                                                                   ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|channel_sel[0]                                                                                                                 ; 3       ;
; lt24_display:lt24_display|display:display|cmd_cycle_end[0]                                                                                                                     ; 3       ;
; lt24_display:lt24_display|display:display|cmd_cycle_end[7]                                                                                                                     ; 3       ;
; lt24_display:lt24_display|display:display|Equal3~1                                                                                                                             ; 3       ;
; lt24_display:lt24_display|display:display|Equal3~0                                                                                                                             ; 3       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_BUFNUMB                                                                                                              ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector23~0                                                                                                                   ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[5]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|display:display|Equal6~4                                                                                                                             ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out~0                                                                                                                       ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_B_PAT                                                                                                              ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_PAT                                                                                                              ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_PAT                                                                                                              ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[8]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[10]                                                                                                                   ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[9]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[6]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[7]                                                                                                                    ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal3~0                                                                                                                             ; 3       ;
; lt24_display:lt24_display|display:display|cmd_cycle[0]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_INI_F                                                                                                              ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|Equal12~0                                                                                                                      ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[8]                                                                                                                 ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[2]                                                                                                                           ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[1]                                                                                                                           ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|always12~4                                                                                                                     ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|adc_initial                                                                                                                    ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|adc_cs_n                                                                                                                       ; 3       ;
; lt24_display:lt24_display|display:display|frame_cnt[7]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|display:display|frame_cnt[1]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|display:display|frame_cnt[0]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|display:display|frame_cnt[3]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[5]                                                                                                                 ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[2]                                                                                                                 ; 3       ;
; lt24_display:lt24_display|display:display|green_bg                                                                                                                             ; 3       ;
; lt24_display:lt24_display|display:display|blue_bg                                                                                                                              ; 3       ;
; lt24_display:lt24_display|display:display|red_bg                                                                                                                               ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[11]                                                                                                                        ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[10]                                                                                                                        ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[8]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[6]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[5]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[4]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[3]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[2]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[7]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[0]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[1]                                                                                                                         ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[15]                                                                                                                        ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[14]                                                                                                                        ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[13]                                                                                                                        ; 3       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[12]                                                                                                                        ; 3       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector6~3                                                                                                                    ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[0]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[1]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[3]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[2]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[4]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[5]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[6]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[7]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[8]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[9]                                                                                                                            ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[10]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[11]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[12]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[13]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[14]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|timer:timer|count_33ms[15]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[0]                                                                                                                   ; 2       ;
; lt24_display:lt24_display|timer:timer|cycle_33ms                                                                                                                               ; 2       ;
; lt24_display:lt24_display|display:display|sc_addr[4]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd[7]~1                                                                                                                         ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[1]                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[2]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[3]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[4]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[5]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[6]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|display:display|sc_addr[8]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|display:display|Equal5~2                                                                                                                             ; 2       ;
; lt24_display:lt24_display|display:display|always51~0                                                                                                                           ; 2       ;
; lt24_display:lt24_display|display:display|Equal5~0                                                                                                                             ; 2       ;
; lt24_display:lt24_display|display:display|rl_detect~0                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|dsdr_latch                                                                                                                           ; 2       ;
; lt24_display:lt24_display|display:display|Selector219~0                                                                                                                        ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector22~1                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|data_buff[11]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|display:display|Selector253~1                                                                                                                        ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|data_buff[10]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|display:display|always57~0                                                                                                                           ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|data_buff[0]                                                                                                                   ; 2       ;
; lt24_display:lt24_display|display:display|par1[0]                                                                                                                              ; 2       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_WAIT_FINISH                                                                                                              ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cmd_finish                                                                                                                           ; 2       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_OUTNUMB                                                                                                              ; 2       ;
; lt24_display:lt24_display|display:display|Selector215~0                                                                                                                        ; 2       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_REG                                                                                                                ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cnt[13]~18                                                                                                                       ; 2       ;
; lt24_display:lt24_display|display:display|par4[5]~4                                                                                                                            ; 2       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_CHK_LUTNUMB                                                                                                              ; 2       ;
; lt24_display:lt24_display|display:display|Selector4~2                                                                                                                          ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|wrphase_finish                                                                                                                       ; 2       ;
; lt24_display:lt24_display|display:display|cmd_start                                                                                                                            ; 2       ;
; lt24_display:lt24_display|display:display|Selector4~1                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|Selector3~6                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|Selector226~1                                                                                                                        ; 2       ;
; lt24_display:lt24_display|display:display|Selector1~2                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|func_detect                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|rl_detect                                                                                                                            ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cycle_end[1]                                                                                                                     ; 2       ;
; lt24_display:lt24_display|display:display|Equal3~5                                                                                                                             ; 2       ;
; lt24_display:lt24_display|display:display|Equal3~4                                                                                                                             ; 2       ;
; lt24_display:lt24_display|display:display|Equal3~3                                                                                                                             ; 2       ;
; lt24_display:lt24_display|display:display|Equal3~2                                                                                                                             ; 2       ;
; lt24_display:lt24_display|display:display|Selector226~0                                                                                                                        ; 2       ;
; lt24_display:lt24_display|display:display|Equal6~1                                                                                                                             ; 2       ;
; lt24_display:lt24_display|display:display|Equal6~0                                                                                                                             ; 2       ;
; lt24_display:lt24_display|display:display|data_wr[11]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|data_wr[10]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|always10~2                                                                                                                           ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[0]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[2]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[3]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[4]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[5]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[6]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|high_cnt[7]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|Selector52~0                                                                                                                         ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cycle_reg~0                                                                                                                      ; 2       ;
; lt24_display:lt24_display|display:display|Selector247~2                                                                                                                        ; 2       ;
; lt24_display:lt24_display|display:display|WideOr1~0                                                                                                                            ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[4]                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_in[11]                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[11]~0                                                                                                              ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector45~0                                                                                                                         ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector46~1                                                                                                                         ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector46~0                                                                                                                         ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~16                                                                                                                      ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cycle[7]                                                                                                                         ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[5]                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|channel_sel[2]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Equal5~2                                                                                                                       ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_G_CHK_INI                                                                                                          ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_R_CHK_INI                                                                                                          ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Equal0~1                                                                                                                       ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Equal0~0                                                                                                                       ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|_~0                                                                                          ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal8~0                                                                                                                             ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[3]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[5]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[6]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|low_cnt[7]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access                                                                                                                            ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Equal5~1                                                                                                                       ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Equal5~0                                                                                                                       ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[6]                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector31~0                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|adc_penint                                                                                                                     ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|wrn                                                                                                                                  ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|csn                                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[7]                                                                                                                   ; 2       ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|wire_pll1_locked                           ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[11]~22                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[10]~20                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[9]~18                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[8]~16                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[7]~14                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[6]~12                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[5]~10                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[4]~8                                                                                                                     ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[3]~6                                                                                                                     ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[2]~4                                                                                                                     ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[1]~2                                                                                                                     ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[0]~0                                                                                                                     ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Add9~6                                                                                                                         ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Add9~4                                                                                                                         ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|Add9~2                                                                                                                         ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[11]~22                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[10]~20                                                                                                                   ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[9]~18                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[8]~16                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[7]~14                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[6]~12                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[5]~10                                                                                                                    ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[4]~8                                                                                                                     ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[3]~6                                                                                                                     ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|x_par[2]~4                                                                                                                     ; 2       ;
; lt24_display:lt24_display|display:display|lut_addr_rd[6]                                                                                                                       ; 2       ;
; lt24_display:lt24_display|display:display|lut_addr_rd[5]                                                                                                                       ; 2       ;
; lt24_display:lt24_display|display:display|lut_addr_rd[4]                                                                                                                       ; 2       ;
; lt24_display:lt24_display|display:display|lut_addr_rd[3]                                                                                                                       ; 2       ;
; lt24_display:lt24_display|display:display|lut_addr_rd[2]                                                                                                                       ; 2       ;
; lt24_display:lt24_display|display:display|lut_addr_rd[1]                                                                                                                       ; 2       ;
; lt24_display:lt24_display|display:display|lut_addr_rd[0]                                                                                                                       ; 2       ;
; lt24_display:lt24_display|display:display|frame_cnt[6]                                                                                                                         ; 2       ;
; lt24_display:lt24_display|display:display|frame_cnt[5]                                                                                                                         ; 2       ;
; lt24_display:lt24_display|display:display|frame_cnt[4]                                                                                                                         ; 2       ;
; lt24_display:lt24_display|display:display|frame_cnt[2]                                                                                                                         ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[4]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[3]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[1]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[0]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[15]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[14]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[13]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[12]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[11]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[10]                                                                                                                 ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[9]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[8]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[6]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[7]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[5]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[4]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[3]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[2]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[1]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|common_cnt[0]                                                                                                                  ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cnt[15]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cnt[14]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cnt[13]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cnt[12]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cnt[11]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cnt[10]                                                                                                                          ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cnt[9]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cnt[8]                                                                                                                           ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Add1~8                                                                                                                               ; 2       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Add1~0                                                                                                                               ; 2       ;
; lt24_display:lt24_display|display:display|cmd[0]                                                                                                                               ; 2       ;
; lt24_display:lt24_display|display:display|cmd[1]                                                                                                                               ; 2       ;
; lt24_display:lt24_display|display:display|cmd[2]                                                                                                                               ; 2       ;
; lt24_display:lt24_display|display:display|cmd[3]                                                                                                                               ; 2       ;
; lt24_display:lt24_display|display:display|cmd[5]                                                                                                                               ; 2       ;
; lt24_display:lt24_display|display:display|cmd_cycle[1]                                                                                                                         ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[7]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[6]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[5]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[4]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[3]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[2]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[1]                                                                                                                ; 2       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg_cnt[0]                                                                                                                ; 2       ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|pll_lock_sync~feeder                       ; 1       ;
; lt24_display:lt24_display|display:display|cmd_reg.00000000~feeder                                                                                                              ; 1       ;
; LT24_ADC_DOUT~input                                                                                                                                                            ; 1       ;
; LT24_ADC_BUSY~input                                                                                                                                                            ; 1       ;
; LT24_ADC_PENIRQ_N~input                                                                                                                                                        ; 1       ;
; LT24_D[7]~input                                                                                                                                                                ; 1       ;
; LT24_D[6]~input                                                                                                                                                                ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|adc_penint~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr~12                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr~11                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr~10                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr~16                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr~15                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr~14                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr~13                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector1~4                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector59~2                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~35                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~34                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~33                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~32                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~31                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~30                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~28                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|cmd_cycle~2                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector247~3                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector17~3                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector5~8                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector11~5                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr~9                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr~8                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr~7                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr~6                                                                                                                            ; 1       ;
; lt24_display:lt24_display|timer:timer|count_33ms~6                                                                                                                             ; 1       ;
; lt24_display:lt24_display|timer:timer|count_33ms~5                                                                                                                             ; 1       ;
; lt24_display:lt24_display|timer:timer|count_33ms~4                                                                                                                             ; 1       ;
; lt24_display:lt24_display|timer:timer|count_33ms~3                                                                                                                             ; 1       ;
; lt24_display:lt24_display|timer:timer|count_33ms~2                                                                                                                             ; 1       ;
; lt24_display:lt24_display|timer:timer|count_33ms~1                                                                                                                             ; 1       ;
; lt24_display:lt24_display|timer:timer|count_33ms~0                                                                                                                             ; 1       ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|pll_lock_sync                              ; 1       ;
; lt24_display:lt24_display|display:display|Selector36~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr[7]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[7]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector37~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr[6]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[6]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector38~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr[5]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[5]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector39~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[4]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector40~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr[3]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[3]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector41~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr[2]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[2]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector42~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr[1]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[1]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector43~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ec_addr[0]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[0]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector16~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Equal0~3                                                                                                                                 ; 1       ;
; lt24_display:lt24_display|timer:timer|Equal0~2                                                                                                                                 ; 1       ;
; lt24_display:lt24_display|timer:timer|Equal0~1                                                                                                                                 ; 1       ;
; lt24_display:lt24_display|timer:timer|Equal0~0                                                                                                                                 ; 1       ;
; lt24_display:lt24_display|display:display|Selector28~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[15]                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector29~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[14]                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector30~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[13]                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector31~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[12]                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr~12                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector32~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[11]                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr~11                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector33~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[10]                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr~10                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector34~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[9]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr~9                                                                                                                            ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[2][2]~14                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[2][3]~13                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[2][4]                                                                                 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[2][5]~12                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[0][4]~11                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[0][5]~10                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[0][6]~9                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[1][2]~8                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[0][7]~7                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[1][3]~6                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[0][8]~5                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[1][4]                                                                                 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|_~6                                                                                          ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[1][5]~4                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[1][6]~3                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[1][7]                                                                                 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[1][8]~2                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|_~5                                                                                          ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|_~4                                                                                          ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[2][6]~1                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[2][7]                                                                                 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|romout[2][8]~0                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|_~3                                                                                          ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|_~2                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector35~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|ep_addr[8]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr~8                                                                                                                            ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector15~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector15~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|always3~0                                                                                                                                ; 1       ;
; lt24_display:lt24_display|timer:timer|cycle_33ms_dly                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector20~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr[7]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector21~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr[6]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector22~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr[5]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector23~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|Selector24~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr[3]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector25~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr[2]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector26~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr[1]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector27~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|sc_addr[0]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|dpy_nxt.DPY_READ_REG~0                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|Selector65~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|par_enb[3]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd~2                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|dsdr_latch~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd~0                                                                                                                            ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out~3                                                                                                                    ; 1       ;
; lt24_display:lt24_display|timer:timer|trigger_33ms                                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[0]                                                                                                                 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_parameter[1]                                                                                                                 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector42~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|Selector12~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|Selector13~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector43~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|Selector14~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|Selector15~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|Selector16~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|Selector17~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|Selector18~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|Ram0~9                                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|always26~4                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always26~3                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always26~2                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always26~1                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always27~2                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always27~1                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always27~0                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always25~5                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always25~4                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always25~3                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always25~2                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always25~1                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|always25~0                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Equal6~5                                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector53~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|par1[0]~2                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|Selector83~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|par1[0]~1                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|par1[0]~0                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|Selector219~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_READ_REG                                                                                                                 ; 1       ;
; lt24_display:lt24_display|display:display|Selector220~2                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector220~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector220~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector215~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|dpy_nxt.DPY_WRITE_REG~0                                                                                                              ; 1       ;
; lt24_display:lt24_display|display:display|WideOr1~1                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|Selector66~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|par_enb[2]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|dpy_nxt.DPY_CHK_LUTNUMB~0                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|Selector212~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|wrphase_finish~0                                                                                                                     ; 1       ;
; lt24_display:lt24_display|display:display|Selector213~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector213~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector225~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|always25~0                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|always26~0                                                                                                                     ; 1       ;
; lt24_display:lt24_display|display:display|Selector226~3                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Equal5~1                                                                                                                             ; 1       ;
; lt24_display:lt24_display|display:display|Selector226~2                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector229~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector228~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector223~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|pcd_sta.PCD_IDLE~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|display_enb~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|always2~1                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|Selector0~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector221~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd[6]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd[7]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|pcd_nxt.PCD_CHK_RL_F~0                                                                                                               ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector19~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out~1                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[2]                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|Selector58~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|always7~0                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|Selector52~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|cmd_cnt[13]~39                                                                                                                       ; 1       ;
; lt24_display:lt24_display|display:display|cmd_cnt[13]~38                                                                                                                       ; 1       ;
; lt24_display:lt24_display|display:display|Selector217~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector217~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|dpy_nxt.DPY_WRITE_PAT~0                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector28~4                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector28~3                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector28~2                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|_~1                                                                                          ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector28~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector28~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector25~4                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector25~3                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector25~2                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector25~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector25~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector22~4                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector22~3                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector22~2                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector22~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector3~4                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector3~3                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector3~2                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector3~1                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector3~0                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_enb~0                                                                                                                      ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|always7~5                                                                                                                      ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|always7~4                                                                                                                      ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|always7~3                                                                                                                      ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|always7~2                                                                                                                      ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|always7~1                                                                                                                      ; 1       ;
; lt24_display:lt24_display|display:display|sleep_off                                                                                                                            ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~27                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~26                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~25                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~24                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~23                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~22                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~21                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~20                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr~19                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|frame_upd_keep~0                                                                                                                     ; 1       ;
; lt24_display:lt24_display|display:display|single_upd_keep~0                                                                                                                    ; 1       ;
; lt24_display:lt24_display|display:display|pcd_nxt.PCD_FRAME_END~0                                                                                                              ; 1       ;
; lt24_display:lt24_display|display:display|Selector253~3                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector253~2                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector254~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector253~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector254~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Ram0~8                                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|Ram0~7                                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|Ram0~6                                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|cmd~0                                                                                                                                ; 1       ;
; lt24_display:lt24_display|display:display|Ram0~5                                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|Ram0~4                                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|Ram0~3                                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|Ram0~2                                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|Ram0~1                                                                                                                               ; 1       ;
; lt24_display:lt24_display|display:display|always59~0                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|dpy_nxt.DPY_FINISH~0                                                                                                                 ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|always12~0                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector214~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector214~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector67~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|par_enb[1]                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|Selector218~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector218~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_LUT                                                                                                                ; 1       ;
; lt24_display:lt24_display|display:display|lut_data_valid~0                                                                                                                     ; 1       ;
; lt24_display:lt24_display|display:display|Selector4~3                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector8~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector6~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector5~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector4~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector3~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector2~1                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector1~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector7~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector9~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector7~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector6~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|dpy_nxt.DPY_NOP~0                                                                                                                    ; 1       ;
; lt24_display:lt24_display|display:display|Selector10~5                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|sp_addr[15]~18                                                                                                                       ; 1       ;
; lt24_display:lt24_display|display:display|Selector4~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector10~3                                                                                                                         ; 1       ;
; lt24_display:lt24_display|display:display|Selector3~5                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector3~4                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector3~3                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector3~2                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector3~1                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector227~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector227~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector3~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|display:display|Selector222~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector14~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector14~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|shift_out[3]                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|Selector216~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Equal2~1                                                                                                                             ; 1       ;
; lt24_display:lt24_display|display:display|Equal2~0                                                                                                                             ; 1       ;
; lt24_display:lt24_display|display:display|Selector216~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|dpy_sta.DPY_WRITE_PAT                                                                                                                ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector29~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector26~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector23~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_sta.PAT_IDLE~0                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector24~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|Equal6~3                                                                                                                             ; 1       ;
; lt24_display:lt24_display|display:display|Equal6~2                                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector30~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector27~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector34~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector35~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector36~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector37~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector38~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector39~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector40~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector33~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector41~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_rd_valid~0                                                                                                                      ; 1       ;
; lt24_display:lt24_display|display:display|Selector231~1                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|Selector231~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|data_wr_valid~2                                                                                                                      ; 1       ;
; lt24_display:lt24_display|display:display|data_wr_valid~1                                                                                                                      ; 1       ;
; lt24_display:lt24_display|display:display|data_wr_valid~0                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|read_finish~0                                                                                                                        ; 1       ;
; lt24_display:lt24_display|display:display|WideOr24~0                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|WideOr23                                                                                                                             ; 1       ;
; lt24_display:lt24_display|display:display|WideOr22~0                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|WideOr21~0                                                                                                                           ; 1       ;
; lt24_display:lt24_display|display:display|WideOr21                                                                                                                             ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector0~0                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal9~0                                                                                                                             ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector42~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector48~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector48~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector46~2                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~52                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~51                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~50                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~49                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~48                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~47                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~46                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~45                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|cycle_cnt[9]~44                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector45~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector13~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|write_enb~0                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector37~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_nxt.PAT_G_CHK_INI~0                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_nxt.PAT_R_CHK_INI~0                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector4~0                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|pat_nxt.PAT_INI_F~0                                                                                                            ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|blue_bg~1                                                                                                                      ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|blue_bg~0                                                                                                                      ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|green_bg~1                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|green_bg~0                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|red_bg~1                                                                                                                       ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|red_bg~0                                                                                                                       ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[15]                                                                                                                     ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[14]                                                                                                                     ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[13]                                                                                                                     ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[12]                                                                                                                     ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[11]                                                                                                                     ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[10]                                                                                                                     ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[9]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[8]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[7]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[6]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[5]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[4]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[3]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[2]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[1]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_lcd_out[0]                                                                                                                      ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector47~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector47~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector50~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector50~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector49~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector49~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector14~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector15~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector13~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector11~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector10~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector9~1                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector16~4                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector16~3                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector16~2                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector16~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector16~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector12~2                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector12~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access~3                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access~2                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|fm_access~1                                                                                                                          ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector43~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector43~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector44~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal4~5                                                                                                                             ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal4~4                                                                                                                             ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal4~3                                                                                                                             ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal4~2                                                                                                                             ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal4~1                                                                                                                             ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal4~0                                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector10~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector8~0                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector9~0                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector6~2                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector7~0                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector12~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector12~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector5~7                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector5~6                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector5~5                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector5~4                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|adc_initial~1                                                                                                                  ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector31~3                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector31~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector35~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector33~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|dclk_chg~0                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector36~4                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector36~3                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|always24~2                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector36~2                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector36~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|WideOr1~0                                                                                                                      ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector36~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|wrn~0                                                                                                                                ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Equal8~1                                                                                                                             ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|rdn~0                                                                                                                                ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|always10~0                                                                                                                           ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|Selector51~0                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector34~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector32~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector32~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector11~4                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector55~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector54~1                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|WideNor11~0                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Selector54~0                                                                                                                   ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|data_cmdn                                                                                                                            ; 1       ;
; lt24_display:lt24_display|cmd2lcd:cmd2lcd|rdn                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|adc_data_to~0                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|wire_pll1_fbout                            ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~30                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~29                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~28                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~27                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~26                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~25                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~24                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~23                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~22                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~21                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~20                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~19                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~18                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~17                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~16                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~15                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~14                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~13                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~12                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~11                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~10                                                                                                                                  ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~9                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~8                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~7                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~6                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~5                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~4                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~3                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~2                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~1                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|timer:timer|Add0~0                                                                                                                                   ; 1       ;
; lt24_display:lt24_display|display:display|par4[7]                                                                                                                              ; 1       ;
; lt24_display:lt24_display|display:display|par4[6]                                                                                                                              ; 1       ;
; lt24_display:lt24_display|display:display|par4[5]                                                                                                                              ; 1       ;
; lt24_display:lt24_display|display:display|par4[4]                                                                                                                              ; 1       ;
; lt24_display:lt24_display|display:display|par4[3]                                                                                                                              ; 1       ;
; lt24_display:lt24_display|display:display|par4[2]                                                                                                                              ; 1       ;
; lt24_display:lt24_display|display:display|par4[1]                                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[16]~33                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15]~32                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[15]~31                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14]~30                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[14]~29                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13]~28                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[13]~27                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12]~26                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[12]~25                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11]~24                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[11]~23                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10]~22                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[10]~21                                                                                                             ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]~20                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[9]~19                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]~18                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]~17                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]~16                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]~14                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]~12                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|x_calculate[8]~10                                                                                                              ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~23                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~22                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~21                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~20                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~19                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~18                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~17                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~16                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~15                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~14                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~13                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~12                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~11                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~10                                                                                                                        ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~9                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~8                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~7                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~6                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~5                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~3                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|Add5~1                                                                                                                         ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[10]~21                                                                                                                   ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[9]~19                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[8]~17                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[7]~15                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[6]~13                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[5]~11                                                                                                                    ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[4]~9                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[3]~7                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[2]~5                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[1]~3                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|y_par[0]~1                                                                                                                     ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~18 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~17 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~16 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~15 ; 1       ;
; lt24_display:lt24_display|pat_update:pat_update|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated|op_1~14 ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                      ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                    ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
; lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 128          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 1024 ; 128                         ; 8                           ; --                          ; --                          ; 1024                ; 1    ; db/DE0_NANO_lt24_display.rom0_display_fc332506.hdl.mif ; M9K_X33_Y18_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+--------------------------------------------------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |DE0_NANO_LT24_display|lt24_display:lt24_display|display:display|altsyncram:Ram0_rtl_0|altsyncram_gv81:auto_generated|ALTSYNCRAM                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00000010) (2) (2) (02)   ;(00000100) (4) (4) (04)   ;(00000110) (6) (6) (06)   ;(00001000) (10) (8) (08)   ;(00001010) (12) (10) (0A)   ;(00001100) (14) (12) (0C)   ;(00001110) (16) (14) (0E)   ;
;8;(00010000) (20) (16) (10)    ;(00010010) (22) (18) (12)   ;(00010100) (24) (20) (14)   ;(00010110) (26) (22) (16)   ;(00011000) (30) (24) (18)   ;(00011010) (32) (26) (1A)   ;(00011100) (34) (28) (1C)   ;(00011110) (36) (30) (1E)   ;
;16;(00100001) (41) (33) (21)    ;(00100011) (43) (35) (23)   ;(00100101) (45) (37) (25)   ;(00100111) (47) (39) (27)   ;(00101001) (51) (41) (29)   ;(00101011) (53) (43) (2B)   ;(00101101) (55) (45) (2D)   ;(00101111) (57) (47) (2F)   ;
;24;(00110001) (61) (49) (31)    ;(00110011) (63) (51) (33)   ;(00110101) (65) (53) (35)   ;(00110111) (67) (55) (37)   ;(00111001) (71) (57) (39)   ;(00111011) (73) (59) (3B)   ;(00111101) (75) (61) (3D)   ;(00111111) (77) (63) (3F)   ;
;32;(00000000) (0) (0) (00)    ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000011) (3) (3) (03)   ;(00000100) (4) (4) (04)   ;(00000101) (5) (5) (05)   ;(00000110) (6) (6) (06)   ;(00000111) (7) (7) (07)   ;
;40;(00001000) (10) (8) (08)    ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;
;48;(00010000) (20) (16) (10)    ;(00010001) (21) (17) (11)   ;(00010010) (22) (18) (12)   ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;(00010110) (26) (22) (16)   ;(00010111) (27) (23) (17)   ;
;56;(00011000) (30) (24) (18)    ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;(00011111) (37) (31) (1F)   ;
;64;(00100000) (40) (32) (20)    ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;(00100101) (45) (37) (25)   ;(00100110) (46) (38) (26)   ;(00100111) (47) (39) (27)   ;
;72;(00101000) (50) (40) (28)    ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101011) (53) (43) (2B)   ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101111) (57) (47) (2F)   ;
;80;(00110000) (60) (48) (30)    ;(00110001) (61) (49) (31)   ;(00110010) (62) (50) (32)   ;(00110011) (63) (51) (33)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;(00110111) (67) (55) (37)   ;
;88;(00111000) (70) (56) (38)    ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111100) (74) (60) (3C)   ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;(00111111) (77) (63) (3F)   ;
;96;(00000000) (0) (0) (00)    ;(00000010) (2) (2) (02)   ;(00000100) (4) (4) (04)   ;(00000110) (6) (6) (06)   ;(00001000) (10) (8) (08)   ;(00001010) (12) (10) (0A)   ;(00001100) (14) (12) (0C)   ;(00001110) (16) (14) (0E)   ;
;104;(00010000) (20) (16) (10)    ;(00010010) (22) (18) (12)   ;(00010100) (24) (20) (14)   ;(00010110) (26) (22) (16)   ;(00011000) (30) (24) (18)   ;(00011010) (32) (26) (1A)   ;(00011100) (34) (28) (1C)   ;(00011110) (36) (30) (1E)   ;
;112;(00100001) (41) (33) (21)    ;(00100011) (43) (35) (23)   ;(00100101) (45) (37) (25)   ;(00100111) (47) (39) (27)   ;(00101001) (51) (41) (29)   ;(00101011) (53) (43) (2B)   ;(00101101) (55) (45) (2D)   ;(00101111) (57) (47) (2F)   ;
;120;(00110001) (61) (49) (31)    ;(00110011) (63) (51) (33)   ;(00110101) (65) (53) (35)   ;(00110111) (67) (55) (37)   ;(00111001) (71) (57) (39)   ;(00111011) (73) (59) (3B)   ;(00111101) (75) (61) (3D)   ;(00111111) (77) (63) (3F)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 897 / 71,559 ( 1 % )   ;
; C16 interconnects     ; 27 / 2,597 ( 1 % )     ;
; C4 interconnects      ; 437 / 46,848 ( < 1 % ) ;
; Direct links          ; 260 / 71,559 ( < 1 % ) ;
; Global clocks         ; 5 / 20 ( 25 % )        ;
; Local interconnects   ; 429 / 24,624 ( 2 % )   ;
; R24 interconnects     ; 16 / 2,496 ( < 1 % )   ;
; R4 interconnects      ; 483 / 62,424 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.02) ; Number of LABs  (Total = 55) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 2                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 3                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 0                            ;
; 10                                          ; 1                            ;
; 11                                          ; 0                            ;
; 12                                          ; 2                            ;
; 13                                          ; 2                            ;
; 14                                          ; 4                            ;
; 15                                          ; 2                            ;
; 16                                          ; 37                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.31) ; Number of LABs  (Total = 55) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 46                           ;
; 1 Clock                            ; 40                           ;
; 1 Clock enable                     ; 18                           ;
; 1 Sync. clear                      ; 9                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 2                            ;
; 2 Clocks                           ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 21.24) ; Number of LABs  (Total = 55) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 3                            ;
; 17                                           ; 0                            ;
; 18                                           ; 1                            ;
; 19                                           ; 3                            ;
; 20                                           ; 5                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 5                            ;
; 24                                           ; 4                            ;
; 25                                           ; 2                            ;
; 26                                           ; 3                            ;
; 27                                           ; 3                            ;
; 28                                           ; 6                            ;
; 29                                           ; 5                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 9.35) ; Number of LABs  (Total = 55) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 3                            ;
; 2                                               ; 1                            ;
; 3                                               ; 1                            ;
; 4                                               ; 4                            ;
; 5                                               ; 3                            ;
; 6                                               ; 4                            ;
; 7                                               ; 1                            ;
; 8                                               ; 9                            ;
; 9                                               ; 3                            ;
; 10                                              ; 5                            ;
; 11                                              ; 3                            ;
; 12                                              ; 3                            ;
; 13                                              ; 4                            ;
; 14                                              ; 2                            ;
; 15                                              ; 2                            ;
; 16                                              ; 6                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.47) ; Number of LABs  (Total = 55) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 1                            ;
; 3                                            ; 1                            ;
; 4                                            ; 3                            ;
; 5                                            ; 2                            ;
; 6                                            ; 0                            ;
; 7                                            ; 3                            ;
; 8                                            ; 0                            ;
; 9                                            ; 3                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 3                            ;
; 14                                           ; 4                            ;
; 15                                           ; 4                            ;
; 16                                           ; 7                            ;
; 17                                           ; 3                            ;
; 18                                           ; 3                            ;
; 19                                           ; 2                            ;
; 20                                           ; 3                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 1                            ;
; 26                                           ; 3                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 31        ; 0            ; 31        ; 0            ; 0            ; 31        ; 31        ; 0            ; 31        ; 31        ; 0            ; 0            ; 0            ; 0            ; 22           ; 0            ; 0            ; 22           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 31        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 31           ; 0         ; 31           ; 31           ; 0         ; 0         ; 31           ; 0         ; 0         ; 31           ; 31           ; 31           ; 31           ; 9            ; 31           ; 31           ; 9            ; 31           ; 31           ; 31           ; 31           ; 31           ; 31           ; 31           ; 31           ; 31           ; 0         ; 31           ; 31           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; KEY[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_ADC_CS_N      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_ADC_DCLK      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_ADC_DIN       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_CS_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_LCD_ON        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_RD_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_RESET_N       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_RS            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_WR_N          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[3]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[8]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[9]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[10]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[11]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[12]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[13]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[14]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_D[15]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; KEY[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_ADC_PENIRQ_N  ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_ADC_BUSY      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LT24_ADC_DOUT      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                ; Destination Clock(s)                                                                    ; Delay Added in ns ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+
; lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50,lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0] ; 26.2              ;
+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                       ;
+------------------------------------------------------+----------------------------------------------------------+-------------------+
; Source Register                                      ; Destination Register                                     ; Delay Added in ns ;
+------------------------------------------------------+----------------------------------------------------------+-------------------+
; lt24_display:lt24_display|timer:timer|count_33ms[10] ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 3.377             ;
; lt24_display:lt24_display|timer:timer|count_33ms[11] ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 3.376             ;
; lt24_display:lt24_display|timer:timer|count_33ms[6]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 3.298             ;
; lt24_display:lt24_display|timer:timer|count_33ms[7]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 3.293             ;
; lt24_display:lt24_display|timer:timer|count_33ms[2]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 3.259             ;
; lt24_display:lt24_display|timer:timer|count_33ms[5]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 3.241             ;
; lt24_display:lt24_display|timer:timer|count_33ms[0]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.990             ;
; lt24_display:lt24_display|timer:timer|count_33ms[9]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.917             ;
; lt24_display:lt24_display|timer:timer|count_33ms[14] ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.858             ;
; lt24_display:lt24_display|timer:timer|count_33ms[15] ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.851             ;
; lt24_display:lt24_display|timer:timer|count_33ms[1]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.845             ;
; lt24_display:lt24_display|timer:timer|count_33ms[8]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.831             ;
; lt24_display:lt24_display|timer:timer|count_33ms[12] ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.820             ;
; lt24_display:lt24_display|timer:timer|count_33ms[4]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.820             ;
; lt24_display:lt24_display|timer:timer|count_33ms[3]  ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.768             ;
; lt24_display:lt24_display|timer:timer|count_33ms[13] ; lt24_display:lt24_display|timer:timer|count_33ms[11]     ; 2.736             ;
; CLOCK_50                                             ; lt24_display:lt24_display|pat_update:pat_update|adc_dclk ; 0.432             ;
+------------------------------------------------------+----------------------------------------------------------+-------------------+
Note: This table only shows the top 17 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C6 for design "DE0_NANO_lt24_display"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (15535): Implemented PLL "lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 500, and phase shift of 0 degrees (0 ps) for lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332104): Reading SDC File: 'DE0_NANO_LT24_display.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]} {lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: lt24_display:lt24_display|pat_update:pat_update|adc_dclk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lt24_display:lt24_display|pat_update:pat_update|shift_in[9] is being clocked by lt24_display:lt24_display|pat_update:pat_update|adc_dclk
Warning (332060): Node: lt24_display:lt24_display|timer:timer|trigger_33ms was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register lt24_display:lt24_display|pat_update:pat_update|upd_str_cnt[2] is being clocked by lt24_display:lt24_display|timer:timer|trigger_33ms
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111): 10000.000 lt24_display|timer|pll_50M_to_100K|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|adc_dclk
        Info (176357): Destination node lt24_display:lt24_display|timer:timer|trigger_33ms
Info (176353): Automatically promoted node lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C1 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node lt24_display:lt24_display|pat_update:pat_update|adc_dclk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|Selector55~0
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|Selector11~4
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|always12~4
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|Selector12~0
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|always13~0
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|Selector14~0
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|shift_out[3]~2
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|Selector15~0
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|always24~4
        Info (176357): Destination node lt24_display:lt24_display|pat_update:pat_update|always21~2
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node lt24_display:lt24_display|timer:timer|trigger_33ms 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node lt24_display:lt24_display|display:display|frame_cnt[0]~8
Info (176353): Automatically promoted node lt24_display:lt24_display|timer:timer|pll_50M_to_100K:pll_50M_to_100K|altpll:altpll_component|pll_50M_to_100K_altpll:auto_generated|locked 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.31 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 22 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin KEY[1] uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin LT24_D[0] uses I/O standard 3.3-V LVTTL at R12
    Info (169178): Pin LT24_D[1] uses I/O standard 3.3-V LVTTL at T12
    Info (169178): Pin LT24_D[2] uses I/O standard 3.3-V LVTTL at R13
    Info (169178): Pin LT24_D[3] uses I/O standard 3.3-V LVTTL at T13
    Info (169178): Pin LT24_D[4] uses I/O standard 3.3-V LVTTL at R10
    Info (169178): Pin LT24_D[5] uses I/O standard 3.3-V LVTTL at N12
    Info (169178): Pin LT24_D[6] uses I/O standard 3.3-V LVTTL at P9
    Info (169178): Pin LT24_D[7] uses I/O standard 3.3-V LVTTL at N9
    Info (169178): Pin LT24_D[8] uses I/O standard 3.3-V LVTTL at N11
    Info (169178): Pin LT24_D[9] uses I/O standard 3.3-V LVTTL at L16
    Info (169178): Pin LT24_D[10] uses I/O standard 3.3-V LVTTL at K16
    Info (169178): Pin LT24_D[11] uses I/O standard 3.3-V LVTTL at R16
    Info (169178): Pin LT24_D[12] uses I/O standard 3.3-V LVTTL at L15
    Info (169178): Pin LT24_D[13] uses I/O standard 3.3-V LVTTL at P15
    Info (169178): Pin LT24_D[14] uses I/O standard 3.3-V LVTTL at P16
    Info (169178): Pin LT24_D[15] uses I/O standard 3.3-V LVTTL at R14
    Info (169178): Pin KEY[0] uses I/O standard 3.3-V LVTTL at J15
    Info (169178): Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8
    Info (169178): Pin LT24_ADC_PENIRQ_N uses I/O standard 3.3-V LVTTL at T9
    Info (169178): Pin LT24_ADC_BUSY uses I/O standard 3.3-V LVTTL at R9
    Info (169178): Pin LT24_ADC_DOUT uses I/O standard 3.3-V LVTTL at F13
Info (144001): Generated suppressed messages file E:/project/LT24/lt24_display/FPGA/DE0_Nano/DE0_NANO_lt24_display.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1310 megabytes
    Info: Processing ended: Tue Oct 07 11:38:52 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/project/LT24/lt24_display/FPGA/DE0_Nano/DE0_NANO_lt24_display.fit.smsg.


