;redcode
;assert 1
	SPL 0, <412
	CMP -207, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB <11, <-20
	ADD 210, 60
	SLT @-900, 2
	CMP @121, 106
	SPL 0, <412
	SUB #12, @200
	SLT 0, -762
	MOV @-127, 100
	SUB #12, @200
	CMP @121, 106
	MOV -1, <-20
	JMN @12, #201
	CMP 1, 111
	JMZ 211, 700
	CMP 1, 111
	CMP 1, 111
	SUB 12, @10
	SUB 12, @10
	MOV -1, <-20
	DJN 0, 900
	ADD 1, 100
	SLT #-1, 2
	SPL 0, <412
	SPL 0, <412
	SUB @121, 103
	SLT 211, 700
	SUB @124, 906
	MOV -4, <-20
	SUB #300, 1
	SUB <11, <-21
	SUB @121, 106
	SUB @121, 106
	ADD #30, 9
	SUB #30, 9
	MOV @-127, 100
	SPL 0, <412
	CMP 300, 90
	CMP 300, 90
	CMP 0, -12
	CMP 0, -12
	MOV -1, <-20
	CMP #0, -41
	SLT @121, @270
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
