{"vcs1":{"timestamp_begin":1739084766.458257576, "rt":0.23, "ut":0.10, "st":0.11}}
{"vcselab":{"timestamp_begin":1739084766.761147517, "rt":0.24, "ut":0.14, "st":0.09}}
{"link":{"timestamp_begin":1739084767.054673925, "rt":0.14, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739084766.244187910}
{"VCS_COMP_START_TIME": 1739084766.244187910}
{"VCS_COMP_END_TIME": 1739084767.260254221}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265320}}
{"vcselab": {"peak_mem": 150352}}
