{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693966895032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693966895032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 23:21:34 2023 " "Processing started: Tue Sep 05 23:21:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693966895032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693966895032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693966895032 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693966895720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693966895861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693966895861 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(58) " "Verilog HDL information at uart_rx.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "modules/uart_rx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/uart_rx.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1693966895861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "modules/uart_rx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/uart_rx.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693966895861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693966895861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Found entity 1: tri_state" {  } { { "modules/tri_state.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/tri_state.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693966895878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693966895878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/fpgaimplementation.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/fpgaimplementation.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAImplementation " "Found entity 1: FPGAImplementation" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693966895879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693966895879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dht11_communication.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/dht11_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT11_communication " "Found entity 1: DHT11_communication" {  } { { "modules/DHT11_communication.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/DHT11_communication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693966895879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693966895879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693966895892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693966895892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/conexao_sensor.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/conexao_sensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 conexao_sensor " "Found entity 1: conexao_sensor" {  } { { "modules/conexao_sensor.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1693966895892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1693966895892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAImplementation " "Elaborating entity \"FPGAImplementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1693966895939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:RECEBE_DADOS " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:RECEBE_DADOS\"" {  } { { "modules/FPGAImplementation.v" "RECEBE_DADOS" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693966895939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_rx.v(143) " "Verilog HDL assignment warning at uart_rx.v(143): truncated value with size 32 to match size of target (13)" {  } { { "modules/uart_rx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/uart_rx.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693966895939 "|FPGAImplementation|uart_rx:RECEBE_DADOS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conexao_sensor conexao_sensor:inst " "Elaborating entity \"conexao_sensor\" for hierarchy \"conexao_sensor:inst\"" {  } { { "modules/FPGAImplementation.v" "inst" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693966895939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_communication conexao_sensor:inst\|DHT11_communication:TROCA_DADOS_DHT11 " "Elaborating entity \"DHT11_communication\" for hierarchy \"conexao_sensor:inst\|DHT11_communication:TROCA_DADOS_DHT11\"" {  } { { "modules/conexao_sensor.v" "TROCA_DADOS_DHT11" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/conexao_sensor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693966896002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state conexao_sensor:inst\|DHT11_communication:TROCA_DADOS_DHT11\|tri_state:TS0 " "Elaborating entity \"tri_state\" for hierarchy \"conexao_sensor:inst\|DHT11_communication:TROCA_DADOS_DHT11\|tri_state:TS0\"" {  } { { "modules/DHT11_communication.v" "TS0" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/DHT11_communication.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693966896067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:EXIBE_DISPLAY " "Elaborating entity \"decoder\" for hierarchy \"decoder:EXIBE_DISPLAY\"" {  } { { "modules/FPGAImplementation.v" "EXIBE_DISPLAY" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693966896067 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display decoder.v(10) " "Verilog HDL Always Construct warning at decoder.v(10): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] decoder.v(10) " "Inferred latch for \"display\[0\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] decoder.v(10) " "Inferred latch for \"display\[1\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] decoder.v(10) " "Inferred latch for \"display\[2\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] decoder.v(10) " "Inferred latch for \"display\[3\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] decoder.v(10) " "Inferred latch for \"display\[4\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] decoder.v(10) " "Inferred latch for \"display\[5\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] decoder.v(10) " "Inferred latch for \"display\[6\]\" at decoder.v(10)" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|decoder:EXIBE_DISPLAY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:ENVIA_DADOS " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:ENVIA_DADOS\"" {  } { { "modules/FPGAImplementation.v" "ENVIA_DADOS" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693966896067 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(95) " "Verilog HDL assignment warning at uart_tx.v(95): truncated value with size 32 to match size of target (13)" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|uart_tx:ENVIA_DADOS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (13)" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|uart_tx:ENVIA_DADOS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(125) " "Verilog HDL assignment warning at uart_tx.v(125): truncated value with size 32 to match size of target (3)" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|uart_tx:ENVIA_DADOS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 uart_tx.v(146) " "Verilog HDL assignment warning at uart_tx.v(146): truncated value with size 32 to match size of target (13)" {  } { { "modules/uart_tx.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/uart_tx.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1693966896067 "|FPGAImplementation|uart_tx:ENVIA_DADOS"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "conexao_sensor:inst\|DHT11_communication:TROCA_DADOS_DHT11\|tri_state:TS0\|read conexao_sensor:inst\|DHT11_communication:TROCA_DADOS_DHT11\|always0 " "Converted the fan-out from the tri-state buffer \"conexao_sensor:inst\|DHT11_communication:TROCA_DADOS_DHT11\|tri_state:TS0\|read\" to the node \"conexao_sensor:inst\|DHT11_communication:TROCA_DADOS_DHT11\|always0\" into an OR gate" {  } { { "modules/tri_state.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/tri_state.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1693966897520 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1693966897520 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:EXIBE_DISPLAY\|display\[6\] decoder:EXIBE_DISPLAY\|display\[0\] " "Duplicate LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[6\]\" merged with LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[0\]\"" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693966897520 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:EXIBE_DISPLAY\|display\[2\] decoder:EXIBE_DISPLAY\|display\[0\] " "Duplicate LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[2\]\" merged with LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[0\]\"" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693966897520 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:EXIBE_DISPLAY\|display\[1\] decoder:EXIBE_DISPLAY\|display\[0\] " "Duplicate LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[1\]\" merged with LATCH primitive \"decoder:EXIBE_DISPLAY\|display\[0\]\"" {  } { { "modules/decoder.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/decoder.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1693966897520 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1693966897520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[3\] GND " "Pin \"display\[3\]\" is stuck at GND" {  } { { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1693966898130 "|FPGAImplementation|display[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1693966898130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1693966898445 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1693966899265 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.map.smsg " "Generated suppressed messages file C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1693966899383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1693966899605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1693966899605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1693966899920 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1693966899920 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1693966899920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "394 " "Implemented 394 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1693966899920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1693966899920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693966900094 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 23:21:40 2023 " "Processing ended: Tue Sep 05 23:21:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693966900094 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693966900094 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693966900094 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693966900094 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1693966902639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693966902639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 23:21:42 2023 " "Processing started: Tue Sep 05 23:21:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693966902639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693966902639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693966902639 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693966902776 ""}
{ "Info" "0" "" "Project  = FPGAImplementation" {  } {  } 0 0 "Project  = FPGAImplementation" 0 0 "Fitter" 0 0 1693966902781 ""}
{ "Info" "0" "" "Revision = FPGAImplementation" {  } {  } 0 0 "Revision = FPGAImplementation" 0 0 "Fitter" 0 0 1693966902781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1693966903014 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGAImplementation 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"FPGAImplementation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693966903029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693966903087 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693966903087 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693966903330 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693966903377 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693966904584 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitsEstaoRecebidos " "Pin bitsEstaoRecebidos not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bitsEstaoRecebidos } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 20 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitsEstaoRecebidos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "indicaTransmissao " "Pin indicaTransmissao not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { indicaTransmissao } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { indicaTransmissao } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitSerialAtualTX " "Pin bitSerialAtualTX not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bitSerialAtualTX } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitSerialAtualTX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitsEstaoEnviados " "Pin bitsEstaoEnviados not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bitsEstaoEnviados } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 23 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitsEstaoEnviados } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[0\] " "Pin display\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[0] } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[1\] " "Pin display\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[1] } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[2\] " "Pin display\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[2] } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[3\] " "Pin display\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[3] } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[4\] " "Pin display\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[4] } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[5\] " "Pin display\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[5] } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "display\[6\] " "Pin display\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { display[6] } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 24 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { display[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "transmission_line " "Pin transmission_line not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { transmission_line } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 25 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { transmission_line } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clock } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitSerialAtualRX " "Pin bitSerialAtualRX not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { bitSerialAtualRX } } } { "modules/FPGAImplementation.v" "" { Text "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/modules/FPGAImplementation.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bitSerialAtualRX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1693966905218 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1693966905218 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1693966921614 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 208 global CLKCTRL_G10 " "clock~inputCLKENA0 with 208 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1693966922598 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1693966922598 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693966922758 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1693966923659 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGAImplementation.sdc " "Synopsys Design Constraints File file not found: 'FPGAImplementation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693966923659 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693966923659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693966923673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1693966923673 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693966923675 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693966923691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693966923691 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693966923698 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693966923698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693966923698 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693966923703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693966923802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1693966923808 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693966923808 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693966924083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693966931843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693966932508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693966932534 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693966936398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693966936398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693966938218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1693966950253 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693966950253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:10 " "Fitter routing operations ending: elapsed time is 00:00:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693966955751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1693966955754 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693966955754 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.70 " "Total time spent on timing analysis during the Fitter is 1.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1693966958468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693966958719 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693966960447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693966960637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693966963489 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693966969552 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.fit.smsg " "Generated suppressed messages file C:/Users/douge/Desktop/UEFS/SEMESTRE_4/Sistemas_Digitais/interface-entrada-saida/fpgaImplementation/FPGAImplementation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693966970200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6255 " "Peak virtual memory: 6255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693966971689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 23:22:51 2023 " "Processing ended: Tue Sep 05 23:22:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693966971689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693966971689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693966971689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693966971689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693966974191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693966974201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 23:22:53 2023 " "Processing started: Tue Sep 05 23:22:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693966974201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693966974201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693966974201 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693966988084 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693966993880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 23:23:13 2023 " "Processing ended: Tue Sep 05 23:23:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693966993880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693966993880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693966993880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693966993880 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693966994593 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693966996406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1693966996406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 23:23:16 2023 " "Processing started: Tue Sep 05 23:23:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1693966996406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1693966996406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGAImplementation -c FPGAImplementation " "Command: quartus_sta FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1693966996406 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1693966996529 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1693966997630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1693966997722 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1693966997722 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1693966998996 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGAImplementation.sdc " "Synopsys Design Constraints File file not found: 'FPGAImplementation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1693966999217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1693966999217 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999227 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name conexao_sensor:inst\|dadosPodemSerEnviados_reg conexao_sensor:inst\|dadosPodemSerEnviados_reg " "create_clock -period 1.000 -name conexao_sensor:inst\|dadosPodemSerEnviados_reg conexao_sensor:inst\|dadosPodemSerEnviados_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999227 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999227 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1693966999233 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999233 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1693966999239 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1693966999256 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1693966999319 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1693966999319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.048 " "Worst-case setup slack is -7.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.048             -19.957 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "   -7.048             -19.957 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.037           -1003.239 clock  " "   -7.037           -1003.239 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693966999330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.007 " "Worst-case hold slack is -1.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.007              -8.140 clock  " "   -1.007              -8.140 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.793               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "    4.793               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693966999341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693966999349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693966999356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -240.707 clock  " "   -0.724            -240.707 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "    0.440               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693966999363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693966999363 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1693966999409 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1693966999487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1693967001711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002028 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1693967002042 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1693967002042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.118 " "Worst-case setup slack is -7.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.118             -20.343 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "   -7.118             -20.343 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.954           -1009.241 clock  " "   -6.954           -1009.241 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693967002042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.193 " "Worst-case hold slack is -1.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193             -11.494 clock  " "   -1.193             -11.494 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.854               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "    4.854               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693967002055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693967002061 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693967002067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -242.089 clock  " "   -0.724            -242.089 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "    0.432               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967002073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693967002073 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1693967002113 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1693967002457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1693967005001 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005202 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1693967005202 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1693967005202 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.722 " "Worst-case setup slack is -2.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.722            -313.619 clock  " "   -2.722            -313.619 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.616              -7.219 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "   -2.616              -7.219 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693967005214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.255 " "Worst-case hold slack is -0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.255              -2.063 clock  " "   -0.255              -2.063 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.295               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "    2.295               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693967005226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693967005236 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693967005242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082             -16.927 clock  " "   -0.082             -16.927 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "    0.470               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967005242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693967005242 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1693967005309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006175 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1693967006175 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1693967006175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.462 " "Worst-case setup slack is -2.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.462              -6.827 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "   -2.462              -6.827 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.446            -278.416 clock  " "   -2.446            -278.416 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693967006198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.276 " "Worst-case hold slack is -0.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.276              -2.860 clock  " "   -0.276              -2.860 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.229               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "    2.229               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693967006203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693967006210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1693967006219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085             -17.394 clock  " "   -0.085             -17.394 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg  " "    0.475               0.000 conexao_sensor:inst\|dadosPodemSerEnviados_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1693967006226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1693967006226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1693967008411 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1693967008411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5020 " "Peak virtual memory: 5020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1693967008627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 23:23:28 2023 " "Processing ended: Tue Sep 05 23:23:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1693967008627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1693967008627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1693967008627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693967008627 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus II Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1693967009519 ""}
