Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,308
design__instance__area,3022.79
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0000188360227184603
power__switching__total,0.000008668419468449429
power__leakage__total,0.0000016274042309305514
power__total,0.000029131846531527117
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.17838764303975077
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.913974033437032
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.178388
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,19.272932
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7542647830918358
timing__setup__ws__corner:nom_slow_1p08V_125C,9.741375981589837
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.754265
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,18.596508
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25
timing__hold__ws__corner:nom_typ_1p20V_25C,0.38746076888053654
timing__setup__ws__corner:nom_typ_1p20V_25C,10.494732491199539
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.387461
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,19.032248
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25
clock__skew__worst_setup,0.25
timing__hold__ws,0.17838764303975077
timing__setup__ws,9.741375981589837
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.178388
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,18.596508
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,308
design__instance__area__stdcell,3022.79
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.104445
design__instance__utilization__stdcell,0.104445
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,31
design__instance__area__class:inverter,168.739
design__instance__count__class:sequential_cell,6
design__instance__area__class:sequential_cell,283.046
design__instance__count__class:multi_input_combinational_cell,233
design__instance__area__class:multi_input_combinational_cell,2238.97
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,34
design__instance__area__class:timing_repair_buffer,299.376
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5081.11
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,332
route__net__special,2
route__drc_errors__iter:0,121
route__wirelength__iter:0,5718
route__drc_errors__iter:1,43
route__wirelength__iter:1,5710
route__drc_errors__iter:2,64
route__wirelength__iter:2,5737
route__drc_errors__iter:3,9
route__wirelength__iter:3,5713
route__drc_errors__iter:4,0
route__wirelength__iter:4,5703
route__drc_errors,0
route__wirelength,5703
route__vias,1745
route__vias__singlecut,1745
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,113.255
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,218
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,218
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,218
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,218
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000204492
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000241609
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,3.37694E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000241609
design_powergrid__voltage__worst,0.00000241609
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000241609
design_powergrid__drop__worst__net:VPWR,0.00000204492
design_powergrid__voltage__worst__net:VGND,0.00000241609
design_powergrid__drop__worst__net:VGND,0.00000241609
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,3.7300000000000001806115478529546347630230229697190225124359130859375E-7
ir__drop__worst,0.0000020399999999999999500377954875229846720685600303113460540771484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
