Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Lenovo/Desktop/H_B/decoder/tb_Decoder2to4_isim_beh.exe -prj C:/Users/Lenovo/Desktop/H_B/decoder/tb_Decoder2to4_beh.prj work.tb_Decoder2to4 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/decoder/not_gate.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/decoder/and_gate.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/decoder/decoder.vhd" into library work
Parsing VHDL file "C:/Users/Lenovo/Desktop/H_B/decoder/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity not_gate [not_gate_default]
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture structural of entity Decoder2to4 [decoder2to4_default]
Compiling architecture sim of entity tb_decoder2to4
Time Resolution for simulation is 1ps.
Compiled 10 VHDL Units
Built simulation executable C:/Users/Lenovo/Desktop/H_B/decoder/tb_Decoder2to4_isim_beh.exe
Fuse Memory Usage: 34852 KB
Fuse CPU Usage: 451 ms
