# //  ModelSim SE-64 2021.3 Jul 13 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do riscv_pipelined.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 12:30:42 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 12:30:43 on Apr 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 12:30:43 on Apr 09,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_pipelined.sv:574
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:38:51 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 13:38:52 on Apr 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:38:52 on Apr 09,2024, Elapsed time: 1:08:09
# Errors: 2, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 13:38:52 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_pipelined.sv:585
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'funct3M'. The port definition is at: riscv_pipelined.sv(210).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/c File: riscv_pipelined.sv Line: 172
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'funct3M'. The port definition is at: riscv_pipelined.sv(348).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp File: riscv_pipelined.sv Line: 179
# ** Warning: (vsim-3015) [PCDPC] - Port size (101) does not match connection size (70) for port 'd'. The port definition is at: riscv_pipelined.sv(510).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp/regW File: riscv_pipelined.sv Line: 421
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'FromRead'. The port definition is at: riscv_pipelined.sv(626).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp/swr File: riscv_pipelined.sv Line: 427
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:54:40 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 13:54:40 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:54:41 on Apr 09,2024, Elapsed time: 0:15:49
# Errors: 2, Warnings: 4
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 13:54:41 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_pipelined.sv:586
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (101) does not match connection size (70) for port 'd'. The port definition is at: riscv_pipelined.sv(511).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp/regW File: riscv_pipelined.sv Line: 422
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'FromRead'. The port definition is at: riscv_pipelined.sv(627).
#    Time: 0 ns  Iteration: 0  Instance: /testbench/dut/rv32pipe/dp/swr File: riscv_pipelined.sv Line: 428
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 13:57:58 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 13:57:58 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:57:59 on Apr 09,2024, Elapsed time: 0:03:18
# Errors: 2, Warnings: 2
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 13:57:59 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-4301) Memory core inferred for signal 'RAM' width=32, depth=256, type=RAM at location riscv_pipelined.sv:587
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:11:21 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 14:11:21 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:11:21 on Apr 09,2024, Elapsed time: 0:13:22
# Errors: 2, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:11:21 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:47:34 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 14:47:34 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:47:34 on Apr 09,2024, Elapsed time: 0:36:13
# Errors: 2, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:47:35 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:48:07 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 14:48:08 on Apr 09,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:48:08 on Apr 09,2024, Elapsed time: 0:00:33
# Errors: 2, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:48:08 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:48:32 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 14:48:32 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:48:32 on Apr 09,2024, Elapsed time: 0:00:24
# Errors: 2, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:48:32 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:48:55 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 14:48:55 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:48:56 on Apr 09,2024, Elapsed time: 0:00:24
# Errors: 2, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:48:56 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:50:11 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 14:50:11 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:50:12 on Apr 09,2024, Elapsed time: 0:01:16
# Errors: 2, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:50:12 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
do riscv_pipelined.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is brend@LAPTOP-E202R8E9.
# Error 31: Unable to unlink file "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt/__mti.dbg".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer/#64_opt".
# Error 133: Unable to remove directory "C:/Users/brend/OneDrive/Documents/GitHub/Computer-Architecture-Bovenschen-Fox/lab3/hdl/work/_dbcontainer".
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 14:50:39 on Apr 09,2024
# vlog -reportprogress 300 riscv_pipelined.sv 
# -- Compiling module testbench
# -- Compiling module top
# -- Compiling module riscv
# -- Compiling module controller
# -- Compiling module maindec
# -- Compiling module aludec
# -- Compiling module datapath
# -- Compiling module hazard
# -- Compiling module regfile
# -- Compiling module adder
# -- Compiling module extend
# -- Compiling module flopr
# -- Compiling module flopenr
# -- Compiling module flopenrc
# -- Compiling module floprc
# -- Compiling module mux2
# -- Compiling module mux3
# -- Compiling module imem
# -- Compiling module dmem
# -- Compiling module subwordwrite
# -- Compiling module subwordread
# -- Compiling module alu
# 
# Top level modules:
# 	testbench
# End time: 14:50:39 on Apr 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:50:39 on Apr 09,2024, Elapsed time: 0:00:27
# Errors: 2, Warnings: 0
# vsim -debugdb -voptargs="+acc" work.testbench 
# Start time: 14:50:39 on Apr 09,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.top(fast)
# Loading work.riscv(fast)
# Loading work.controller(fast)
# Loading work.maindec(fast)
# Loading work.aludec(fast)
# Loading work.floprc(fast)
# Loading work.flopr(fast)
# Loading work.flopr(fast__1)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.adder(fast)
# Loading work.flopenrc(fast)
# Loading work.regfile(fast)
# Loading work.extend(fast)
# Loading work.floprc(fast__1)
# Loading work.mux3(fast)
# Loading work.alu(fast)
# Loading work.flopr(fast__2)
# Loading work.subwordwrite(fast)
# Loading work.subwordread(fast)
# Loading work.hazard(fast)
# Loading work.imem(fast)
# Loading work.dmem(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ** Error: (vsim-8357) Internal debugDB error id:ct1  ret:1 table context_tbl already exists
# Debug data file does not match loaded design.
# Debug data file does not match loaded design.
# ** Error: Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
# Error in macro ./riscv_pipelined.do line 88
# Could not open the database because of the following problem accessing the required debug information:
# Debug data file does not match loaded design.
#     while executing
# "add schematic -full sim:/testbench/dut/rv32pipe"
# End time: 14:58:54 on Apr 09,2024, Elapsed time: 0:08:15
# Errors: 2, Warnings: 0
