# VHDL Projects
VHDL component implementation of logic untis

# Lab 1:
- Implemented 4-1 Multiplexer
- Implemented 2-1 Multiplexer and Adder for 1-Bit ALU
- Implemented 8-Bit ALU

# Lab 2:
- Implemented ALU logic for Optimized division
- Implemented DivRegister logic for Division
- Implemented Control logic for Division
- Implemented Division logic using ALU, DivRegister, and Control for Optimized Division
