{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548892588688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548892588703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 18:56:28 2019 " "Processing started: Wed Jan 30 18:56:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548892588703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892588703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile -c RegisterFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892588703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548892589563 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1548892589563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/d_flip_flop.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548892620579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548892620579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548892620594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8_1_bit_16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8_1_bit_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8_1_bit_16 " "Found entity 1: mux_8_1_bit_16" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548892620594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3_8 " "Found entity 1: decoder_3_8" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548892620594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile " "Elaborating entity \"RegisterFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548892620642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3_8 decoder_3_8:decoder " "Elaborating entity \"decoder_3_8\" for hierarchy \"decoder_3_8:decoder\"" {  } { { "RegisterFile.v" "decoder" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out decoder_3_8.v(15) " "Verilog HDL Always Construct warning at decoder_3_8.v(15): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 "|RegisterFile|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] decoder_3_8.v(15) " "Inferred latch for \"out\[0\]\" at decoder_3_8.v(15)" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 "|RegisterFile|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] decoder_3_8.v(15) " "Inferred latch for \"out\[1\]\" at decoder_3_8.v(15)" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 "|RegisterFile|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] decoder_3_8.v(15) " "Inferred latch for \"out\[2\]\" at decoder_3_8.v(15)" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 "|RegisterFile|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] decoder_3_8.v(15) " "Inferred latch for \"out\[3\]\" at decoder_3_8.v(15)" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 "|RegisterFile|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] decoder_3_8.v(15) " "Inferred latch for \"out\[4\]\" at decoder_3_8.v(15)" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 "|RegisterFile|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] decoder_3_8.v(15) " "Inferred latch for \"out\[5\]\" at decoder_3_8.v(15)" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 "|RegisterFile|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] decoder_3_8.v(15) " "Inferred latch for \"out\[6\]\" at decoder_3_8.v(15)" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 "|RegisterFile|decoder_3_8:decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] decoder_3_8.v(15) " "Inferred latch for \"out\[7\]\" at decoder_3_8.v(15)" {  } { { "decoder_3_8.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/decoder_3_8.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620673 "|RegisterFile|decoder_3_8:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:r0 " "Elaborating entity \"Register\" for hierarchy \"Register:r0\"" {  } { { "RegisterFile.v" "r0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548892620688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop Register:r0\|d_flip_flop:ff_0 " "Elaborating entity \"d_flip_flop\" for hierarchy \"Register:r0\|d_flip_flop:ff_0\"" {  } { { "Register.v" "ff_0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/Register.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548892620688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8_1_bit_16 mux_8_1_bit_16:mux0 " "Elaborating entity \"mux_8_1_bit_16\" for hierarchy \"mux_8_1_bit_16:mux0\"" {  } { { "RegisterFile.v" "mux0" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/RegisterFile.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548892620735 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux_8_1_bit_16.v(23) " "Verilog HDL Always Construct warning at mux_8_1_bit_16.v(23): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1548892620751 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[0\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620751 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[1\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620751 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[2\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620751 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[3\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620751 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[4\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[5\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[6\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[7\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[8\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[9\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[10\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[11\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[12\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[13\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[14\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux_8_1_bit_16.v(23) " "Inferred latch for \"out\[15\]\" at mux_8_1_bit_16.v(23)" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892620766 "|RegisterFile|mux_8_1_bit_16:mux0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[0\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[0\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[1\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[1\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[2\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[2\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[3\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[3\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[4\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[4\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[5\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[5\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[6\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[6\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[7\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[7\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[8\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[8\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[9\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[9\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[10\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[10\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[11\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[11\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[12\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[12\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[13\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[13\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[14\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[14\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux0\|out\[15\] " "LATCH primitive \"mux_8_1_bit_16:mux0\|out\[15\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[0\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[0\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[1\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[1\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[2\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[2\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[3\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[3\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[4\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[4\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[5\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[5\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[6\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[6\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[7\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[7\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[8\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[8\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[9\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[9\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[10\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[10\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[11\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[11\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[12\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[12\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[13\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[13\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[14\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[14\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_8_1_bit_16:mux1\|out\[15\] " "LATCH primitive \"mux_8_1_bit_16:mux1\|out\[15\]\" is permanently enabled" {  } { { "mux_8_1_bit_16.v" "" { Text "C:/Users/USER1/Digital Logic/LC-3/Register File/mux_8_1_bit_16.v" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1548892621375 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548892622203 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548892623376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548892623376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548892623594 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548892623594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "296 " "Implemented 296 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548892623594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548892623594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548892623672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 18:57:03 2019 " "Processing ended: Wed Jan 30 18:57:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548892623672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548892623672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548892623672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548892623672 ""}
