Synthesis
1. [Synth 8-3917] design CTRDIV16_top has port dp driven by constant 1
解读：小数点信号一直为高电平，确实，但为了7段数码显示管代码的完整性和可移植性，我还是坚持加了dp信号

2. [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
解读：查了知乎，这个好像是vivado自己的问题，无伤大雅，不用管



Implementation
1.Place Design
[Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer

！！！！！！！！！！！！！！！！！！！！！！！！
！问题：这个确实不知道是为啥，求助教解答qwqqq ！
！！！！！！！！！！！！！！！！！！！！！！！！

2.Route Design
[Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate

[Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
解读：这两条应该都算提醒我没有创建时钟信号，这应该是因为我的时钟信号是从Basys3里获取的，无须创建。所以也不用理会



Write Bitstream
DRC
Pin Planning
1.[DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.


！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！!
！问题：这个我也不知道是为啥qwqqq，为什么这个计数器要设置高低电平范围？ ！
！    它给出的set_property语句Basys3的手册里好像也没有呀...           ！
！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！！