#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 11 15:09:13 2018
# Process ID: 8660
# Current directory: C:/Users/Owen/Documents/GitHub/CompArch/assignment_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15096 C:\Users\Owen\Documents\GitHub\CompArch\assignment_2\assignment_2.xpr
# Log file: C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/vivado.log
# Journal file: C:/Users/Owen/Documents/GitHub/CompArch/assignment_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.xpr
INFO: [Project 1-313] Project file moved from 'U:/CS2022/CompArch/assignment_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:01:12 . Memory (MB): peak = 781.602 ; gain = 69.660
update_compile_order -fileset sources_1
set_property top shifter_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shifter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Shifter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 820.094 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '28' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shifter_tb_behav xil_defaultlib.shifter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 13 elements ; expected 16 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit shifter_tb in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 820.094 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 820.094 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shifter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 858.418 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shifter_tb_behav xil_defaultlib.shifter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 13 elements ; expected 16 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd:47]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit shifter_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 858.418 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: entirety
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 939.117 ; gain = 80.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder3to8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:32' bound to instance 'dc' of component 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:129]
INFO: [Synth 8-638] synthesizing module 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'decoder3to8' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'aMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'ma' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'ma' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:27]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mb' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:28]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'mux4' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'mb' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:69]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mux8' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'BMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:132]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:133]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:134]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:135]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:136]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:137]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:138]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:139]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'busMX' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'entirety' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 991.324 ; gain = 132.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 991.324 ; gain = 132.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:01:49 . Memory (MB): peak = 1309.629 ; gain = 451.211
122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:01:49 . Memory (MB): peak = 1309.629 ; gain = 451.211
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj shifter_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1309.629 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '17' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shifter_tb_behav xil_defaultlib.shifter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux4_1bit [mux4_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.shifter_tb
Built simulation snapshot shifter_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim/xsim.dir/shifter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 52.277 ; gain = 0.551
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 11 15:21:10 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 1309.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shifter_tb_behav -key {Behavioral:sim_1:Functional:shifter_tb} -tclbatch {shifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source shifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1317.258 ; gain = 7.629
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:01:40 . Memory (MB): peak = 1317.258 ; gain = 7.629
restart
INFO: [Simtcl 6-17] Simulation restarted
run 60 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1324.363 ; gain = 0.000
set_property top Logic_Unit_Tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Logic_Unit_Tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Logic_Unit_Tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicUnit16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicUnitSlice
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Logic_Unit_Tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Logic_Unit_Tb_behav xil_defaultlib.Logic_Unit_Tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux4_1bit [mux4_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicUnitSlice [logicunitslice_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicUnit16bit [logicunit16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.logic_unit_tb
Built simulation snapshot Logic_Unit_Tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim/xsim.dir/Logic_Unit_Tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 52.188 ; gain = 1.230
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 11 15:32:21 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1330.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Logic_Unit_Tb_behav -key {Behavioral:sim_1:Functional:Logic_Unit_Tb} -tclbatch {Logic_Unit_Tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Logic_Unit_Tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1330.609 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Logic_Unit_Tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 1330.609 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1331.762 ; gain = 0.000
open_project C:/Users/Owen/OneDrive/Documents/CS2022/CompArch/assignment_2/assignment_2.xpr
ERROR: [Common 17-48] File not found: C:/Users/Owen/OneDrive/Documents/CS2022/CompArch/assignment_2/assignment_2.xpr
open_project C:/Users/Owen/OneDrive/CS2022/Assignment1mergeme/CS2022/assignment_2/assignment_2.xpr
ERROR: [Common 17-48] File not found: C:/Users/Owen/OneDrive/CS2022/Assignment1mergeme/CS2022/assignment_2/assignment_2.xpr
set_property top entirety_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'entirety_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj entirety_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B_input_Logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RippleCarryAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ZeroDetect
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder3to8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity entirety
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity function_Unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity entirety_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 094b232cd96b42d18f0c477262339d14 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot entirety_tb_behav xil_defaultlib.entirety_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder3to8 [decoder3to8_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4 [mux4_default]
Compiling architecture behavioral of entity xil_defaultlib.mux8 [mux8_default]
Compiling architecture behavioral of entity xil_defaultlib.reg16 [reg16_default]
Compiling architecture behavioral of entity xil_defaultlib.regfile [regfile_default]
Compiling architecture behavioral of entity xil_defaultlib.mux4_1bit [mux4_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicUnitSlice [logicunitslice_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicUnit16bit [logicunit16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.B_input_Logic [b_input_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryAdder [ripplecarryadder_default]
Compiling architecture behavioral of entity xil_defaultlib.ArithmeticUnit16bit [arithmeticunit16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.Shifter [shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.ZeroDetect [zerodetect_default]
Compiling architecture behavioral of entity xil_defaultlib.function_Unit [function_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.entirety [entirety_default]
Compiling architecture behavioral of entity xil_defaultlib.entirety_tb
Built simulation snapshot entirety_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim/xsim.dir/entirety_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim/xsim.dir/entirety_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 12 00:11:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 12 00:11:19 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1331.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "entirety_tb_behav -key {Behavioral:sim_1:Functional:entirety_tb} -tclbatch {entirety_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source entirety_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1336.637 ; gain = 4.875
INFO: [USF-XSim-96] XSim completed. Design snapshot 'entirety_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1336.637 ; gain = 4.875
create_project assignment_3 C:/Users/Owen/Documents/GitHub/CompArch/assignment_3 -part xc7k70tfbg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1350.641 ; gain = 5.164
add_files -norecurse {C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd {C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd} C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/reg16_tb.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/entirety.vhd
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/RCA_tb.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/au_tb.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/RCA_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/RCA_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_project assignment_2
current_project assignment_3
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/reg16_tb.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/function_Unit.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/ALU.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/Shifter.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/ZeroDetect.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/reg16_tb.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/LogicUnit16bit.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/ArithmeticUnit16bit.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd] -no_script -reset -force -quiet
remove_files  {{C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/B input Logic.vhd} C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/LogicUnitSlice.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/RippleCarryAdder.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd] -no_script -reset -force -quiet
remove_files  {C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/FullAdder.vhd}
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd
current_project assignment_2
current_project assignment_3
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd
current_project assignment_2
current_project assignment_3
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse {C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd}
WARNING: [filemgmt 56-12] File 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse {C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd}
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse {{C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd}}
current_project assignment_2
current_project assignment_3
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
add_files -norecurse C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd
update_compile_order -fileset sources_1
set_property target_language VHDL [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/RCA_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/RCA_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/RCA_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/RCA_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/Logic_Unit_Tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/enirety_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/RCA_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/shifter_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property simulator_language VHDL [current_project]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: entirety
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1561.535 ; gain = 27.109
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder3to8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:32' bound to instance 'dc' of component 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:129]
INFO: [Synth 8-638] synthesizing module 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'decoder3to8' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'aMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:131]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'ma' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'ma' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:27]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mb' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:28]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'mux4' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'mb' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:69]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mux8' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'BMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:132]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:133]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:134]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:135]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:136]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:137]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:138]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:139]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'busMX' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'entirety' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.250 ; gain = 68.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1603.250 ; gain = 68.824
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.398 ; gain = 201.973
121 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1736.398 ; gain = 201.973
current_project assignment_2
current_project assignment_3
current_project assignment_2
current_project assignment_3
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1736.398 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] re8 is not declared [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:130]
ERROR: [Synth 8-1031] re8 is not declared [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:143]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1755.914 ; gain = 19.516
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1755.992 ; gain = 19.594
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
current_project assignment_2
current_project assignment_3
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1756.742 ; gain = 0.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder3to8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:32' bound to instance 'dc' of component 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:132]
INFO: [Synth 8-638] synthesizing module 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'decoder3to8' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'aMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:134]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'ma' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'ma' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:27]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mb' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:28]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'mux4' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'mb' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:69]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mux8' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'BMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:135]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:136]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:137]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:138]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:139]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:140]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:141]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:142]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:143]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:144]
WARNING: [Synth 8-3848] Net dc8 in module/entity regfile does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'busMX' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'entirety' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1760.695 ; gain = 4.680
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1760.695 ; gain = 4.680
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1795.801 ; gain = 39.785
file mkdir C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/demux2.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/demux2.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/demux2_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/demux2_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ALU_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ArithmeticUnit16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B_input_Logic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FullAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicUnit16bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LogicUnitSlice
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RippleCarryAdder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sim_1/new/ALU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b366aa0ccd73437cbbaeac43a8250b32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux4_1bit [mux4_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicUnitSlice [logicunitslice_default]
Compiling architecture behavioral of entity xil_defaultlib.LogicUnit16bit [logicunit16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.B_input_Logic [b_input_logic_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder [fulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryAdder [ripplecarryadder_default]
Compiling architecture behavioral of entity xil_defaultlib.ArithmeticUnit16bit [arithmeticunit16bit_default]
Compiling architecture behavioral of entity xil_defaultlib.mux2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.alu_tb
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1795.801 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top demux2_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'demux2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj demux2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/demux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/demux2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b366aa0ccd73437cbbaeac43a8250b32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot demux2_tb_behav xil_defaultlib.demux2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.demux2 [demux2_default]
Compiling architecture behavioral of entity xil_defaultlib.demux2_tb
Built simulation snapshot demux2_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim/xsim.dir/demux2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim/xsim.dir/demux2_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 12 00:51:44 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 12 00:51:44 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1795.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "demux2_tb_behav -key {Behavioral:sim_1:Functional:demux2_tb} -tclbatch {demux2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source demux2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1795.801 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'demux2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.801 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1795.801 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'demux2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj demux2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/demux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity demux2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b366aa0ccd73437cbbaeac43a8250b32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot demux2_tb_behav xil_defaultlib.demux2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.demux2 [demux2_default]
Compiling architecture behavioral of entity xil_defaultlib.demux2_tb
Built simulation snapshot demux2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1795.801 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder1to2.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder1to2.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/decoder1to2_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/decoder1to2_tb.vhd
update_compile_order -fileset sim_1
set_property top decoder1to2_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder1to2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decoder1to2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder1to2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder1to2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/decoder1to2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder1to2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b366aa0ccd73437cbbaeac43a8250b32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder1to2_tb_behav xil_defaultlib.decoder1to2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder1to2 [decoder1to2_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder1to2_tb
Built simulation snapshot decoder1to2_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim/xsim.dir/decoder1to2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim/xsim.dir/decoder1to2_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr 12 01:03:52 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 12 01:03:52 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1795.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder1to2_tb_behav -key {Behavioral:sim_1:Functional:decoder1to2_tb} -tclbatch {decoder1to2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source decoder1to2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder1to2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.801 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_5
run 200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1795.801 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'entirety' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder3to8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:32' bound to instance 'dc' of component 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:132]
INFO: [Synth 8-638] synthesizing module 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'decoder3to8' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'aMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:134]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'ma' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'ma' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:27]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mb' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:28]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'mux4' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'mb' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:69]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mux8' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'BMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:135]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:136]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:137]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:138]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:139]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:140]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:141]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:142]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:143]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:144]
WARNING: [Synth 8-3848] Net dc8 in module/entity regfile does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ALU' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'busMX' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'entirety' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1795.883 ; gain = 0.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1795.883 ; gain = 0.082
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1859.102 ; gain = 63.301
set_property top decoder1to2 [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder1to2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/demux2_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/decoder1to2_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/demux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder1to2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/demux2_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/decoder1to2_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/demux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder1to2.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/demux2_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/decoder1to2_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/demux2.vhd:]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'decoder1to2' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.102 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'decoder1to2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder1to2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'decoder1to2' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder1to2.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1859.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.102 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder1to2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decoder1to2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder1to2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder1to2
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b366aa0ccd73437cbbaeac43a8250b32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder1to2_tb_behav xil_defaultlib.decoder1to2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <sel> does not exist in entity <decoder1to2>.  Please compare the definition of block <decoder1to2> to its component declaration and its instantion to detect the mismatch. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/decoder1to2_tb.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit decoder1to2_tb in library work failed.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder1to2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj decoder1to2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sim_1/new/decoder1to2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder1to2_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b366aa0ccd73437cbbaeac43a8250b32 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder1to2_tb_behav xil_defaultlib.decoder1to2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.decoder1to2 [decoder1to2_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder1to2_tb
Built simulation snapshot decoder1to2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder1to2_tb_behav -key {Behavioral:sim_1:Functional:decoder1to2_tb} -tclbatch {decoder1to2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source decoder1to2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder1to2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.102 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 ns
current_project assignment_2
current_sim simulation_3
current_project assignment_3
set_property top regfile [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder3to8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:32' bound to instance 'dc' of component 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:132]
INFO: [Synth 8-638] synthesizing module 'decoder3to8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'decoder3to8' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/decoder3to8.vhd:39]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'aMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:134]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'ma' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'ma' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:27]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mb' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:28]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'mux4' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'mb' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:69]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mux8' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
ERROR: [Synth 8-549] port width mismatch for port 'S': port width = 3, actual width = 4 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:134]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'BMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:135]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:136]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:137]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:138]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:139]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:140]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:141]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:142]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:143]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:144]
ERROR: [Synth 8-285] failed synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1859.102 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
update_compile_order -fileset sources_1
current_project assignment_2
update_compile_order -fileset sources_1
current_project assignment_3
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near aMux [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:147]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.102 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
current_project assignment_2
current_project assignment_3
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:144]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'aMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:145]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'ma' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:68]
INFO: [Synth 8-638] synthesizing module 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'ma' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:27]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mb' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:28]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'mux4' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:14]
INFO: [Synth 8-3491] module 'mux4' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux4.vhd:5' bound to instance 'mb' of component 'mux4' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:69]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mc' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'mux8' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:47]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux8.vhd:34' bound to instance 'BMux' of component 'mux8' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:146]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:147]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:148]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:149]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:150]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'regfile' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1859.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1902.805 ; gain = 43.703
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd
update_compile_order -fileset sources_1
current_project assignment_2
current_project assignment_3
update_compile_order -fileset sources_1
current_project assignment_2
update_compile_order -fileset sources_1
current_project assignment_3
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1902.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1902.805 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1902.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1913.324 ; gain = 10.520
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/entirety.vhd]
set_property top datapath [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1913.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
ERROR: [Synth 8-549] port width mismatch for port 'dst': port width = 4, actual width = 3 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
ERROR: [Synth 8-549] port width mismatch for port 'Asrc': port width = 4, actual width = 3 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
ERROR: [Synth 8-549] port width mismatch for port 'Bsrc': port width = 4, actual width = 3 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'busMX' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
ERROR: [Synth 8-285] failed synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.324 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.324 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1913.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'busMX' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.324 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1913.324 ; gain = 0.000
current_project assignment_2
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project assignment_3
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1913.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.324 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1913.324 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1929.684 ; gain = 16.359
set_property top Microprocessor [current_fileset]
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1929.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3848] Net dest in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:68]
WARNING: [Synth 8-3848] Net sata in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:69]
WARNING: [Synth 8-3848] Net sbtb in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:70]
WARNING: [Synth 8-3848] Net MBSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:71]
WARNING: [Synth 8-3848] Net MDSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:72]
WARNING: [Synth 8-3848] Net RW in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:73]
WARNING: [Synth 8-3848] Net clk in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:74]
WARNING: [Synth 8-3848] Net fs in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:75]
WARNING: [Synth 8-3848] Net dataFromMem in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:76]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:77]
WARNING: [Synth 8-3848] Net MMSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:81]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:83]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1929.684 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:mBSelect to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:mDSelect to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:RW to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:clock to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:data[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:85]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
WARNING: [Synth 8-3295] tying undriven pin MUXM:S to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:86]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1929.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1933.402 ; gain = 3.719
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1933.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:34' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:41]
ERROR: [Synth 8-549] port width mismatch for port 'AddressIn': port width = 1, actual width = 16 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1933.402 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1933.402 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1933.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:34' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:41]
WARNING: [Synth 8-3848] Net dest in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:75]
WARNING: [Synth 8-3848] Net sata in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:76]
WARNING: [Synth 8-3848] Net sbtb in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:77]
WARNING: [Synth 8-3848] Net MBSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:78]
WARNING: [Synth 8-3848] Net MDSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:79]
WARNING: [Synth 8-3848] Net RW in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:80]
WARNING: [Synth 8-3848] Net clk in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:81]
WARNING: [Synth 8-3848] Net fs in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:82]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:84]
WARNING: [Synth 8-3848] Net MMSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:88]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:90]
WARNING: [Synth 8-3848] Net MW in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1933.402 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:mBSelect to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:mDSelect to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:RW to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:clock to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:S to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1933.402 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1938.664 ; gain = 5.262
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1938.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-637] synthesizing blackbox instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
WARNING: [Synth 8-3848] Net dest in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:75]
WARNING: [Synth 8-3848] Net sata in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:76]
WARNING: [Synth 8-3848] Net sbtb in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:77]
WARNING: [Synth 8-3848] Net MBSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:78]
WARNING: [Synth 8-3848] Net MDSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:79]
WARNING: [Synth 8-3848] Net RW in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:80]
WARNING: [Synth 8-3848] Net clk in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:81]
WARNING: [Synth 8-3848] Net fs in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:82]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:84]
WARNING: [Synth 8-3848] Net MMSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:88]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:90]
WARNING: [Synth 8-3848] Net MW in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1938.664 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:mBSelect to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:mDSelect to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:RW to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:clock to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:S to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1938.664 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1943.195 ; gain = 4.531
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:49]
ERROR: [Synth 8-285] failed synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.195 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:49]
ERROR: [Synth 8-285] failed synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.195 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:49]
ERROR: [Synth 8-285] failed synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.195 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:49]
ERROR: [Synth 8-285] failed synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.195 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.195 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.195 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-421] mismatched array sizes in rhs and lhs of assignment [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
ERROR: [Synth 8-285] failed synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.195 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-3848] Net dest in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:75]
WARNING: [Synth 8-3848] Net sata in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:76]
WARNING: [Synth 8-3848] Net sbtb in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:77]
WARNING: [Synth 8-3848] Net MBSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:78]
WARNING: [Synth 8-3848] Net MDSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:79]
WARNING: [Synth 8-3848] Net RW in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:80]
WARNING: [Synth 8-3848] Net clk in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:81]
WARNING: [Synth 8-3848] Net fs in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:82]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:84]
WARNING: [Synth 8-3848] Net MMSel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:88]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:90]
WARNING: [Synth 8-3848] Net MW in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:mBSelect to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:mDSelect to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:RW to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:clock to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:93]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin MUXM:S to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:94]
WARNING: [Synth 8-3295] tying undriven pin mem:MW to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:95]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1943.195 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1985.680 ; gain = 42.484
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2053.309 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
ERROR: [Synth 8-549] port width mismatch for port 'NA': port width = 1, actual width = 8 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:77]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2067.918 ; gain = 14.609
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.945 ; gain = 14.637
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2068.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:120]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net clk in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:100]
WARNING: [Synth 8-3848] Net fs in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:101]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:103]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:109]
WARNING: [Synth 8-3848] Net CARtoCM in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:38]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.180 ; gain = 2.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:clock to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:117]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2070.180 ; gain = 2.113
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2164.141 ; gain = 96.074
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2164.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:121]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net fsel in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:102]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:104]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:110]
WARNING: [Synth 8-3848] Net CARtoCM in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2164.141 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:fs[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2164.141 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2167.891 ; gain = 3.750
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:121]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
ERROR: [Synth 8-547] port direction mismatch for port 'FS' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:121]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.891 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.891 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: Microprocessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Common 17-344] 'source' was cancelled
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.891 ; gain = 0.000
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbg484-2
Top: Microprocessor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:121]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:104]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:110]
WARNING: [Synth 8-3848] Net CARtoCM in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.891 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2167.891 ; gain = 0.000
124 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2167.891 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:120]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:121]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net NA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:36]
WARNING: [Synth 8-3848] Net MS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:37]
WARNING: [Synth 8-3848] Net MC in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:38]
WARNING: [Synth 8-3848] Net IL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:39]
WARNING: [Synth 8-3848] Net PI in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:40]
WARNING: [Synth 8-3848] Net PL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:41]
WARNING: [Synth 8-3848] Net TD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:42]
WARNING: [Synth 8-3848] Net TA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:43]
WARNING: [Synth 8-3848] Net TB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:44]
WARNING: [Synth 8-3848] Net MB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:45]
WARNING: [Synth 8-3848] Net FS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:46]
WARNING: [Synth 8-3848] Net MD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:47]
WARNING: [Synth 8-3848] Net RW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:48]
WARNING: [Synth 8-3848] Net MM in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:49]
WARNING: [Synth 8-3848] Net MW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:104]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:110]
WARNING: [Synth 8-3848] Net CARtoCM in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[7]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[6]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[5]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MC
WARNING: [Synth 8-3331] design ControlMem has unconnected port IL
WARNING: [Synth 8-3331] design ControlMem has unconnected port PI
WARNING: [Synth 8-3331] design ControlMem has unconnected port PL
WARNING: [Synth 8-3331] design ControlMem has unconnected port TD
WARNING: [Synth 8-3331] design ControlMem has unconnected port TA
WARNING: [Synth 8-3331] design ControlMem has unconnected port TB
WARNING: [Synth 8-3331] design ControlMem has unconnected port MB
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MD
WARNING: [Synth 8-3331] design ControlMem has unconnected port RW
WARNING: [Synth 8-3331] design ControlMem has unconnected port MM
WARNING: [Synth 8-3331] design ControlMem has unconnected port MW
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[7]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[6]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[5]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[0]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.891 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2167.891 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2175.270 ; gain = 7.379
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2175.270 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] notz is not declared [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
ERROR: [Synth 8-1031] notc is not declared [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
ERROR: [Synth 8-2029] formal s has no actual or default value [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
INFO: [Synth 8-994] s is declared here [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:105]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.270 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2175.270 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2175.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:137]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:138]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net NA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:36]
WARNING: [Synth 8-3848] Net MS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:37]
WARNING: [Synth 8-3848] Net MC in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:38]
WARNING: [Synth 8-3848] Net IL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:39]
WARNING: [Synth 8-3848] Net PI in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:40]
WARNING: [Synth 8-3848] Net PL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:41]
WARNING: [Synth 8-3848] Net TD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:42]
WARNING: [Synth 8-3848] Net TA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:43]
WARNING: [Synth 8-3848] Net TB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:44]
WARNING: [Synth 8-3848] Net MB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:45]
WARNING: [Synth 8-3848] Net FS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:46]
WARNING: [Synth 8-3848] Net MD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:47]
WARNING: [Synth 8-3848] Net RW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:48]
WARNING: [Synth 8-3848] Net MM in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:49]
WARNING: [Synth 8-3848] Net MW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-3491] module 'mux8_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:34' bound to instance 'MUXS' of component 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:139]
INFO: [Synth 8-638] synthesizing module 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mux8_1bit' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:118]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:124]
WARNING: [Synth 8-3848] Net CARtoCM in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (21#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[7]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[6]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[5]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MC
WARNING: [Synth 8-3331] design ControlMem has unconnected port IL
WARNING: [Synth 8-3331] design ControlMem has unconnected port PI
WARNING: [Synth 8-3331] design ControlMem has unconnected port PL
WARNING: [Synth 8-3331] design ControlMem has unconnected port TD
WARNING: [Synth 8-3331] design ControlMem has unconnected port TA
WARNING: [Synth 8-3331] design ControlMem has unconnected port TB
WARNING: [Synth 8-3331] design ControlMem has unconnected port MB
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MD
WARNING: [Synth 8-3331] design ControlMem has unconnected port RW
WARNING: [Synth 8-3331] design ControlMem has unconnected port MM
WARNING: [Synth 8-3331] design ControlMem has unconnected port MW
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[7]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[6]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[5]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[0]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2175.270 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:135]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:136]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2175.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2186.656 ; gain = 11.387
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2186.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net NA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:36]
WARNING: [Synth 8-3848] Net MS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:37]
WARNING: [Synth 8-3848] Net MC in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:38]
WARNING: [Synth 8-3848] Net IL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:39]
WARNING: [Synth 8-3848] Net PI in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:40]
WARNING: [Synth 8-3848] Net PL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:41]
WARNING: [Synth 8-3848] Net TD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:42]
WARNING: [Synth 8-3848] Net TA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:43]
WARNING: [Synth 8-3848] Net TB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:44]
WARNING: [Synth 8-3848] Net MB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:45]
WARNING: [Synth 8-3848] Net FS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:46]
WARNING: [Synth 8-3848] Net MD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:47]
WARNING: [Synth 8-3848] Net RW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:48]
WARNING: [Synth 8-3848] Net MM in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:49]
WARNING: [Synth 8-3848] Net MW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-3491] module 'mux8_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:34' bound to instance 'MUXS' of component 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mux8_1bit' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-637] synthesizing blackbox instance 'MUXC' of component 'mux2_8bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
ERROR: [Synth 8-549] port width mismatch for port 'A': port width = 9, actual width = 8 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
ERROR: [Synth 8-549] port width mismatch for port 'B': port width = 9, actual width = 8 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
ERROR: [Synth 8-549] port width mismatch for port 'Z': port width = 9, actual width = 8 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.656 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.656 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2186.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net NA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:36]
WARNING: [Synth 8-3848] Net MS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:37]
WARNING: [Synth 8-3848] Net MC in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:38]
WARNING: [Synth 8-3848] Net IL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:39]
WARNING: [Synth 8-3848] Net PI in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:40]
WARNING: [Synth 8-3848] Net PL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:41]
WARNING: [Synth 8-3848] Net TD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:42]
WARNING: [Synth 8-3848] Net TA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:43]
WARNING: [Synth 8-3848] Net TB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:44]
WARNING: [Synth 8-3848] Net MB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:45]
WARNING: [Synth 8-3848] Net FS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:46]
WARNING: [Synth 8-3848] Net MD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:47]
WARNING: [Synth 8-3848] Net RW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:48]
WARNING: [Synth 8-3848] Net MM in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:49]
WARNING: [Synth 8-3848] Net MW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-3491] module 'mux8_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:34' bound to instance 'MUXS' of component 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mux8_1bit' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-637] synthesizing blackbox instance 'MUXC' of component 'mux2_8bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
ERROR: [Synth 8-549] port width mismatch for port 'A': port width = 9, actual width = 8 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
ERROR: [Synth 8-549] port width mismatch for port 'B': port width = 9, actual width = 8 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
ERROR: [Synth 8-549] port width mismatch for port 'Z': port width = 9, actual width = 8 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
ERROR: [Synth 8-285] failed synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2186.656 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.656 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2186.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net NA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:36]
WARNING: [Synth 8-3848] Net MS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:37]
WARNING: [Synth 8-3848] Net MC in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:38]
WARNING: [Synth 8-3848] Net IL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:39]
WARNING: [Synth 8-3848] Net PI in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:40]
WARNING: [Synth 8-3848] Net PL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:41]
WARNING: [Synth 8-3848] Net TD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:42]
WARNING: [Synth 8-3848] Net TA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:43]
WARNING: [Synth 8-3848] Net TB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:44]
WARNING: [Synth 8-3848] Net MB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:45]
WARNING: [Synth 8-3848] Net FS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:46]
WARNING: [Synth 8-3848] Net MD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:47]
WARNING: [Synth 8-3848] Net RW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:48]
WARNING: [Synth 8-3848] Net MM in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:49]
WARNING: [Synth 8-3848] Net MW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-3491] module 'mux8_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:34' bound to instance 'MUXS' of component 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mux8_1bit' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-637] synthesizing blackbox instance 'MUXC' of component 'mux2_8bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:125]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:131]
WARNING: [Synth 8-3848] Net CARtoCM in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:133]
WARNING: [Synth 8-3848] Net IRtoMUXC in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (21#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[7]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[6]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[5]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MC
WARNING: [Synth 8-3331] design ControlMem has unconnected port IL
WARNING: [Synth 8-3331] design ControlMem has unconnected port PI
WARNING: [Synth 8-3331] design ControlMem has unconnected port PL
WARNING: [Synth 8-3331] design ControlMem has unconnected port TD
WARNING: [Synth 8-3331] design ControlMem has unconnected port TA
WARNING: [Synth 8-3331] design ControlMem has unconnected port TB
WARNING: [Synth 8-3331] design ControlMem has unconnected port MB
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MD
WARNING: [Synth 8-3331] design ControlMem has unconnected port RW
WARNING: [Synth 8-3331] design ControlMem has unconnected port MM
WARNING: [Synth 8-3331] design ControlMem has unconnected port MW
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[7]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[6]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[5]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[0]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.656 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2186.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2193.961 ; gain = 7.305
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2193.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:34' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
WARNING: [Synth 8-3848] Net NA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:36]
WARNING: [Synth 8-3848] Net MS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:37]
WARNING: [Synth 8-3848] Net MC in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:38]
WARNING: [Synth 8-3848] Net IL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:39]
WARNING: [Synth 8-3848] Net PI in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:40]
WARNING: [Synth 8-3848] Net PL in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:41]
WARNING: [Synth 8-3848] Net TD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:42]
WARNING: [Synth 8-3848] Net TA in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:43]
WARNING: [Synth 8-3848] Net TB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:44]
WARNING: [Synth 8-3848] Net MB in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:45]
WARNING: [Synth 8-3848] Net FS in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:46]
WARNING: [Synth 8-3848] Net MD in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:47]
WARNING: [Synth 8-3848] Net RW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:48]
WARNING: [Synth 8-3848] Net MM in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:49]
WARNING: [Synth 8-3848] Net MW in module/entity ControlMem does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
INFO: [Synth 8-3491] module 'mux8_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:34' bound to instance 'MUXS' of component 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mux8_1bit' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-3491] module 'mux2_8bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:34' bound to instance 'MUXC' of component 'mux2_8bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
INFO: [Synth 8-638] synthesizing module 'mux2_8bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2_8bit' (21#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:41]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:125]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:131]
WARNING: [Synth 8-3848] Net CARtoCM in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:133]
WARNING: [Synth 8-3848] Net IRtoMUXC in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (22#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[7]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[6]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[5]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port NA[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MS[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MC
WARNING: [Synth 8-3331] design ControlMem has unconnected port IL
WARNING: [Synth 8-3331] design ControlMem has unconnected port PI
WARNING: [Synth 8-3331] design ControlMem has unconnected port PL
WARNING: [Synth 8-3331] design ControlMem has unconnected port TD
WARNING: [Synth 8-3331] design ControlMem has unconnected port TA
WARNING: [Synth 8-3331] design ControlMem has unconnected port TB
WARNING: [Synth 8-3331] design ControlMem has unconnected port MB
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port FS[0]
WARNING: [Synth 8-3331] design ControlMem has unconnected port MD
WARNING: [Synth 8-3331] design ControlMem has unconnected port RW
WARNING: [Synth 8-3331] design ControlMem has unconnected port MM
WARNING: [Synth 8-3331] design ControlMem has unconnected port MW
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[7]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[6]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[5]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[4]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[3]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[2]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[1]
WARNING: [Synth 8-3331] design ControlMem has unconnected port input[0]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2193.961 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2193.961 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2199.410 ; gain = 5.449
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.410 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near variable [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:58]
ERROR: [Synth 8-2715] syntax error near := [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:58]
ERROR: [Synth 8-2715] syntax error near ; [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:139]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2199.410 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2199.410 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.410 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-2715] syntax error near end [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:141]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2199.410 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2199.410 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2199.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-637] synthesizing blackbox instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
INFO: [Synth 8-3491] module 'mux8_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:34' bound to instance 'MUXS' of component 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mux8_1bit' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-3491] module 'mux2_8bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:34' bound to instance 'MUXC' of component 'mux2_8bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
INFO: [Synth 8-638] synthesizing module 'mux2_8bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2_8bit' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:41]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:125]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:131]
WARNING: [Synth 8-3848] Net CARtoCM in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:133]
WARNING: [Synth 8-3848] Net IRtoMUXC in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (21#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2199.410 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2199.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2207.363 ; gain = 7.953
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2207.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Microprocessor' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
INFO: [Synth 8-3491] module 'datapath' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:34' bound to instance 'dp' of component 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'regfile' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:34' bound to instance 'rf' of component 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'regfile' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'decoder4to9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:34' bound to instance 'dc' of component 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:151]
INFO: [Synth 8-638] synthesizing module 'decoder4to9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'decoder4to9' (1#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/decoder4to9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'aMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:152]
INFO: [Synth 8-638] synthesizing module 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux9' (2#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:48]
INFO: [Synth 8-3491] module 'mux9' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux9.vhd:34' bound to instance 'BMux' of component 'mux9' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:153]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r0' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:154]
INFO: [Synth 8-638] synthesizing module 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'reg16' (3#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:26]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r1' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:155]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r2' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:156]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r3' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:157]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r4' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:158]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r5' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:159]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r6' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:160]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r7' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:161]
INFO: [Synth 8-3491] module 'reg16' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/reg16.vhd:15' bound to instance 'r8' of component 'reg16' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/regfile.vhd:55]
INFO: [Synth 8-3491] module 'function_Unit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:34' bound to instance 'fu' of component 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'function_Unit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:34' bound to instance 'a' of component 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'LogicUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:34' bound to instance 'lu' of component 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LogicUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'A' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:52]
INFO: [Synth 8-638] synthesizing module 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'mx' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:61]
INFO: [Synth 8-638] synthesizing module 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'mux4_1bit' (5#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'LogicUnitSlice' (6#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:41]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'B' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:53]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'C' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:54]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'D' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:55]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'E' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:56]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'F' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:57]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'G' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:58]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'H' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:59]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'I' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:60]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'J' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:61]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'K' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:62]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'L' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:63]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'M' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:64]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'N' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:65]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'O' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:66]
INFO: [Synth 8-3491] module 'LogicUnitSlice' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnitSlice.vhd:34' bound to instance 'P' of component 'LogicUnitSlice' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogicUnit16bit' (7#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/LogicUnit16bit.vhd:42]
INFO: [Synth 8-3491] module 'ArithmeticUnit16bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:34' bound to instance 'au' of component 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:78]
INFO: [Synth 8-638] synthesizing module 'ArithmeticUnit16bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'B_input_Logic' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:34' bound to instance 'bLogic' of component 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:64]
INFO: [Synth 8-638] synthesizing module 'B_input_Logic' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'B_input_Logic' (8#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/B input Logic.vhd:40]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:34' bound to instance 'RCA' of component 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:65]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA0' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:72]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (9#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:42]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA1' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:73]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA2' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:74]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA3' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:75]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA4' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:76]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA5' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:77]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA6' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:78]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA7' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:79]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA8' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:80]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FA9' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:81]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAA' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:82]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAB' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:83]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAC' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:84]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAD' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:85]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAE' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:86]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/FullAdder.vhd:34' bound to instance 'FAF' of component 'FullAdder' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (10#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/RippleCarryAdder.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ArithmeticUnit16bit' (11#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ArithmeticUnit16bit.vhd:43]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:79]
INFO: [Synth 8-638] synthesizing module 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2' (12#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ALU.vhd:44]
INFO: [Synth 8-3491] module 'Shifter' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:34' bound to instance 's' of component 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Shifter' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm00' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:52]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm01' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:53]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm02' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:54]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm03' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:55]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm04' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:56]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm05' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:57]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm06' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:58]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm07' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:59]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm08' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:60]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm09' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:61]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm10' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:62]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm11' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:63]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm12' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:64]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm13' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:65]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm14' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:66]
INFO: [Synth 8-3491] module 'mux4_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/new/mux4_1bit.vhd:34' bound to instance 'm15' of component 'mux4_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Shifter' (14#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/Shifter.vhd:41]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'mx' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:83]
INFO: [Synth 8-3491] module 'ZeroDetect' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:34' bound to instance 'z' of component 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'ZeroDetect' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'ZeroDetect' (15#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/ZeroDetect.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'function_Unit' (16#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/function_Unit.vhd:47]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXB' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:110]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXD' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (17#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/datapath.vhd:57]
INFO: [Synth 8-3491] module 'mux2' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_2/assignment_2.srcs/sources_1/imports/new/mux2.vhd:34' bound to instance 'MUXM' of component 'mux2' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
INFO: [Synth 8-3491] module 'Memory' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:36' bound to instance 'mem' of component 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
WARNING: [Synth 8-614] signal 'MW' is read in the process but is not in the sensitivity list [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Memory' (18#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Memory.vhd:44]
INFO: [Synth 8-3491] module 'ControlMem' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:36' bound to instance 'CM' of component 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
INFO: [Synth 8-638] synthesizing module 'ControlMem' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ControlMem' (19#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ControlMem.vhd:55]
INFO: [Synth 8-3491] module 'mux8_1bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:34' bound to instance 'MUXS' of component 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:146]
INFO: [Synth 8-638] synthesizing module 'mux8_1bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'mux8_1bit' (20#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux8_1bit.vhd:48]
INFO: [Synth 8-3491] module 'mux2_8bit' declared at 'C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:34' bound to instance 'MUXC' of component 'mux2_8bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
INFO: [Synth 8-638] synthesizing module 'mux2_8bit' [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:41]
INFO: [Synth 8-226] default block is never used [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mux2_8bit' (21#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/mux2_8bit.vhd:41]
WARNING: [Synth 8-3848] Net CstIn in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:125]
WARNING: [Synth 8-3848] Net progCounter in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:131]
WARNING: [Synth 8-3848] Net CARtoCM in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:133]
WARNING: [Synth 8-3848] Net IRtoMUXC in module/entity Microprocessor does not have driver. [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'Microprocessor' (22#1) [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:40]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[15]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[14]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[13]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[12]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[11]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[10]
WARNING: [Synth 8-3331] design Memory has unconnected port AddressIn[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2207.363 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin dp:dst[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:dst[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectA[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:selectB[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin dp:constant_In[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:142]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[15] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[14] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[13] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[12] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[11] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[10] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[9] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[8] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin MUXM:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:143]
WARNING: [Synth 8-3295] tying undriven pin CM:input[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
WARNING: [Synth 8-3295] tying undriven pin CM:input[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
WARNING: [Synth 8-3295] tying undriven pin CM:input[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
WARNING: [Synth 8-3295] tying undriven pin CM:input[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
WARNING: [Synth 8-3295] tying undriven pin CM:input[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
WARNING: [Synth 8-3295] tying undriven pin CM:input[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
WARNING: [Synth 8-3295] tying undriven pin CM:input[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
WARNING: [Synth 8-3295] tying undriven pin CM:input[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:145]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[7] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[6] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[5] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[4] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[3] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[2] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[1] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
WARNING: [Synth 8-3295] tying undriven pin MUXC:B[0] to constant 0 [C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/Microprocessor.vhd:147]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2207.363 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2209.422 ; gain = 2.059
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/InstructionRegister.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/InstructionRegister.vhd
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/CAR.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/CAR.vhd
close [ open C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ProgramCounter.vhd w ]
add_files C:/Users/Owen/Documents/GitHub/CompArch/assignment_3/assignment_3.srcs/sources_1/new/ProgramCounter.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
