rc file Version 1.0

[Design]
COMPILE_PATH=/home/doee/Workspace/verilog_demo
VCS_HOME=/iccad/Synopsys/vcs/T-2022.06
VERDI_HOME=/iccad/Synopsys/verdi/T-2022.06
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=arbiter 
OPTION=-ssz -ssv -ssy 
ELAB_OPTION=-ssz -ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
