Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 12 22:14:18 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/clocker_0/inst/out_bclock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 95 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.133      -57.975                     30                  143        0.068        0.000                      0                  143        3.000        0.000                       0                   103  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clk_pin                         {0.000 5.000}      10.000          100.000         
  clk_100_design_1_clk_wiz_0_0_1    {0.000 5.000}      10.000          100.000         
  clk_12288_design_1_clk_wiz_0_0_1  {0.000 40.690}     81.379          12.288          
  clkfbout_design_1_clk_wiz_0_0_1   {0.000 5.000}      10.000          100.000         
sys_clock                           {0.000 5.000}      10.000          100.000         
  clk_100_design_1_clk_wiz_0_0      {0.000 5.000}      10.000          100.000         
  clk_12288_design_1_clk_wiz_0_0    {0.000 40.690}     81.379          12.288          
  clkfbout_design_1_clk_wiz_0_0     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0_1          3.512        0.000                      0                   59        0.160        0.000                      0                   59        4.500        0.000                       0                    47  
  clk_12288_design_1_clk_wiz_0_0_1       77.975        0.000                      0                   84        0.189        0.000                      0                   84       40.190        0.000                       0                    52  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                     7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0            3.511        0.000                      0                   59        0.160        0.000                      0                   59        4.500        0.000                       0                    47  
  clk_12288_design_1_clk_wiz_0_0         77.971        0.000                      0                   84        0.189        0.000                      0                   84       40.190        0.000                       0                    52  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_design_1_clk_wiz_0_0      clk_100_design_1_clk_wiz_0_0_1          3.511        0.000                      0                   59        0.079        0.000                      0                   59  
clk_100_design_1_clk_wiz_0_0_1    clk_12288_design_1_clk_wiz_0_0_1       -2.129      -57.872                     30                   30        0.072        0.000                      0                   30  
clk_100_design_1_clk_wiz_0_0      clk_12288_design_1_clk_wiz_0_0_1       -2.129      -57.872                     30                   30        0.072        0.000                      0                   30  
clk_12288_design_1_clk_wiz_0_0    clk_12288_design_1_clk_wiz_0_0_1       77.971        0.000                      0                   84        0.072        0.000                      0                   84  
clk_100_design_1_clk_wiz_0_0_1    clk_100_design_1_clk_wiz_0_0            3.511        0.000                      0                   59        0.079        0.000                      0                   59  
clk_100_design_1_clk_wiz_0_0_1    clk_12288_design_1_clk_wiz_0_0         -2.133      -57.975                     30                   30        0.068        0.000                      0                   30  
clk_12288_design_1_clk_wiz_0_0_1  clk_12288_design_1_clk_wiz_0_0         77.971        0.000                      0                   84        0.072        0.000                      0                   84  
clk_100_design_1_clk_wiz_0_0      clk_12288_design_1_clk_wiz_0_0         -2.133      -57.975                     30                   30        0.068        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.230ns (36.867%)  route 3.819ns (63.133%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.624     5.203    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X5Y99          FDRE (Setup_fdre_C_R)       -0.335     8.715    design_1_i/triangle_sampler_0/inst/audio_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.512ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.230ns (36.867%)  route 3.819ns (63.133%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.624     5.203    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X5Y99          FDRE (Setup_fdre_C_R)       -0.335     8.715    design_1_i/triangle_sampler_0/inst/audio_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.512    

Slack (MET) :             3.712ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 2.230ns (38.734%)  route 3.527ns (61.266%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.332     4.911    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X6Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X6Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.426     8.624    design_1_i/triangle_sampler_0/inst/audio_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.624    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  3.712    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.230ns (38.771%)  route 3.522ns (61.229%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.327     4.906    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.335     8.715    design_1_i/triangle_sampler_0/inst/audio_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.809ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.230ns (38.771%)  route 3.522ns (61.229%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.327     4.906    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X7Y99          FDSE (Setup_fdse_C_S)       -0.335     8.715    design_1_i/triangle_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.809    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.230ns (39.752%)  route 3.380ns (60.248%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.185     4.764    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.335     8.715    design_1_i/triangle_sampler_0/inst/audio_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.230ns (39.752%)  route 3.380ns (60.248%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.185     4.764    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.335     8.715    design_1_i/triangle_sampler_0/inst/audio_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.715    design_1_i/triangle_sampler_0/inst/audio_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.715    design_1_i/triangle_sampler_0/inst/audio_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.139    

Slack (MET) :             4.139ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.080     9.050    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.715    design_1_i/triangle_sampler_0/inst/audio_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.715    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.940    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.977    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.307    design_1_i/square_sampler_0/inst/i_reg_n_0_[3]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.199 r  design_1_i/square_sampler_0/inst/i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.199    design_1_i/square_sampler_0/inst/i_reg[0]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.310    design_1_i/square_sampler_0/inst/i_reg_n_0_[4]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  design_1_i/square_sampler_0/inst/i_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.195    design_1_i/square_sampler_0/inst/i_reg[4]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.306    design_1_i/square_sampler_0/inst/i_reg_n_0_[2]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  design_1_i/square_sampler_0/inst/i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.195    design_1_i/square_sampler_0/inst/i_reg[0]_i_1_n_5
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.592    -0.555    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/square_sampler_0/inst/i_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.296    design_1_i/square_sampler_0/inst/i_reg[15]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  design_1_i/square_sampler_0/inst/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/square_sampler_0/inst/i_reg[12]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863    -0.792    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105    -0.450    design_1_i/square_sampler_0/inst/i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.295    design_1_i/square_sampler_0/inst/i_reg[11]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.187 r  design_1_i/square_sampler_0/inst/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/square_sampler_0/inst/i_reg[8]_i_1_n_4
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.295    design_1_i/square_sampler_0/inst/i_reg[7]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.187 r  design_1_i/square_sampler_0/inst/i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/square_sampler_0/inst/i_reg[4]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.732    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -1.000    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.000    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.592    -0.555    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/square_sampler_0/inst/i_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.298    design_1_i/square_sampler_0/inst/i_reg[12]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.183 r  design_1_i/square_sampler_0/inst/i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    design_1_i/square_sampler_0/inst/i_reg[12]_i_1_n_7
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863    -0.792    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105    -0.450    design_1_i/square_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y96      design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y96      design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y96      design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      design_1_i/square_sampler_0/inst/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y96      design_1_i/square_sampler_0/inst/i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y96      design_1_i/square_sampler_0/inst/i_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y97      design_1_i/square_sampler_0/inst/i_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y97      design_1_i/square_sampler_0/inst/i_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y97      design_1_i/square_sampler_0/inst/i_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y97      design_1_i/square_sampler_0/inst/i_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y96      design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/triangle_sampler_0/inst/audio_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/triangle_sampler_0/inst/audio_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y98      design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y98      design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.975ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.114    80.383    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.178    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         80.178    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.975    

Slack (MET) :             77.975ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.114    80.383    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.178    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                         80.178    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.975    

Slack (MET) :             77.975ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.114    80.383    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.178    design_1_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                         80.178    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.975    

Slack (MET) :             77.975ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.114    80.383    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.178    design_1_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         80.178    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.975    

Slack (MET) :             78.170ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.114    80.383    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.178    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         80.178    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.170    

Slack (MET) :             78.170ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.114    80.383    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.178    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         80.178    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.170    

Slack (MET) :             78.170ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.114    80.383    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.178    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.178    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.170    

Slack (MET) :             78.170ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.114    80.383    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.178    design_1_i/driver_output_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                         80.178    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.170    

Slack (MET) :             78.179ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.642ns (22.608%)  route 2.198ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.753     1.998    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.114    80.382    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.177    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         80.177    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                 78.179    

Slack (MET) :             78.179ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.642ns (22.608%)  route 2.198ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.753     1.998    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.114    80.382    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.177    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.177    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                 78.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -1.006    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.692%)  route 0.120ns (39.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.120    -0.296    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.251 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092    -0.450    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.651%)  route 0.154ns (45.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.588    -0.559    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.154    -0.264    design_1_i/clocker_0/inst/bclk_divider[3]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  design_1_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.794    design_1_i/clocker_0/inst/in_12288
    SLICE_X3Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.274    -0.520    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.091    -0.429    design_1_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/Q
                         net (fo=1, routed)           0.138    -0.277    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[2]
    SLICE_X3Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.253    -0.539    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.447    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/Q
                         net (fo=1, routed)           0.158    -0.258    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[24]
    SLICE_X4Y98          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  design_1_i/driver_output_0/inst/out_pdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/driver_output_0/inst/out_pdata[25]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092    -0.465    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/Q
                         net (fo=1, routed)           0.158    -0.258    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[28]
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  design_1_i/driver_output_0/inst/out_pdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/driver_output_0/inst/out_pdata[29]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092    -0.465    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.257    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  design_1_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092    -0.464    design_1_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.592    -0.555    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=34, routed)          0.185    -0.229    design_1_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.042    -0.187 r  design_1_i/driver_output_0/inst/out_sdata_i_1/O
                         net (fo=1, routed)           0.000    -0.187    design_1_i/driver_output_0/inst/out_sdata_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_sdata_reg/C
                         clock pessimism              0.237    -0.555    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.107    -0.448    design_1_i/driver_output_0/inst/out_sdata_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/sampled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.701%)  route 0.185ns (50.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/bclk_divider_reg[1]/Q
                         net (fo=35, routed)          0.185    -0.230    design_1_i/driver_output_0/inst/bclk_divider[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.042    -0.188 r  design_1_i/driver_output_0/inst/sampled_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/driver_output_0/inst/sampled_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/sampled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/sampled_reg/C
                         clock pessimism              0.237    -0.556    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.107    -0.449    design_1_i/driver_output_0/inst/sampled_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.859%)  route 0.184ns (49.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.588    -0.559    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.184    -0.235    design_1_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.049    -0.186 r  design_1_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.859    -0.796    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.107    -0.452    design_1_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y13     design_1_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y99      design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y99      design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y97      design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y97      design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y97      design_1_i/driver_output_0/inst/out_pdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y99      design_1_i/driver_output_0/inst/out_sdata_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y97      design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y91      design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y91      design_1_i/clocker_0/inst/bclk_divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y91      design_1_i/clocker_0/inst/bclk_divider_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.230ns (36.867%)  route 3.819ns (63.133%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.624     5.203    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y99          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.230ns (36.867%)  route 3.819ns (63.133%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.624     5.203    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y99          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 2.230ns (38.734%)  route 3.527ns (61.266%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.332     4.911    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X6Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X6Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.426     8.623    design_1_i/triangle_sampler_0/inst/audio_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.230ns (38.771%)  route 3.522ns (61.229%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.327     4.906    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.230ns (38.771%)  route 3.522ns (61.229%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.327     4.906    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y99          FDSE (Setup_fdse_C_S)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.230ns (39.752%)  route 3.380ns (60.248%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.185     4.764    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.230ns (39.752%)  route 3.380ns (60.248%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.185     4.764    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.940    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.977    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.977    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.307    design_1_i/square_sampler_0/inst/i_reg_n_0_[3]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.199 r  design_1_i/square_sampler_0/inst/i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.199    design_1_i/square_sampler_0/inst/i_reg[0]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.310    design_1_i/square_sampler_0/inst/i_reg_n_0_[4]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  design_1_i/square_sampler_0/inst/i_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.195    design_1_i/square_sampler_0/inst/i_reg[4]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.306    design_1_i/square_sampler_0/inst/i_reg_n_0_[2]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  design_1_i/square_sampler_0/inst/i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.195    design_1_i/square_sampler_0/inst/i_reg[0]_i_1_n_5
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.592    -0.555    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/square_sampler_0/inst/i_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.296    design_1_i/square_sampler_0/inst/i_reg[15]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  design_1_i/square_sampler_0/inst/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/square_sampler_0/inst/i_reg[12]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863    -0.792    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105    -0.450    design_1_i/square_sampler_0/inst/i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.295    design_1_i/square_sampler_0/inst/i_reg[11]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.187 r  design_1_i/square_sampler_0/inst/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/square_sampler_0/inst/i_reg[8]_i_1_n_4
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.295    design_1_i/square_sampler_0/inst/i_reg[7]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.187 r  design_1_i/square_sampler_0/inst/i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/square_sampler_0/inst/i_reg[4]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.451    design_1_i/square_sampler_0/inst/i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.732    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -1.000    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.000    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.592    -0.555    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/square_sampler_0/inst/i_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.298    design_1_i/square_sampler_0/inst/i_reg[12]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.183 r  design_1_i/square_sampler_0/inst/i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    design_1_i/square_sampler_0/inst/i_reg[12]_i_1_n_7
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863    -0.792    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105    -0.450    design_1_i/square_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     design_1_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y50     design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y96      design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y96      design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y96      design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y94      design_1_i/square_sampler_0/inst/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y96      design_1_i/square_sampler_0/inst/i_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y96      design_1_i/square_sampler_0/inst/i_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y97      design_1_i/square_sampler_0/inst/i_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y97      design_1_i/square_sampler_0/inst/i_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y97      design_1_i/square_sampler_0/inst/i_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y97      design_1_i/square_sampler_0/inst/i_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y96      design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/triangle_sampler_0/inst/audio_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y98      design_1_i/triangle_sampler_0/inst/audio_data_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y98      design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y98      design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y99      design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.175ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.642ns (22.608%)  route 2.198ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.753     1.998    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.173    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         80.173    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                 78.175    

Slack (MET) :             78.175ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.642ns (22.608%)  route 2.198ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.753     1.998    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.173    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.173    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                 78.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -1.006    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.006    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.692%)  route 0.120ns (39.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.120    -0.296    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.251 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092    -0.450    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.651%)  route 0.154ns (45.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.588    -0.559    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.154    -0.264    design_1_i/clocker_0/inst/bclk_divider[3]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  design_1_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.794    design_1_i/clocker_0/inst/in_12288
    SLICE_X3Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.274    -0.520    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.091    -0.429    design_1_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/Q
                         net (fo=1, routed)           0.138    -0.277    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[2]
    SLICE_X3Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.253    -0.539    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.447    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/Q
                         net (fo=1, routed)           0.158    -0.258    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[24]
    SLICE_X4Y98          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  design_1_i/driver_output_0/inst/out_pdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/driver_output_0/inst/out_pdata[25]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092    -0.465    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/Q
                         net (fo=1, routed)           0.158    -0.258    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[28]
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  design_1_i/driver_output_0/inst/out_pdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/driver_output_0/inst/out_pdata[29]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.237    -0.557    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092    -0.465    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.257    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  design_1_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.237    -0.556    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092    -0.464    design_1_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.592    -0.555    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=34, routed)          0.185    -0.229    design_1_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.042    -0.187 r  design_1_i/driver_output_0/inst/out_sdata_i_1/O
                         net (fo=1, routed)           0.000    -0.187    design_1_i/driver_output_0/inst/out_sdata_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_sdata_reg/C
                         clock pessimism              0.237    -0.555    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.107    -0.448    design_1_i/driver_output_0/inst/out_sdata_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/sampled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.701%)  route 0.185ns (50.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/bclk_divider_reg[1]/Q
                         net (fo=35, routed)          0.185    -0.230    design_1_i/driver_output_0/inst/bclk_divider[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.042    -0.188 r  design_1_i/driver_output_0/inst/sampled_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/driver_output_0/inst/sampled_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/sampled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/sampled_reg/C
                         clock pessimism              0.237    -0.556    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.107    -0.449    design_1_i/driver_output_0/inst/sampled_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.859%)  route 0.184ns (49.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.588    -0.559    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.184    -0.235    design_1_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.049    -0.186 r  design_1_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.859    -0.796    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.237    -0.559    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.107    -0.452    design_1_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12288_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.379
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.379      79.224     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.379      79.224     BUFHCE_X0Y13     design_1_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         81.379      80.130     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.379      80.379     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       81.379      131.981    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X2Y99      design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y99      design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y97      design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y97      design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X3Y97      design_1_i/driver_output_0/inst/out_pdata_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y99      design_1_i/driver_output_0/inst/out_sdata_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X0Y97      design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y91      design_1_i/clocker_0/inst/bclk_divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y91      design_1_i/clocker_0/inst/bclk_divider_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X4Y91      design_1_i/clocker_0/inst/bclk_divider_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X35Y50     design_1_i/clk_wiz_0/inst/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.230ns (36.867%)  route 3.819ns (63.133%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.624     5.203    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y99          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.230ns (36.867%)  route 3.819ns (63.133%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.624     5.203    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y99          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 2.230ns (38.734%)  route 3.527ns (61.266%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.332     4.911    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X6Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X6Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.426     8.623    design_1_i/triangle_sampler_0/inst/audio_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.230ns (38.771%)  route 3.522ns (61.229%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.327     4.906    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.230ns (38.771%)  route 3.522ns (61.229%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.327     4.906    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y99          FDSE (Setup_fdse_C_S)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.230ns (39.752%)  route 3.380ns (60.248%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.185     4.764    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.230ns (39.752%)  route 3.380ns (60.248%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.185     4.764    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.858    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.895    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.307    design_1_i/square_sampler_0/inst/i_reg_n_0_[3]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.199 r  design_1_i/square_sampler_0/inst/i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.199    design_1_i/square_sampler_0/inst/i_reg[0]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.310    design_1_i/square_sampler_0/inst/i_reg_n_0_[4]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  design_1_i/square_sampler_0/inst/i_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.195    design_1_i/square_sampler_0/inst/i_reg[4]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.306    design_1_i/square_sampler_0/inst/i_reg_n_0_[2]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  design_1_i/square_sampler_0/inst/i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.195    design_1_i/square_sampler_0/inst/i_reg[0]_i_1_n_5
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.592    -0.555    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/square_sampler_0/inst/i_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.296    design_1_i/square_sampler_0/inst/i_reg[15]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  design_1_i/square_sampler_0/inst/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/square_sampler_0/inst/i_reg[12]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863    -0.792    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.081    -0.474    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/square_sampler_0/inst/i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.295    design_1_i/square_sampler_0/inst/i_reg[11]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.187 r  design_1_i/square_sampler_0/inst/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/square_sampler_0/inst/i_reg[8]_i_1_n_4
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.295    design_1_i/square_sampler_0/inst/i_reg[7]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.187 r  design_1_i/square_sampler_0/inst/i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/square_sampler_0/inst/i_reg[4]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.732    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -0.918    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.918    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.592    -0.555    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/square_sampler_0/inst/i_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.298    design_1_i/square_sampler_0/inst/i_reg[12]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.183 r  design_1_i/square_sampler_0/inst/i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    design_1_i/square_sampler_0/inst/i_reg[12]_i_1_n_7
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863    -0.792    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.081    -0.474    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/square_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -2.129ns,  Total Violation      -57.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.069ns  (logic 0.773ns (37.362%)  route 1.296ns (62.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.296  1790.931    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.295  1791.226 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000  1791.226    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.234  1789.066    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.031  1789.097    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.097    
                         arrival time                       -1791.226    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.095ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.035ns  (logic 0.580ns (28.501%)  route 1.455ns (71.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 1789.155 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.622  1789.155    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456  1789.611 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/Q
                         net (fo=3, routed)           1.455  1791.066    design_1_i/driver_output_0/inst/in_data_l[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.124  1791.190 r  design_1_i/driver_output_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000  1791.190    design_1_i/driver_output_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.234  1789.064    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.031  1789.095    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                       1789.095    
                         arrival time                       -1791.190    
  -------------------------------------------------------------------
                         slack                                 -2.095    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.018ns  (logic 0.773ns (38.301%)  route 1.245ns (61.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.245  1790.880    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295  1791.175 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000  1791.175    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.234  1789.066    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.031  1789.097    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.097    
                         arrival time                       -1791.175    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.015ns  (logic 0.773ns (38.363%)  route 1.242ns (61.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.242  1790.877    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.295  1791.172 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000  1791.172    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.029  1789.094    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.094    
                         arrival time                       -1791.172    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.051ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.992ns  (logic 0.580ns (29.118%)  route 1.412ns (70.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 1789.154 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621  1789.154    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y96          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456  1789.610 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/Q
                         net (fo=5, routed)           1.412  1791.022    design_1_i/driver_output_0/inst/in_data_l[0]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124  1791.146 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000  1791.146    design_1_i/driver_output_0/inst/out_pdata[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.234  1789.064    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.031  1789.095    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                       1789.095    
                         arrival time                       -1791.146    
  -------------------------------------------------------------------
                         slack                                 -2.051    

Slack (VIOLATED) :        -2.002ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.870%)  route 1.362ns (70.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 1789.154 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621  1789.154    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y95          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDSE (Prop_fdse_C_Q)         0.456  1789.610 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=3, routed)           1.362  1790.972    design_1_i/driver_output_0/inst/in_data_l[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.096 r  design_1_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000  1791.096    design_1_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504  1788.897    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.234  1789.063    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031  1789.094    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                       1789.094    
                         arrival time                       -1791.096    
  -------------------------------------------------------------------
                         slack                                 -2.002    

Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.912ns  (logic 0.642ns (33.569%)  route 1.270ns (66.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.270  1790.945    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.124  1791.069 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000  1791.069    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.029  1789.094    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.094    
                         arrival time                       -1791.069    
  -------------------------------------------------------------------
                         slack                                 -1.976    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.959ns  (logic 0.637ns (32.514%)  route 1.322ns (67.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.322  1790.997    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.119  1791.116 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000  1791.116    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.234  1789.066    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.075  1789.141    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.141    
                         arrival time                       -1791.116    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.892ns  (logic 0.580ns (30.651%)  route 1.312ns (69.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 1789.155 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.622  1789.155    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y98          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDSE (Prop_fdse_C_Q)         0.456  1789.611 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=3, routed)           1.312  1790.923    design_1_i/driver_output_0/inst/in_data_l[8]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124  1791.047 r  design_1_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000  1791.047    design_1_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.234  1789.064    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.031  1789.095    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                       1789.095    
                         arrival time                       -1791.047    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.875ns  (logic 0.642ns (34.239%)  route 1.233ns (65.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.233  1790.908    design_1_i/driver_output_0/inst/in_data_r[6]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124  1791.032 r  design_1_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000  1791.032    design_1_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.234  1789.064    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.032  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.032    
  -------------------------------------------------------------------
                         slack                                 -1.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.246ns (34.360%)  route 0.470ns (65.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.470     0.062    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.098     0.160 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.160    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.234    -0.004    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.092     0.088    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.873%)  route 0.533ns (74.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y96          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/Q
                         net (fo=5, routed)           0.533     0.116    design_1_i/driver_output_0/inst/in_data_l[0]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.045     0.161 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.161    design_1_i/driver_output_0/inst/out_pdata[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.234    -0.006    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.092     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.246ns (34.120%)  route 0.475ns (65.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.475     0.067    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.098     0.165 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.165    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.091     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.873%)  route 0.480ns (66.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.480     0.072    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.098     0.170 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.170    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.234    -0.004    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092     0.088    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.513%)  route 0.543ns (74.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/Q
                         net (fo=3, routed)           0.543     0.127    design_1_i/driver_output_0/inst/in_data_l[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.172 r  design_1_i/driver_output_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.172    design_1_i/driver_output_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.234    -0.006    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.235%)  route 0.551ns (74.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/Q
                         net (fo=3, routed)           0.551     0.135    design_1_i/driver_output_0/inst/in_data_l[9]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.045     0.180 r  design_1_i/driver_output_0/inst/out_pdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.180    design_1_i/driver_output_0/inst/out_pdata[25]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.234    -0.006    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.821%)  route 0.563ns (75.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           0.563     0.146    design_1_i/driver_output_0/inst/in_data_l[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.191 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.191    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.234    -0.007    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092     0.085    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.303%)  route 0.579ns (75.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDSE (Prop_fdse_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/Q
                         net (fo=3, routed)           0.579     0.162    design_1_i/driver_output_0/inst/in_data_l[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.207 r  design_1_i/driver_output_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.207    design_1_i/driver_output_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.234    -0.007    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.091     0.084    design_1_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.136%)  route 0.561ns (72.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=1, routed)           0.561     0.169    design_1_i/driver_output_0/inst/in_data_r[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.045     0.214 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.214    design_1_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.074%)  route 0.587ns (75.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDSE (Prop_fdse_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.587     0.171    design_1_i/driver_output_0/inst/in_data_l[15]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.216 r  design_1_i/driver_output_0/inst/out_pdata[31]_i_1/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/driver_output_0/inst/out_pdata[31]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.234    -0.006    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -2.129ns,  Total Violation      -57.872ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.069ns  (logic 0.773ns (37.362%)  route 1.296ns (62.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.296  1790.931    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.295  1791.226 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000  1791.226    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.234  1789.066    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.031  1789.097    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.097    
                         arrival time                       -1791.226    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.095ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.035ns  (logic 0.580ns (28.501%)  route 1.455ns (71.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 1789.155 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.622  1789.155    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456  1789.611 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/Q
                         net (fo=3, routed)           1.455  1791.066    design_1_i/driver_output_0/inst/in_data_l[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.124  1791.190 r  design_1_i/driver_output_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000  1791.190    design_1_i/driver_output_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.234  1789.064    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.031  1789.095    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                       1789.095    
                         arrival time                       -1791.190    
  -------------------------------------------------------------------
                         slack                                 -2.095    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.018ns  (logic 0.773ns (38.301%)  route 1.245ns (61.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.245  1790.880    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295  1791.175 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000  1791.175    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.234  1789.066    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.031  1789.097    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.097    
                         arrival time                       -1791.175    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.078ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.015ns  (logic 0.773ns (38.363%)  route 1.242ns (61.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.242  1790.877    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.295  1791.172 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000  1791.172    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.029  1789.094    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.094    
                         arrival time                       -1791.172    
  -------------------------------------------------------------------
                         slack                                 -2.078    

Slack (VIOLATED) :        -2.051ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.992ns  (logic 0.580ns (29.118%)  route 1.412ns (70.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 1789.154 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621  1789.154    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y96          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456  1789.610 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/Q
                         net (fo=5, routed)           1.412  1791.022    design_1_i/driver_output_0/inst/in_data_l[0]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124  1791.146 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000  1791.146    design_1_i/driver_output_0/inst/out_pdata[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.234  1789.064    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.031  1789.095    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                       1789.095    
                         arrival time                       -1791.146    
  -------------------------------------------------------------------
                         slack                                 -2.051    

Slack (VIOLATED) :        -2.002ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.870%)  route 1.362ns (70.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 1789.154 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621  1789.154    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y95          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDSE (Prop_fdse_C_Q)         0.456  1789.610 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=3, routed)           1.362  1790.972    design_1_i/driver_output_0/inst/in_data_l[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.096 r  design_1_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000  1791.096    design_1_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504  1788.897    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.234  1789.063    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031  1789.094    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                       1789.094    
                         arrival time                       -1791.096    
  -------------------------------------------------------------------
                         slack                                 -2.002    

Slack (VIOLATED) :        -1.976ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.912ns  (logic 0.642ns (33.569%)  route 1.270ns (66.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.270  1790.945    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.124  1791.069 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000  1791.069    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.234  1789.065    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.029  1789.094    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.094    
                         arrival time                       -1791.069    
  -------------------------------------------------------------------
                         slack                                 -1.976    

Slack (VIOLATED) :        -1.975ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.959ns  (logic 0.637ns (32.514%)  route 1.322ns (67.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.322  1790.997    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.119  1791.116 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000  1791.116    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.234  1789.066    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.075  1789.141    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.141    
                         arrival time                       -1791.116    
  -------------------------------------------------------------------
                         slack                                 -1.975    

Slack (VIOLATED) :        -1.953ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.892ns  (logic 0.580ns (30.651%)  route 1.312ns (69.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 1789.155 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.622  1789.155    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y98          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDSE (Prop_fdse_C_Q)         0.456  1789.611 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=3, routed)           1.312  1790.923    design_1_i/driver_output_0/inst/in_data_l[8]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124  1791.047 r  design_1_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000  1791.047    design_1_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.234  1789.064    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.031  1789.095    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                       1789.095    
                         arrival time                       -1791.047    
  -------------------------------------------------------------------
                         slack                                 -1.953    

Slack (VIOLATED) :        -1.936ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.875ns  (logic 0.642ns (34.239%)  route 1.233ns (65.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.233  1790.908    design_1_i/driver_output_0/inst/in_data_r[6]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124  1791.032 r  design_1_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000  1791.032    design_1_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.234  1789.064    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.032  1789.096    design_1_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.096    
                         arrival time                       -1791.032    
  -------------------------------------------------------------------
                         slack                                 -1.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.246ns (34.360%)  route 0.470ns (65.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.470     0.062    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.098     0.160 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.160    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.234    -0.004    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.092     0.088    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.873%)  route 0.533ns (74.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y96          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/Q
                         net (fo=5, routed)           0.533     0.116    design_1_i/driver_output_0/inst/in_data_l[0]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.045     0.161 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.161    design_1_i/driver_output_0/inst/out_pdata[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.234    -0.006    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.092     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.246ns (34.120%)  route 0.475ns (65.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.475     0.067    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.098     0.165 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.165    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.091     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.873%)  route 0.480ns (66.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.480     0.072    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.098     0.170 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.170    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.234    -0.004    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092     0.088    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.513%)  route 0.543ns (74.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/Q
                         net (fo=3, routed)           0.543     0.127    design_1_i/driver_output_0/inst/in_data_l[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.172 r  design_1_i/driver_output_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.172    design_1_i/driver_output_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.234    -0.006    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.235%)  route 0.551ns (74.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/Q
                         net (fo=3, routed)           0.551     0.135    design_1_i/driver_output_0/inst/in_data_l[9]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.045     0.180 r  design_1_i/driver_output_0/inst/out_pdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.180    design_1_i/driver_output_0/inst/out_pdata[25]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.234    -0.006    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.821%)  route 0.563ns (75.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           0.563     0.146    design_1_i/driver_output_0/inst/in_data_l[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.191 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.191    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.234    -0.007    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092     0.085    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.303%)  route 0.579ns (75.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDSE (Prop_fdse_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/Q
                         net (fo=3, routed)           0.579     0.162    design_1_i/driver_output_0/inst/in_data_l[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.207 r  design_1_i/driver_output_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.207    design_1_i/driver_output_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.234    -0.007    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.091     0.084    design_1_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.136%)  route 0.561ns (72.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=1, routed)           0.561     0.169    design_1_i/driver_output_0/inst/in_data_r[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.045     0.214 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.214    design_1_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.234    -0.005    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.074%)  route 0.587ns (75.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDSE (Prop_fdse_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.587     0.171    design_1_i/driver_output_0/inst/in_data_l[15]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.216 r  design_1_i/driver_output_0/inst/out_pdata[31]_i_1/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/driver_output_0/inst/out_pdata[31]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.234    -0.006    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     0.086    design_1_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       77.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.175ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.642ns (22.608%)  route 2.198ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.753     1.998    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.173    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         80.173    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                 78.175    

Slack (MET) :             78.175ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.642ns (22.608%)  route 2.198ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.753     1.998    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.173    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.173    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                 78.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.117    -0.883    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -0.889    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.692%)  route 0.120ns (39.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.120    -0.296    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.251 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092    -0.333    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.651%)  route 0.154ns (45.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.588    -0.559    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.154    -0.264    design_1_i/clocker_0/inst/bclk_divider[3]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  design_1_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.794    design_1_i/clocker_0/inst/in_12288
    SLICE_X3Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.117    -0.403    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.091    -0.312    design_1_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/Q
                         net (fo=1, routed)           0.138    -0.277    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[2]
    SLICE_X3Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.117    -0.422    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.330    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/Q
                         net (fo=1, routed)           0.158    -0.258    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[24]
    SLICE_X4Y98          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  design_1_i/driver_output_0/inst/out_pdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/driver_output_0/inst/out_pdata[25]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.117    -0.440    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/Q
                         net (fo=1, routed)           0.158    -0.258    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[28]
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  design_1_i/driver_output_0/inst/out_pdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/driver_output_0/inst/out_pdata[29]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.117    -0.440    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.257    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  design_1_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.117    -0.439    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092    -0.347    design_1_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.592    -0.555    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=34, routed)          0.185    -0.229    design_1_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.042    -0.187 r  design_1_i/driver_output_0/inst/out_sdata_i_1/O
                         net (fo=1, routed)           0.000    -0.187    design_1_i/driver_output_0/inst/out_sdata_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_sdata_reg/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.117    -0.438    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.107    -0.331    design_1_i/driver_output_0/inst/out_sdata_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/sampled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.701%)  route 0.185ns (50.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/bclk_divider_reg[1]/Q
                         net (fo=35, routed)          0.185    -0.230    design_1_i/driver_output_0/inst/bclk_divider[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.042    -0.188 r  design_1_i/driver_output_0/inst/sampled_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/driver_output_0/inst/sampled_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/sampled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/sampled_reg/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.117    -0.439    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.107    -0.332    design_1_i/driver_output_0/inst/sampled_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.859%)  route 0.184ns (49.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.588    -0.559    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.184    -0.235    design_1_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.049    -0.186 r  design_1_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.859    -0.796    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.107    -0.335    design_1_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.230ns (36.867%)  route 3.819ns (63.133%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.624     5.203    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y99          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[12]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 2.230ns (36.867%)  route 3.819ns (63.133%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.624     5.203    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y99          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[14]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -5.203    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 2.230ns (38.734%)  route 3.527ns (61.266%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.332     4.911    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X6Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X6Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X6Y97          FDRE (Setup_fdre_C_R)       -0.426     8.623    design_1_i/triangle_sampler_0/inst/audio_data_reg[4]
  -------------------------------------------------------------------
                         required time                          8.623    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.230ns (38.771%)  route 3.522ns (61.229%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.327     4.906    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y99          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[13]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.808ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.752ns  (logic 2.230ns (38.771%)  route 3.522ns (61.229%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.327     4.906    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y99          FDSE (Setup_fdse_C_S)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[15]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.906    
  -------------------------------------------------------------------
                         slack                                  3.808    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.230ns (39.752%)  route 3.380ns (60.248%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.185     4.764    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[11]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.610ns  (logic 2.230ns (39.752%)  route 3.380ns (60.248%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          1.185     4.764    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X7Y98          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[9]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.138    

Slack (MET) :             4.138ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.422ns  (logic 2.230ns (41.131%)  route 3.192ns (58.869%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621    -0.846    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.456    -0.390 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           1.336     0.946    design_1_i/triangle_sampler_0/inst/audio_data[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.583 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.583    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.700 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.700    design_1_i/triangle_sampler_0/inst/audio_data0_carry_i_7_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.015 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_6/O[3]
                         net (fo=1, routed)           0.859     2.874    design_1_i/triangle_sampler_0/inst/p_0_in[12]
    SLICE_X7Y96          LUT2 (Prop_lut2_I0_O)        0.307     3.181 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     3.181    design_1_i/triangle_sampler_0/inst/audio_data0_carry__0_i_3_n_0
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.579 r  design_1_i/triangle_sampler_0/inst/audio_data0_carry__0/CO[3]
                         net (fo=16, routed)          0.997     4.576    design_1_i/triangle_sampler_0/inst/clear
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.505     8.553    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y97          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/C
                         clock pessimism              0.577     9.130    
                         clock uncertainty           -0.081     9.049    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.335     8.714    design_1_i/triangle_sampler_0/inst/audio_data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.714    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                  4.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.836 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.780    design_1_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.858    design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.858    
                         arrival time                          -0.780    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.796    design_1_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.895    design_1_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.895    
                         arrival time                          -0.796    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.307    design_1_i/square_sampler_0/inst/i_reg_n_0_[3]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.199 r  design_1_i/square_sampler_0/inst/i_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.199    design_1_i/square_sampler_0/inst/i_reg[0]_i_1_n_4
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[3]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.310    design_1_i/square_sampler_0/inst/i_reg_n_0_[4]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.195 r  design_1_i/square_sampler_0/inst/i_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.195    design_1_i/square_sampler_0/inst/i_reg[4]_i_1_n_7
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[4]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.306    design_1_i/square_sampler_0/inst/i_reg_n_0_[2]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.195 r  design_1_i/square_sampler_0/inst/i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.195    design_1_i/square_sampler_0/inst/i_reg[0]_i_1_n_5
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y94          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[2]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[2]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.592    -0.555    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/square_sampler_0/inst/i_reg[15]/Q
                         net (fo=3, routed)           0.118    -0.296    design_1_i/square_sampler_0/inst/i_reg[15]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.188 r  design_1_i/square_sampler_0/inst/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    design_1_i/square_sampler_0/inst/i_reg[12]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863    -0.792    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[15]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.081    -0.474    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/square_sampler_0/inst/i_reg[15]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.295    design_1_i/square_sampler_0/inst/i_reg[11]
    SLICE_X1Y96          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.187 r  design_1_i/square_sampler_0/inst/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/square_sampler_0/inst/i_reg[8]_i_1_n_4
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[11]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y96          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/square_sampler_0/inst/i_reg[7]/Q
                         net (fo=2, routed)           0.120    -0.295    design_1_i/square_sampler_0/inst/i_reg[7]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.187 r  design_1_i/square_sampler_0/inst/i_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.187    design_1_i/square_sampler_0/inst/i_reg[4]_i_1_n_4
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.861    -0.793    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y95          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[7]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.081    -0.475    
    SLICE_X1Y95          FDRE (Hold_fdre_C_D)         0.105    -0.370    design_1_i/square_sampler_0/inst/i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.852 r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.732    design_1_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.081    -0.918    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -0.918    design_1_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.918    
                         arrival time                          -0.732    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/square_sampler_0/inst/i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.592    -0.555    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/square_sampler_0/inst/i_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.298    design_1_i/square_sampler_0/inst/i_reg[12]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.183 r  design_1_i/square_sampler_0/inst/i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.183    design_1_i/square_sampler_0/inst/i_reg[12]_i_1_n_7
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.863    -0.792    design_1_i/square_sampler_0/inst/click
    SLICE_X1Y97          FDRE                                         r  design_1_i/square_sampler_0/inst/i_reg[12]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.081    -0.474    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.105    -0.369    design_1_i/square_sampler_0/inst/i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :           30  Failing Endpoints,  Worst Slack       -2.133ns,  Total Violation      -57.975ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.069ns  (logic 0.773ns (37.362%)  route 1.296ns (62.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.296  1790.931    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.295  1791.226 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000  1791.226    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.237  1789.062    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.031  1789.093    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.093    
                         arrival time                       -1791.226    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.099ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.035ns  (logic 0.580ns (28.501%)  route 1.455ns (71.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 1789.155 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.622  1789.155    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456  1789.611 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/Q
                         net (fo=3, routed)           1.455  1791.066    design_1_i/driver_output_0/inst/in_data_l[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.124  1791.190 r  design_1_i/driver_output_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000  1791.190    design_1_i/driver_output_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.237  1789.060    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.031  1789.091    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                       1789.091    
                         arrival time                       -1791.190    
  -------------------------------------------------------------------
                         slack                                 -2.099    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.018ns  (logic 0.773ns (38.301%)  route 1.245ns (61.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.245  1790.880    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295  1791.175 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000  1791.175    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.237  1789.062    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.031  1789.093    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.093    
                         arrival time                       -1791.175    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        2.015ns  (logic 0.773ns (38.363%)  route 1.242ns (61.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.242  1790.877    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.295  1791.172 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000  1791.172    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.029  1789.090    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.090    
                         arrival time                       -1791.172    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -2.055ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.992ns  (logic 0.580ns (29.118%)  route 1.412ns (70.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 1789.154 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621  1789.154    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y96          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456  1789.610 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/Q
                         net (fo=5, routed)           1.412  1791.022    design_1_i/driver_output_0/inst/in_data_l[0]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124  1791.146 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000  1791.146    design_1_i/driver_output_0/inst/out_pdata[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.237  1789.060    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.031  1789.091    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                       1789.091    
                         arrival time                       -1791.146    
  -------------------------------------------------------------------
                         slack                                 -2.055    

Slack (VIOLATED) :        -2.006ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.870%)  route 1.362ns (70.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 1789.154 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621  1789.154    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y95          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDSE (Prop_fdse_C_Q)         0.456  1789.610 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=3, routed)           1.362  1790.972    design_1_i/driver_output_0/inst/in_data_l[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.096 r  design_1_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000  1791.096    design_1_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504  1788.897    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.237  1789.059    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031  1789.090    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                       1789.090    
                         arrival time                       -1791.096    
  -------------------------------------------------------------------
                         slack                                 -2.006    

Slack (VIOLATED) :        -1.979ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.912ns  (logic 0.642ns (33.569%)  route 1.270ns (66.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.270  1790.945    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.124  1791.069 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000  1791.069    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.029  1789.090    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.090    
                         arrival time                       -1791.069    
  -------------------------------------------------------------------
                         slack                                 -1.979    

Slack (VIOLATED) :        -1.979ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.959ns  (logic 0.637ns (32.514%)  route 1.322ns (67.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.322  1790.997    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.119  1791.116 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000  1791.116    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.237  1789.062    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.075  1789.137    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.137    
                         arrival time                       -1791.116    
  -------------------------------------------------------------------
                         slack                                 -1.979    

Slack (VIOLATED) :        -1.956ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.892ns  (logic 0.580ns (30.651%)  route 1.312ns (69.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 1789.155 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.622  1789.155    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y98          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDSE (Prop_fdse_C_Q)         0.456  1789.611 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=3, routed)           1.312  1790.923    design_1_i/driver_output_0/inst/in_data_l[8]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124  1791.047 r  design_1_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000  1791.047    design_1_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.237  1789.060    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.031  1789.091    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                       1789.091    
                         arrival time                       -1791.047    
  -------------------------------------------------------------------
                         slack                                 -1.956    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0_1 rise@1790.000ns)
  Data Path Delay:        1.875ns  (logic 0.642ns (34.239%)  route 1.233ns (65.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.233  1790.908    design_1_i/driver_output_0/inst/in_data_r[6]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124  1791.032 r  design_1_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000  1791.032    design_1_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.237  1789.060    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.032  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.032    
  -------------------------------------------------------------------
                         slack                                 -1.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.246ns (34.360%)  route 0.470ns (65.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.470     0.062    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.098     0.160 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.160    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.237    -0.001    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.092     0.091    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.873%)  route 0.533ns (74.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y96          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/Q
                         net (fo=5, routed)           0.533     0.116    design_1_i/driver_output_0/inst/in_data_l[0]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.045     0.161 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.161    design_1_i/driver_output_0/inst/out_pdata[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.237    -0.003    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.092     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.246ns (34.120%)  route 0.475ns (65.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.475     0.067    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.098     0.165 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.165    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.091     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.873%)  route 0.480ns (66.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.480     0.072    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.098     0.170 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.170    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.237    -0.001    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092     0.091    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.513%)  route 0.543ns (74.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/Q
                         net (fo=3, routed)           0.543     0.127    design_1_i/driver_output_0/inst/in_data_l[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.172 r  design_1_i/driver_output_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.172    design_1_i/driver_output_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.237    -0.003    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.235%)  route 0.551ns (74.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/Q
                         net (fo=3, routed)           0.551     0.135    design_1_i/driver_output_0/inst/in_data_l[9]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.045     0.180 r  design_1_i/driver_output_0/inst/out_pdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.180    design_1_i/driver_output_0/inst/out_pdata[25]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.237    -0.003    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.821%)  route 0.563ns (75.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           0.563     0.146    design_1_i/driver_output_0/inst/in_data_l[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.191 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.191    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.237    -0.004    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092     0.088    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.303%)  route 0.579ns (75.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDSE (Prop_fdse_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/Q
                         net (fo=3, routed)           0.579     0.162    design_1_i/driver_output_0/inst/in_data_l[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.207 r  design_1_i/driver_output_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.207    design_1_i/driver_output_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.237    -0.004    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.091     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.136%)  route 0.561ns (72.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=1, routed)           0.561     0.169    design_1_i/driver_output_0/inst/in_data_r[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.045     0.214 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.214    design_1_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.074%)  route 0.587ns (75.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDSE (Prop_fdse_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.587     0.171    design_1_i/driver_output_0/inst/in_data_l[15]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.216 r  design_1_i/driver_output_0/inst/out_pdata[31]_i_1/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/driver_output_0/inst/out_pdata[31]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.237    -0.003    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_12288_design_1_clk_wiz_0_0_1
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       77.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[30]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[30]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             77.971ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.085%)  route 2.403ns (78.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.958     2.203    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y99          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                 77.971    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[26]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[26]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.167ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.642ns (22.530%)  route 2.208ns (77.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 79.932 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.763     2.008    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505    79.932    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[27]/C
                         clock pessimism              0.564    80.496    
                         clock uncertainty           -0.117    80.379    
    SLICE_X4Y98          FDRE (Setup_fdre_C_CE)      -0.205    80.174    design_1_i/driver_output_0/inst/out_pdata_reg[27]
  -------------------------------------------------------------------
                         required time                         80.174    
                         arrival time                          -2.008    
  -------------------------------------------------------------------
                         slack                                 78.167    

Slack (MET) :             78.175ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.642ns (22.608%)  route 2.198ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.753     1.998    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[11]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.173    design_1_i/driver_output_0/inst/out_pdata_reg[11]
  -------------------------------------------------------------------
                         required time                         80.173    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                 78.175    

Slack (MET) :             78.175ns  (required time - arrival time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.379ns  (clk_12288_design_1_clk_wiz_0_0 rise@81.379ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.642ns (22.608%)  route 2.198ns (77.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 79.931 - 81.379 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.625    -0.842    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X2Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.518    -0.324 r  design_1_i/driver_output_0/inst/bclk_divider_reg[0]/Q
                         net (fo=36, routed)          1.445     1.121    design_1_i/driver_output_0/inst/bclk_divider[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.124     1.245 r  design_1_i/driver_output_0/inst//i_/O
                         net (fo=30, routed)          0.753     1.998    design_1_i/driver_output_0/inst/out_pdata
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                     81.379    81.379 r  
    E3                                                0.000    81.379 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.379    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    82.798 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.959    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    76.756 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    78.337    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.428 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504    79.931    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.564    80.495    
                         clock uncertainty           -0.117    80.378    
    SLICE_X4Y95          FDRE (Setup_fdre_C_CE)      -0.205    80.173    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         80.173    
                         arrival time                          -1.998    
  -------------------------------------------------------------------
                         slack                                 78.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.293    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.273 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.273    -1.000    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.872 r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.817    design_1_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.806    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.763 r  design_1_i/clk_wiz_0/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.498    -1.265    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.000    
                         clock uncertainty            0.117    -0.883    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -0.889    design_1_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.889    
                         arrival time                          -0.817    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.692%)  route 0.120ns (39.308%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/Q
                         net (fo=1, routed)           0.120    -0.296    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[16]
    SLICE_X4Y95          LUT5 (Prop_lut5_I0_O)        0.045    -0.251 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.253    -0.542    
                         clock uncertainty            0.117    -0.425    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092    -0.333    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/out_bclock_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.651%)  route 0.154ns (45.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.588    -0.559    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.154    -0.264    design_1_i/clocker_0/inst/bclk_divider[3]
    SLICE_X3Y91          LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  design_1_i/clocker_0/inst/out_bclock_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/clocker_0/inst/out_bclock_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.794    design_1_i/clocker_0/inst/in_12288
    SLICE_X3Y91          FDRE                                         r  design_1_i/clocker_0/inst/out_bclock_reg/C
                         clock pessimism              0.274    -0.520    
                         clock uncertainty            0.117    -0.403    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.091    -0.312    design_1_i/clocker_0/inst/out_bclock_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.377%)  route 0.138ns (42.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/Q
                         net (fo=1, routed)           0.138    -0.277    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[2]
    SLICE_X3Y97          LUT5 (Prop_lut5_I0_O)        0.045    -0.232 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.117    -0.422    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.330    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/Q
                         net (fo=1, routed)           0.158    -0.258    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[24]
    SLICE_X4Y98          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  design_1_i/driver_output_0/inst/out_pdata[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/driver_output_0/inst/out_pdata[25]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.117    -0.440    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.103%)  route 0.158ns (45.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.590    -0.557    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/Q
                         net (fo=1, routed)           0.158    -0.258    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[28]
    SLICE_X4Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.213 r  design_1_i/driver_output_0/inst/out_pdata[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    design_1_i/driver_output_0/inst/out_pdata[29]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[29]/C
                         clock pessimism              0.237    -0.557    
                         clock uncertainty            0.117    -0.440    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092    -0.348    design_1_i/driver_output_0/inst/out_pdata_reg[29]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.257    design_1_i/driver_output_0/inst/out_pdata_reg_n_0_[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I0_O)        0.045    -0.212 r  design_1_i/driver_output_0/inst/out_pdata[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/driver_output_0/inst/out_pdata[5]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[5]/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.117    -0.439    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092    -0.347    design_1_i/driver_output_0/inst/out_pdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/out_sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.592    -0.555    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/driver_output_0/inst/bclk_divider_reg[2]/Q
                         net (fo=34, routed)          0.185    -0.229    design_1_i/driver_output_0/inst/bclk_divider[2]
    SLICE_X0Y99          LUT5 (Prop_lut5_I3_O)        0.042    -0.187 r  design_1_i/driver_output_0/inst/out_sdata_i_1/O
                         net (fo=1, routed)           0.000    -0.187    design_1_i/driver_output_0/inst/out_sdata_i_1_n_0
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_sdata_reg/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.117    -0.438    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.107    -0.331    design_1_i/driver_output_0/inst/out_sdata_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/driver_output_0/inst/bclk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/driver_output_0/inst/sampled_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.701%)  route 0.185ns (50.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.591    -0.556    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/bclk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/driver_output_0/inst/bclk_divider_reg[1]/Q
                         net (fo=35, routed)          0.185    -0.230    design_1_i/driver_output_0/inst/bclk_divider[1]
    SLICE_X0Y95          LUT5 (Prop_lut5_I0_O)        0.042    -0.188 r  design_1_i/driver_output_0/inst/sampled_i_1/O
                         net (fo=1, routed)           0.000    -0.188    design_1_i/driver_output_0/inst/sampled_i_1_n_0
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/sampled_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y95          FDRE                                         r  design_1_i/driver_output_0/inst/sampled_reg/C
                         clock pessimism              0.237    -0.556    
                         clock uncertainty            0.117    -0.439    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.107    -0.332    design_1_i/driver_output_0/inst/sampled_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@40.690ns period=81.379ns})
  Destination:            design_1_i/clocker_0/inst/bclk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_12288_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.190ns (50.859%)  route 0.184ns (49.141%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12288_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.588    -0.559    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/clocker_0/inst/bclk_divider_reg[3]/Q
                         net (fo=4, routed)           0.184    -0.235    design_1_i/clocker_0/inst/bclk_divider[3]
    SLICE_X4Y91          LUT5 (Prop_lut5_I3_O)        0.049    -0.186 r  design_1_i/clocker_0/inst/bclk_divider[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.186    design_1_i/clocker_0/inst/bclk_divider[4]_i_2_n_0
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.859    -0.796    design_1_i/clocker_0/inst/in_12288
    SLICE_X4Y91          FDRE                                         r  design_1_i/clocker_0/inst/bclk_divider_reg[4]/C
                         clock pessimism              0.237    -0.559    
                         clock uncertainty            0.117    -0.442    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.107    -0.335    design_1_i/clocker_0/inst/bclk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_12288_design_1_clk_wiz_0_0

Setup :           30  Failing Endpoints,  Worst Slack       -2.133ns,  Total Violation      -57.975ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.069ns  (logic 0.773ns (37.362%)  route 1.296ns (62.638%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.296  1790.931    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.295  1791.226 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000  1791.226    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.237  1789.062    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.031  1789.093    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                       1789.093    
                         arrival time                       -1791.226    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.099ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.035ns  (logic 0.580ns (28.501%)  route 1.455ns (71.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 1789.155 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.622  1789.155    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.456  1789.611 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/Q
                         net (fo=3, routed)           1.455  1791.066    design_1_i/driver_output_0/inst/in_data_l[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.124  1791.190 r  design_1_i/driver_output_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000  1791.190    design_1_i/driver_output_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.237  1789.060    
    SLICE_X4Y99          FDRE (Setup_fdre_C_D)        0.031  1789.091    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                       1789.091    
                         arrival time                       -1791.190    
  -------------------------------------------------------------------
                         slack                                 -2.099    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.018ns  (logic 0.773ns (38.301%)  route 1.245ns (61.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.245  1790.880    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.295  1791.175 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000  1791.175    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.237  1789.062    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.031  1789.093    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                       1789.093    
                         arrival time                       -1791.175    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -2.082ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        2.015ns  (logic 0.773ns (38.363%)  route 1.242ns (61.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.478  1789.635 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           1.242  1790.877    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.295  1791.172 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000  1791.172    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X0Y96          FDRE (Setup_fdre_C_D)        0.029  1789.090    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                       1789.090    
                         arrival time                       -1791.172    
  -------------------------------------------------------------------
                         slack                                 -2.082    

Slack (VIOLATED) :        -2.055ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.992ns  (logic 0.580ns (29.118%)  route 1.412ns (70.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 1789.154 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621  1789.154    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y96          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.456  1789.610 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/Q
                         net (fo=5, routed)           1.412  1791.022    design_1_i/driver_output_0/inst/in_data_l[0]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124  1791.146 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000  1791.146    design_1_i/driver_output_0/inst/out_pdata[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.237  1789.060    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.031  1789.091    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                       1789.091    
                         arrival time                       -1791.146    
  -------------------------------------------------------------------
                         slack                                 -2.055    

Slack (VIOLATED) :        -2.006ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.870%)  route 1.362ns (70.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 1788.897 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 1789.154 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.621  1789.154    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y95          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDSE (Prop_fdse_C_Q)         0.456  1789.610 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=3, routed)           1.362  1790.972    design_1_i/driver_output_0/inst/in_data_l[2]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.124  1791.096 r  design_1_i/driver_output_0/inst/out_pdata[18]_i_1/O
                         net (fo=1, routed)           0.000  1791.096    design_1_i/driver_output_0/inst/out_pdata[18]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.504  1788.897    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[18]/C
                         clock pessimism              0.399  1789.296    
                         clock uncertainty           -0.237  1789.059    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)        0.031  1789.090    design_1_i/driver_output_0/inst/out_pdata_reg[18]
  -------------------------------------------------------------------
                         required time                       1789.090    
                         arrival time                       -1791.096    
  -------------------------------------------------------------------
                         slack                                 -2.006    

Slack (VIOLATED) :        -1.979ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.912ns  (logic 0.642ns (33.569%)  route 1.270ns (66.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 1788.899 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.270  1790.945    design_1_i/driver_output_0/inst/in_data_r[4]
    SLICE_X3Y96          LUT5 (Prop_lut5_I4_O)        0.124  1791.069 r  design_1_i/driver_output_0/inst/out_pdata[4]_i_1/O
                         net (fo=1, routed)           0.000  1791.069    design_1_i/driver_output_0/inst/out_pdata[4]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.506  1788.899    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[4]/C
                         clock pessimism              0.399  1789.298    
                         clock uncertainty           -0.237  1789.061    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.029  1789.090    design_1_i/driver_output_0/inst/out_pdata_reg[4]
  -------------------------------------------------------------------
                         required time                       1789.090    
                         arrival time                       -1791.069    
  -------------------------------------------------------------------
                         slack                                 -1.979    

Slack (VIOLATED) :        -1.979ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.959ns  (logic 0.637ns (32.514%)  route 1.322ns (67.486%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 1788.900 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.322  1790.997    design_1_i/driver_output_0/inst/in_data_r[10]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.119  1791.116 r  design_1_i/driver_output_0/inst/out_pdata[10]_i_1/O
                         net (fo=1, routed)           0.000  1791.116    design_1_i/driver_output_0/inst/out_pdata[10]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.507  1788.900    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[10]/C
                         clock pessimism              0.399  1789.299    
                         clock uncertainty           -0.237  1789.062    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.075  1789.137    design_1_i/driver_output_0/inst/out_pdata_reg[10]
  -------------------------------------------------------------------
                         required time                       1789.137    
                         arrival time                       -1791.116    
  -------------------------------------------------------------------
                         slack                                 -1.979    

Slack (VIOLATED) :        -1.956ns  (required time - arrival time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.892ns  (logic 0.580ns (30.651%)  route 1.312ns (69.349%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.845ns = ( 1789.155 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.622  1789.155    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y98          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDSE (Prop_fdse_C_Q)         0.456  1789.611 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/Q
                         net (fo=3, routed)           1.312  1790.923    design_1_i/driver_output_0/inst/in_data_l[8]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.124  1791.047 r  design_1_i/driver_output_0/inst/out_pdata[24]_i_1/O
                         net (fo=1, routed)           0.000  1791.047    design_1_i/driver_output_0/inst/out_pdata[24]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[24]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.237  1789.060    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.031  1789.091    design_1_i/driver_output_0/inst/out_pdata_reg[24]
  -------------------------------------------------------------------
                         required time                       1789.091    
                         arrival time                       -1791.047    
  -------------------------------------------------------------------
                         slack                                 -1.956    

Slack (VIOLATED) :        -1.940ns  (required time - arrival time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.345ns  (clk_12288_design_1_clk_wiz_0_0 rise@1790.345ns - clk_100_design_1_clk_wiz_0_0 rise@1790.000ns)
  Data Path Delay:        1.875ns  (logic 0.642ns (34.239%)  route 1.233ns (65.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 1788.898 - 1790.345 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 1789.157 - 1790.000 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                   1790.000  1790.000 r  
    E3                                                0.000  1790.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489  1791.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  1792.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946  1785.776 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661  1787.437    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  1787.533 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.624  1789.157    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.518  1789.675 r  design_1_i/square_sampler_0/inst/audio_data_reg[14]/Q
                         net (fo=10, routed)          1.233  1790.908    design_1_i/driver_output_0/inst/in_data_r[6]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.124  1791.032 r  design_1_i/driver_output_0/inst/out_pdata[6]_i_1/O
                         net (fo=1, routed)           0.000  1791.032    design_1_i/driver_output_0/inst/out_pdata[6]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                   1790.345  1790.345 r  
    E3                                                0.000  1790.345 r  sys_clock (IN)
                         net (fo=0)                   0.000  1790.345    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418  1791.763 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  1792.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204  1785.721 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581  1787.302    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  1787.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          1.505  1788.898    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[6]/C
                         clock pessimism              0.399  1789.297    
                         clock uncertainty           -0.237  1789.060    
    SLICE_X4Y97          FDRE (Setup_fdre_C_D)        0.032  1789.092    design_1_i/driver_output_0/inst/out_pdata_reg[6]
  -------------------------------------------------------------------
                         required time                       1789.092    
                         arrival time                       -1791.032    
  -------------------------------------------------------------------
                         slack                                 -1.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.246ns (34.360%)  route 0.470ns (65.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.470     0.062    design_1_i/driver_output_0/inst/in_data_r[15]
    SLICE_X0Y97          LUT5 (Prop_lut5_I4_O)        0.098     0.160 r  design_1_i/driver_output_0/inst/out_pdata[15]_i_1/O
                         net (fo=1, routed)           0.000     0.160    design_1_i/driver_output_0/inst/out_pdata[15]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[15]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.237    -0.001    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.092     0.091    design_1_i/driver_output_0/inst/out_pdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.186ns (25.873%)  route 0.533ns (74.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y96          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/Q
                         net (fo=5, routed)           0.533     0.116    design_1_i/driver_output_0/inst/in_data_l[0]
    SLICE_X4Y97          LUT5 (Prop_lut5_I4_O)        0.045     0.161 r  design_1_i/driver_output_0/inst/out_pdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.161    design_1_i/driver_output_0/inst/out_pdata[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[16]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.237    -0.003    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.092     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.246ns (34.120%)  route 0.475ns (65.880%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.475     0.067    design_1_i/driver_output_0/inst/in_data_r[8]
    SLICE_X0Y96          LUT5 (Prop_lut5_I4_O)        0.098     0.165 r  design_1_i/driver_output_0/inst/out_pdata[8]_i_1/O
                         net (fo=1, routed)           0.000     0.165    design_1_i/driver_output_0/inst/out_pdata[8]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X0Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[8]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.091     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.165    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.873%)  route 0.480ns (66.127%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.148    -0.408 r  design_1_i/square_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.480     0.072    design_1_i/driver_output_0/inst/in_data_r[3]
    SLICE_X3Y97          LUT5 (Prop_lut5_I4_O)        0.098     0.170 r  design_1_i/driver_output_0/inst/out_pdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.170    design_1_i/driver_output_0/inst/out_pdata[3]_i_1_n_0
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.863    -0.792    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y97          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[3]/C
                         clock pessimism              0.555    -0.238    
                         clock uncertainty            0.237    -0.001    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092     0.091    design_1_i/driver_output_0/inst/out_pdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.170    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.513%)  route 0.543ns (74.487%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y99          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/Q
                         net (fo=3, routed)           0.543     0.127    design_1_i/driver_output_0/inst/in_data_l[12]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.172 r  design_1_i/driver_output_0/inst/out_pdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.172    design_1_i/driver_output_0/inst/out_pdata[28]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[28]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.237    -0.003    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.235%)  route 0.551ns (74.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y98          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/Q
                         net (fo=3, routed)           0.551     0.135    design_1_i/driver_output_0/inst/in_data_l[9]
    SLICE_X4Y98          LUT5 (Prop_lut5_I4_O)        0.045     0.180 r  design_1_i/driver_output_0/inst/out_pdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.180    design_1_i/driver_output_0/inst/out_pdata[25]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y98          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[25]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.237    -0.003    
    SLICE_X4Y98          FDRE (Hold_fdre_C_D)         0.092     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.186ns (24.821%)  route 0.563ns (75.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDRE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/Q
                         net (fo=3, routed)           0.563     0.146    design_1_i/driver_output_0/inst/in_data_l[1]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.191 r  design_1_i/driver_output_0/inst/out_pdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.191    design_1_i/driver_output_0/inst/out_pdata[17]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[17]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.237    -0.004    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.092     0.088    design_1_i/driver_output_0/inst/out_pdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.186ns (24.303%)  route 0.579ns (75.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.589    -0.558    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X5Y95          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDSE (Prop_fdse_C_Q)         0.141    -0.417 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/Q
                         net (fo=3, routed)           0.579     0.162    design_1_i/driver_output_0/inst/in_data_l[3]
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.207 r  design_1_i/driver_output_0/inst/out_pdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.207    design_1_i/driver_output_0/inst/out_pdata[19]_i_1_n_0
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.860    -0.795    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y95          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[19]/C
                         clock pessimism              0.555    -0.241    
                         clock uncertainty            0.237    -0.004    
    SLICE_X4Y95          FDRE (Hold_fdre_C_D)         0.091     0.087    design_1_i/driver_output_0/inst/out_pdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.087    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.136%)  route 0.561ns (72.864%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.591    -0.556    design_1_i/square_sampler_0/inst/click
    SLICE_X2Y96          FDRE                                         r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164    -0.392 r  design_1_i/square_sampler_0/inst/audio_data_reg[2]/Q
                         net (fo=1, routed)           0.561     0.169    design_1_i/driver_output_0/inst/in_data_r[2]
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.045     0.214 r  design_1_i/driver_output_0/inst/out_pdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.214    design_1_i/driver_output_0/inst/out_pdata[2]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.793    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X3Y96          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[2]/C
                         clock pessimism              0.555    -0.239    
                         clock uncertainty            0.237    -0.002    
    SLICE_X3Y96          FDRE (Hold_fdre_C_D)         0.092     0.090    design_1_i/driver_output_0/inst/out_pdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/driver_output_0/inst/out_pdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_12288_design_1_clk_wiz_0_0  {rise@0.000ns fall@40.690ns period=81.379ns})
  Path Group:             clk_12288_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12288_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.186ns (24.074%)  route 0.587ns (75.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.590    -0.557    design_1_i/triangle_sampler_0/inst/clk100m
    SLICE_X7Y99          FDSE                                         r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDSE (Prop_fdse_C_Q)         0.141    -0.416 r  design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/Q
                         net (fo=3, routed)           0.587     0.171    design_1_i/driver_output_0/inst/in_data_l[15]
    SLICE_X4Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.216 r  design_1_i/driver_output_0/inst/out_pdata[31]_i_1/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/driver_output_0/inst/out_pdata[31]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12288_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_12288_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=42, routed)          0.861    -0.794    design_1_i/driver_output_0/inst/in_mclock
    SLICE_X4Y99          FDRE                                         r  design_1_i/driver_output_0/inst/out_pdata_reg[31]/C
                         clock pessimism              0.555    -0.240    
                         clock uncertainty            0.237    -0.003    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092     0.089    design_1_i/driver_output_0/inst/out_pdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.216    
  -------------------------------------------------------------------
                         slack                                  0.126    





