Synthesis report
Fri Sep  6 16:01:36 2024
Quartus Prime Version 24.1.0 Build 115 03/21/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Analysis Summary
  3. Additional Pragma Usages
  4. Verilog Macro Usage
  5. Warnings for ../fpga/src/ariane_peripherals_xilinx.sv
  6. Warnings for ../fpga/src/ariane_xilinx.sv
  7. Warnings for src/cva6_intel.sv
  8. Warnings for src/cva6_intel_peripherals.sv
  9. Warnings for ../tb/ariane_peripherals.sv
 10. Warnings for ../tb/ariane_testharness.sv
 11. Warnings for ../../vendor/pulp-platform/axi/src/axi_atop_filter.sv
 12. Warnings for ../../vendor/pulp-platform/axi/src/axi_cut.sv
 13. Warnings for ../../vendor/pulp-platform/axi/src/axi_delayer.sv
 14. Warnings for ../../vendor/pulp-platform/axi/src/axi_demux.sv
 15. Warnings for ../../vendor/pulp-platform/axi/src/axi_join.sv
 16. Warnings for ../../vendor/pulp-platform/axi/src/axi_multicut.sv
 17. Warnings for ../../vendor/pulp-platform/axi/src/axi_mux.sv
 18. Warnings for ../../vendor/pulp-platform/axi/src/axi_to_axi_lite.sv
 19. Warnings for ../../vendor/pulp-platform/axi/src/axi_xbar.sv
 20. Warnings for ../../core/alu.sv
 21. Warnings for ../../core/ariane_regfile_ff.sv
 22. Warnings for ../../core/cache_subsystem/miss_handler.sv
 23. Warnings for ../../core/cache_subsystem/std_nbdcache.sv
 24. Warnings for ../../core/cva6.sv
 25. Warnings for ../../core/cva6_mmu/cva6_ptw.sv
 26. Warnings for ../../core/cva6_mmu/cva6_shared_tlb.sv
 27. Warnings for ../../core/cva6_mmu/cva6_tlb.sv
 28. Warnings for ../../core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
 29. Warnings for ../../core/cvxif_example/include/cvxif_instr_pkg.sv
 30. Warnings for ../../core/frontend/frontend.sv
 31. Warnings for ../../core/frontend/instr_queue.sv
 32. Warnings for ../../core/id_stage.sv
 33. Warnings for ../../core/instr_realign.sv
 34. Warnings for ../../core/issue_read_operands.sv
 35. Warnings for ../../core/issue_stage.sv
 36. Warnings for ../../core/multiplier.sv
 37. Warnings for ../../core/pmp/src/pmp.sv
 38. Warnings for ../../core/scoreboard.sv
 39. Warnings for ../fpga/src/ariane-ethernet/rgmii_lfsr.sv
 40. Warnings for ../rv_plic/rtl/plic_top.sv
 41. Warnings for ../src/axi_riscv_atomics/src/axi_riscv_amos.sv
 42. General Warnings
 43. Design Analysis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------------------------+
; Design Analysis Summary                                    ;
+------------------------+-----------------------------------+
; Design Analysis Status ; Failed - Fri Sep  6 16:01:36 2024 ;
; Revision Name          ; Example-Project                   ;
; Top-level Entity Name  ; cva6_intel                        ;
; Family                 ; Agilex 7                          ;
+------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Additional Pragma Usages                                                                                                        ;
+---------------------------------------------------+---------------+-------------------------------------------------------------+
; Entity                                            ; Name          ; Location                                                    ;
+---------------------------------------------------+---------------+-------------------------------------------------------------+
; --                                                ; translate_off ; config_pkg.sv:346                                           ;
; --                                                ; translate_on  ; config_pkg.sv:356                                           ;
; --                                                ; translate_off ; axi_pkg.sv:112                                              ;
; --                                                ; translate_on  ; axi_pkg.sv:118                                              ;
; --                                                ; translate_off ; SyncDpRam.sv:24                                             ;
; --                                                ; translate_on  ; SyncDpRam.sv:26                                             ;
; --                                                ; translate_off ; SyncDpRam.sv:173                                            ;
; --                                                ; translate_on  ; SyncDpRam.sv:180                                            ;
; --                                                ; translate_off ; AsyncDpRam.sv:56                                            ;
; --                                                ; translate_on  ; AsyncDpRam.sv:60                                            ;
; --                                                ; translate_off ; AsyncDpRam.sv:100                                           ;
; --                                                ; translate_on  ; AsyncDpRam.sv:104                                           ;
; --                                                ; translate_off ; AsyncThreePortRam.sv:60                                     ;
; --                                                ; translate_on  ; AsyncThreePortRam.sv:64                                     ;
; --                                                ; translate_off ; fpnew_pkg.sv:95                                             ;
; --                                                ; translate_on  ; fpnew_pkg.sv:97                                             ;
; --                                                ; translate_off ; riscv_pkg.sv:908                                            ;
; --                                                ; translate_on  ; riscv_pkg.sv:943                                            ;
; --                                                ; translate_off ; cf_math_pkg.sv:26                                           ;
; --                                                ; translate_on  ; cf_math_pkg.sv:40                                           ;
; --                                                ; translate_off ; lfsr.sv:293                                                 ;
; --                                                ; translate_on  ; lfsr.sv:313                                                 ;
; --                                                ; translate_off ; lfsr_8bit.sv:55                                             ;
; --                                                ; translate_on  ; lfsr_8bit.sv:59                                             ;
; --                                                ; translate_off ; stream_arbiter_flushable.sv:77                              ;
; --                                                ; translate_on  ; stream_arbiter_flushable.sv:79                              ;
; --                                                ; translate_off ; stream_mux.sv:38                                            ;
; --                                                ; translate_on  ; stream_mux.sv:44                                            ;
; --                                                ; translate_off ; lzc.sv:52                                                   ;
; --                                                ; translate_on  ; lzc.sv:56                                                   ;
; --                                                ; translate_off ; rr_arb_tree.sv:112                                          ;
; --                                                ; translate_on  ; rr_arb_tree.sv:119                                          ;
; --                                                ; translate_off ; rr_arb_tree.sv:171                                          ;
; --                                                ; translate_on  ; rr_arb_tree.sv:186                                          ;
; --                                                ; translate_off ; rr_arb_tree.sv:310                                          ;
; --                                                ; translate_on  ; rr_arb_tree.sv:345                                          ;
; --                                                ; translate_off ; exp_backoff.sv:84                                           ;
; --                                                ; translate_on  ; exp_backoff.sv:96                                           ;
; --                                                ; translate_off ; cva6.sv:1451                                                ;
; --                                                ; translate_on  ; cva6.sv:1455                                                ;
; --                                                ; translate_off ; cva6.sv:1461                                                ;
; --                                                ; translate_on  ; cva6.sv:1600                                                ;
; --                                                ; translate_off ; cva6.sv:1652                                                ;
; --                                                ; translate_on  ; cva6.sv:1657                                                ;
; --                                                ; translate_off ; csr_regfile.sv:2548                                         ;
; --                                                ; translate_on  ; csr_regfile.sv:2555                                         ;
; --                                                ; translate_off ; issue_read_operands.sv:762                                  ;
; --                                                ; translate_on  ; issue_read_operands.sv:780                                  ;
; --                                                ; translate_off ; load_unit.sv:548                                            ;
; --                                                ; translate_on  ; load_unit.sv:567                                            ;
; --                                                ; translate_off ; scoreboard.sv:473                                           ;
; --                                                ; translate_on  ; scoreboard.sv:511                                           ;
; --                                                ; translate_off ; store_buffer.sv:270                                         ;
; --                                                ; translate_on  ; store_buffer.sv:289                                         ;
; --                                                ; translate_off ; axi_shim.sv:301                                             ;
; --                                                ; translate_on  ; axi_shim.sv:308                                             ;
; --                                                ; translate_off ; cva6_fifo_v3.sv:213                                         ;
; --                                                ; translate_on  ; cva6_fifo_v3.sv:228                                         ;
; --                                                ; translate_off ; instr_queue.sv:563                                          ;
; --                                                ; translate_on  ; instr_queue.sv:576                                          ;
; --                                                ; translate_off ; frontend.sv:575                                             ;
; --                                                ; translate_on  ; frontend.sv:582                                             ;
; --                                                ; translate_off ; wt_dcache_ctrl.sv:284                                       ;
; --                                                ; translate_on  ; wt_dcache_ctrl.sv:300                                       ;
; --                                                ; translate_off ; wt_dcache_mem.sv:373                                        ;
; --                                                ; translate_on  ; wt_dcache_mem.sv:438                                        ;
; --                                                ; translate_off ; wt_dcache_missunit.sv:619                                   ;
; --                                                ; translate_on  ; wt_dcache_missunit.sv:646                                   ;
; --                                                ; translate_off ; wt_dcache_wbuffer.sv:644                                    ;
; --                                                ; translate_on  ; wt_dcache_wbuffer.sv:697                                    ;
; --                                                ; translate_off ; wt_dcache.sv:374                                            ;
; --                                                ; translate_on  ; wt_dcache.sv:387                                            ;
; --                                                ; translate_off ; cva6_icache.sv:537                                          ;
; --                                                ; translate_on  ; cva6_icache.sv:596                                          ;
; --                                                ; translate_off ; wt_cache_subsystem.sv:241                                   ;
; --                                                ; translate_on  ; wt_cache_subsystem.sv:285                                   ;
; --                                                ; translate_off ; wt_axi_adapter.sv:719                                       ;
; --                                                ; translate_on  ; wt_axi_adapter.sv:723                                       ;
; --                                                ; translate_off ; miss_handler.sv:542                                         ;
; --                                                ; translate_on  ; miss_handler.sv:548                                         ;
; --                                                ; translate_off ; miss_handler.sv:832                                         ;
; --                                                ; translate_on  ; miss_handler.sv:854                                         ;
; --                                                ; translate_off ; cache_ctrl.sv:473                                           ;
; --                                                ; translate_on  ; cache_ctrl.sv:491                                           ;
; --                                                ; translate_off ; std_cache_subsystem.sv:288                                  ;
; --                                                ; translate_on  ; std_cache_subsystem.sv:331                                  ;
; --                                                ; translate_off ; std_nbdcache.sv:296                                         ;
; --                                                ; translate_on  ; std_nbdcache.sv:301                                         ;
; --                                                ; translate_off ; hwpf_stride_wrapper.sv:134                                  ;
; --                                                ; translate_on  ; hwpf_stride_wrapper.sv:140                                  ;
; --                                                ; translate_off ; cva6_hpdcache_subsystem.sv:468                              ;
; --                                                ; translate_on  ; cva6_hpdcache_subsystem.sv:517                              ;
; --                                                ; translate_off ; cva6_hpdcache_subsystem_axi_arbiter.sv:546                  ;
; --                                                ; translate_on  ; cva6_hpdcache_subsystem_axi_arbiter.sv:556                  ;
; --                                                ; translate_off ; cva6_hpdcache_if_adapter.sv:220                             ;
; --                                                ; translate_on  ; cva6_hpdcache_if_adapter.sv:224                             ;
; --                                                ; translate_off ; pmp.sv:78                                                   ;
; --                                                ; translate_on  ; pmp.sv:92                                                   ;
; --                                                ; translate_off ; pmp_entry.sv:58                                             ;
; --                                                ; translate_on  ; pmp_entry.sv:64                                             ;
; --                                                ; translate_off ; pmp_entry.sv:79                                             ;
; --                                                ; translate_on  ; pmp_entry.sv:107                                            ;
; --                                                ; translate_off ; tc_sram_wrapper_cache_techno.sv:41                          ;
; --                                                ; translate_on  ; tc_sram_wrapper_cache_techno.sv:62                          ;
; --                                                ; translate_off ; sram.sv:106                                                 ;
; --                                                ; translate_on  ; sram.sv:114                                                 ;
; --                                                ; translate_off ; cva6_tlb.sv:402                                             ;
; --                                                ; translate_on  ; cva6_tlb.sv:439                                             ;
; --                                                ; translate_off ; axi_lite_interface.sv:160                                   ;
; --                                                ; translate_on  ; axi_lite_interface.sv:169                                   ;
; --                                                ; translate_off ; clint.sv:228                                                ;
; --                                                ; translate_on  ; clint.sv:235                                                ;
; --                                                ; translate_off ; axi_riscv_amos.sv:985                                       ;
; --                                                ; translate_on  ; axi_riscv_amos.sv:1002                                      ;
; --                                                ; translate_off ; axi_res_tbl.sv:82                                           ;
; --                                                ; translate_on  ; axi_res_tbl.sv:91                                           ;
; --                                                ; translate_off ; axi_riscv_lrsc_wrap.sv:139                                  ;
; --                                                ; translate_on  ; axi_riscv_lrsc_wrap.sv:146                                  ;
; --                                                ; translate_off ; axi_riscv_amos_alu.sv:69                                    ;
; --                                                ; translate_on  ; axi_riscv_amos_alu.sv:76                                    ;
; --                                                ; translate_off ; axi_riscv_lrsc.sv:494                                       ;
; --                                                ; translate_on  ; axi_riscv_lrsc.sv:507                                       ;
; --                                                ; translate_off ; axi_riscv_atomics_wrap.sv:142                               ;
; --                                                ; translate_on  ; axi_riscv_atomics_wrap.sv:149                               ;
; --                                                ; translate_off ; axi_multicut.sv:83                                          ;
; --                                                ; translate_on  ; axi_multicut.sv:89                                          ;
; --                                                ; translate_off ; axi_multicut.sv:151                                         ;
; --                                                ; translate_on  ; axi_multicut.sv:168                                         ;
; --                                                ; translate_off ; axi_multicut.sv:225                                         ;
; --                                                ; translate_on  ; axi_multicut.sv:236                                         ;
; --                                                ; translate_off ; rstgen_bypass.sv:50                                         ;
; --                                                ; translate_on  ; rstgen_bypass.sv:56                                         ;
; --                                                ; translate_off ; addr_decode.sv:104                                          ;
; --                                                ; translate_on  ; addr_decode.sv:158                                          ;
; --                                                ; translate_off ; axi_cut.sv:179                                              ;
; --                                                ; translate_on  ; axi_cut.sv:196                                              ;
; --                                                ; translate_off ; axi_cut.sv:253                                              ;
; --                                                ; translate_on  ; axi_cut.sv:264                                              ;
; --                                                ; translate_off ; axi_join.sv:26                                              ;
; --                                                ; translate_on  ; axi_join.sv:35                                              ;
; --                                                ; translate_off ; axi_delayer.sv:188                                          ;
; --                                                ; translate_on  ; axi_delayer.sv:197                                          ;
; --                                                ; translate_off ; axi_to_axi_lite.sv:101                                      ;
; --                                                ; translate_on  ; axi_to_axi_lite.sv:109                                      ;
; --                                                ; translate_off ; axi_to_axi_lite.sv:228                                      ;
; --                                                ; translate_on  ; axi_to_axi_lite.sv:243                                      ;
; --                                                ; translate_off ; axi_id_prepend.sv:112                                       ;
; --                                                ; translate_on  ; axi_id_prepend.sv:160                                       ;
; --                                                ; translate_off ; axi_atop_filter.sv:360                                      ;
; --                                                ; translate_on  ; axi_atop_filter.sv:368                                      ;
; --                                                ; translate_off ; axi_atop_filter.sv:435                                      ;
; --                                                ; translate_on  ; axi_atop_filter.sv:443                                      ;
; --                                                ; translate_off ; axi_err_slv.sv:245                                          ;
; --                                                ; translate_on  ; axi_err_slv.sv:259                                          ;
; --                                                ; translate_off ; axi_mux.sv:390                                              ;
; --                                                ; translate_on  ; axi_mux.sv:418                                              ;
; --                                                ; translate_off ; axi_demux.sv:535                                            ;
; --                                                ; translate_on  ; axi_demux.sv:572                                            ;
; --                                                ; translate_off ; axi_demux.sv:683                                            ;
; --                                                ; translate_on  ; axi_demux.sv:693                                            ;
; --                                                ; translate_off ; axi_xbar.sv:105                                             ;
; --                                                ; translate_on  ; axi_xbar.sv:131                                             ;
; --                                                ; translate_off ; axi_xbar.sv:225                                             ;
; --                                                ; translate_on  ; axi_xbar.sv:236                                             ;
; --                                                ; translate_off ; spill_register_flushable.sv:97                              ;
; --                                                ; translate_on  ; spill_register_flushable.sv:103                             ;
; --                                                ; translate_off ; fifo_v2.sv:70                                               ;
; --                                                ; translate_on  ; fifo_v2.sv:77                                               ;
; --                                                ; translate_off ; lfsr_16bit.sv:61                                            ;
; --                                                ; translate_on  ; lfsr_16bit.sv:66                                            ;
; --                                                ; translate_off ; tc_clk.sv:113                                               ;
; --                                                ; translate_on  ; tc_clk.sv:117                                               ;
; --                                                ; translate_off ; ariane_peripherals.sv:288                                   ;
; --                                                ; translate_on  ; ariane_peripherals.sv:301                                   ;
; --                                                ; translate_off ; uart.sv:25                                                  ;
; --                                                ; translate_on  ; uart.sv:103                                                 ;
; --                                                ; translate_off ; ariane_peripherals_xilinx.sv:294                            ;
; --                                                ; translate_on  ; ariane_peripherals_xilinx.sv:309                            ;
; --                                                ; translate_off ; rgmii_lfsr.sv:355                                           ;
; --                                                ; translate_on  ; rgmii_lfsr.sv:357                                           ;
; --                                                ; translate_off ; SyncSpRamBeNx64.sv:65                                       ;
; --                                                ; translate_on  ; SyncSpRamBeNx64.sv:77                                       ;
; --                                                ; translate_off ; SyncSpRamBeNx64.sv:164                                      ;
; --                                                ; translate_on  ; SyncSpRamBeNx64.sv:168                                      ;
; --                                                ; translate_off ; cva6_intel_peripherals.sv:295                               ;
; --                                                ; translate_on  ; cva6_intel_peripherals.sv:310                               ;
; --                                                ; translate_off ; cva6_intel_altera_merlin_axi_master_ni_1980_4qd7sla.sv:1072 ;
; --                                                ; translate_on  ; cva6_intel_altera_merlin_axi_master_ni_1980_4qd7sla.sv:1207 ;
; --                                                ; translate_off ; cva6_intel_altera_merlin_width_adapter_1940_7beubrq.sv:860  ;
; --                                                ; translate_on  ; cva6_intel_altera_merlin_width_adapter_1940_7beubrq.sv:867  ;
; --                                                ; translate_off ; cva6_intel_altera_merlin_width_adapter_1940_oerlvea.sv:860  ;
; --                                                ; translate_on  ; cva6_intel_altera_merlin_width_adapter_1940_oerlvea.sv:867  ;
; --                                                ; translate_off ; cva6_intel_altera_merlin_width_adapter_1940_23tf3cy.sv:860  ;
; --                                                ; translate_on  ; cva6_intel_altera_merlin_width_adapter_1940_23tf3cy.sv:867  ;
; --                                                ; translate_off ; cva6_intel_altera_merlin_width_adapter_1940_n3kmvxq.sv:860  ;
; --                                                ; translate_on  ; cva6_intel_altera_merlin_width_adapter_1940_n3kmvxq.sv:867  ;
; --                                                ; translate_off ; cva6_intel_altera_merlin_burst_adapter_1932_tkah2sy.sv:323  ;
; --                                                ; translate_on  ; cva6_intel_altera_merlin_burst_adapter_1932_tkah2sy.sv:356  ;
; --                                                ; translate_off ; cva6_intel_altera_merlin_burst_adapter_1932_yfl5eai.sv:323  ;
; --                                                ; translate_on  ; cva6_intel_altera_merlin_burst_adapter_1932_yfl5eai.sv:356  ;
; --                                                ; translate_off ; cva6_intel_altera_merlin_slave_agent_1921_b6r3djy.sv:800    ;
; --                                                ; translate_on  ; cva6_intel_altera_merlin_slave_agent_1921_b6r3djy.sv:805    ;
; cva6_intel_altera_merlin_multiplexer_1922_745klti ; parallel_case ; cva6_intel_altera_merlin_multiplexer_1922_745klti.sv:323    ;
; cva6_intel_altera_merlin_multiplexer_1922_iqaypey ; parallel_case ; cva6_intel_altera_merlin_multiplexer_1922_iqaypey.sv:323    ;
+---------------------------------------------------+---------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Verilog Macro Usage                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------+----------+------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                      ; Location ; From ; Value                                                                                          ; Arguments                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------+----------+------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv                                                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FF                                                                                                                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; acc_valid_q, acc_valid_d, '0                                                                                                                                                                                                             ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__d);                                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 197      ; RTL  ; <same as above>                                                                                ; insn_pending_q, insn_pending_d, '0                                                                                                                                                                                                       ;
;         Refer                                                                                                             ; 203      ; RTL  ; <same as above>                                                                                ; insn_ready_q, insn_ready_d, '0                                                                                                                                                                                                           ;
;         Refer                                                                                                             ; 358      ; RTL  ; <same as above>                                                                                ; wait_acc_store_q, wait_acc_store_d, '0                                                                                                                                                                                                   ;
;     REG_DFLT_CLK                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 197      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 203      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 358      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_RST                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 197      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 197      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 203      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 203      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 358      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 358      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_MEM_REQ_T                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 232      ; RTL  ; struct packed {                                                                                ; hpdcache_mem_addr_t, hpdcache_mem_id_t                                                                                                                                                                                                   ;
;                                                                                                                           ;          ;      ;         __addr_t                              mem_req_addr;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_len_t      mem_req_len;                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_size_t     mem_req_size;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __id_t                                mem_req_id;                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_command_e  mem_req_command;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_atomic_e   mem_req_atomic;                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                                 mem_req_cacheable;                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_MEM_REQ_W_T                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 234      ; RTL  ; struct packed {                                                                                ; hpdcache_mem_data_t, hpdcache_mem_be_t                                                                                                                                                                                                   ;
;                                                                                                                           ;          ;      ;         __data_t                              mem_req_w_data;                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __be_t                                mem_req_w_be;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                                 mem_req_w_last;                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_MEM_RESP_R_T                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 233      ; RTL  ; struct packed {                                                                                ; hpdcache_mem_id_t, hpdcache_mem_data_t                                                                                                                                                                                                   ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_error_e    mem_resp_r_error;                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __id_t                                mem_resp_r_id;                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __data_t                              mem_resp_r_data;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                                 mem_resp_r_last;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_MEM_RESP_W_T                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 235      ; RTL  ; struct packed {                                                                                ; hpdcache_mem_id_t                                                                                                                                                                                                                        ;
;                                                                                                                           ;          ;      ;         logic                                 mem_resp_w_is_atomic;                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_error_e    mem_resp_w_error;                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __id_t                                mem_resp_w_id;                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_REQ_T                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 242      ; RTL  ; struct packed {                                                                                ; hpdcache_req_offset_t, hpdcache_req_data_t, hpdcache_req_be_t, hpdcache_req_sid_t, hpdcache_req_tid_t, hpdcache_tag_t                                                                                                                    ;
;                                                                                                                           ;          ;      ;         __offset_t                        addr_offset;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __data_t                          wdata;                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_req_op_t   op;                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __be_t                            be;                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_req_size_t size;                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __sid_t                           sid;                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __tid_t                           tid;                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                             need_rsp;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                             phys_indexed;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __tag_t                           addr_tag;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_pma_t      pma;                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_RSP_T                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 244      ; RTL  ; struct packed {                                                                                ; hpdcache_req_data_t, hpdcache_req_sid_t, hpdcache_req_tid_t                                                                                                                                                                              ;
;                                                                                                                           ;          ;      ;         __data_t rdata;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __sid_t  sid;                                                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __tid_t  tid;                                                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic    error;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic    aborted;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_TYPEDEF_MEM_ATTR_T                                                                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 231      ; RTL  ; typedef logic [  __params.u.memAddrWidth-1:0] __addr_t;                                        ; hpdcache_mem_addr_t, hpdcache_mem_id_t, hpdcache_mem_data_t,                               hpdcache_mem_be_t, hpdcacheCfg                                                                                                                ;
;                                                                                                                           ;          ;      ;     typedef logic [    __params.u.memIdWidth-1:0] __id_t;                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic [  __params.u.memDataWidth-1:0] __data_t;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic [__params.u.memDataWidth/8-1:0] __be_t                                       ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_TYPEDEF_MEM_REQ_T                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 232      ; RTL  ; typedef `HPDCACHE_DECL_MEM_REQ_T(__addr_t, __id_t) __name__                                    ; hpdcache_mem_req_t, hpdcache_mem_addr_t, hpdcache_mem_id_t                                                                                                                                                                               ;
;     HPDCACHE_TYPEDEF_MEM_REQ_W_T                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 234      ; RTL  ; typedef `HPDCACHE_DECL_MEM_REQ_W_T(__data_t, __be_t) __name__                                  ; hpdcache_mem_req_w_t, hpdcache_mem_data_t, hpdcache_mem_be_t                                                                                                                                                                             ;
;     HPDCACHE_TYPEDEF_MEM_RESP_R_T                                                                                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 233      ; RTL  ; typedef `HPDCACHE_DECL_MEM_RESP_R_T(__id_t, __data_t) __name__                                 ; hpdcache_mem_resp_r_t, hpdcache_mem_id_t, hpdcache_mem_data_t                                                                                                                                                                            ;
;     HPDCACHE_TYPEDEF_MEM_RESP_W_T                                                                                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 235      ; RTL  ; typedef `HPDCACHE_DECL_MEM_RESP_W_T(__id_t) __name__                                           ; hpdcache_mem_resp_w_t, hpdcache_mem_id_t                                                                                                                                                                                                 ;
;     HPDCACHE_TYPEDEF_REQ_ATTR_T                                                                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 239      ; RTL  ; typedef logic       [         __params.tagWidth-1:0] __tag_t;                                  ; hpdcache_req_offset_t, hpdcache_data_word_t, hpdcache_data_be_t,                               hpdcache_req_data_t, hpdcache_req_be_t, hpdcache_req_sid_t,                               hpdcache_req_tid_t, hpdcache_tag_t, hpdcacheCfg ;
;                                                                                                                           ;          ;      ;     typedef logic       [      __params.u.wordWidth-1:0] __word_t;                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic       [    __params.u.wordWidth/8-1:0] __word_be_t;                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic       [   __params.reqOffsetWidth-1:0] __offset_t;                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef __word_t    [       __params.u.reqWords-1:0] __data_t;                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef __word_be_t [       __params.u.reqWords-1:0] __be_t;                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic       [  __params.u.reqSrcIdWidth-1:0] __sid_t;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic       [__params.u.reqTransIdWidth-1:0] __tid_t                               ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_TYPEDEF_REQ_T                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 242      ; RTL  ; typedef `HPDCACHE_DECL_REQ_T(__offset_t, __data_t, __be_t, __sid_t, __tid_t, __tag_t) __name__ ; hpdcache_req_t, hpdcache_req_offset_t, hpdcache_req_data_t,                          hpdcache_req_be_t, hpdcache_req_sid_t, hpdcache_req_tid_t,                          hpdcache_tag_t                                                  ;
;     HPDCACHE_TYPEDEF_RSP_T                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 244      ; RTL  ; typedef `HPDCACHE_DECL_RSP_T(__data_t, __sid_t, __tid_t) __name__                              ; hpdcache_rsp_t, hpdcache_req_data_t, hpdcache_req_sid_t,                          hpdcache_req_tid_t                                                                                                                                     ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ENABLE_CMO                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 250      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 296      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_MEM_REQ_T                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 29       ;      ; struct packed {                                                                                ; __addr_t,__id_t                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __addr_t                              mem_req_addr;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_len_t      mem_req_len;                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_size_t     mem_req_size;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __id_t                                mem_req_id;                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_command_e  mem_req_command;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_atomic_e   mem_req_atomic;                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                                 mem_req_cacheable;                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_MEM_REQ_W_T                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 48       ;      ; struct packed {                                                                                ; __data_t,__be_t                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __data_t                              mem_req_w_data;                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __be_t                                mem_req_w_be;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                                 mem_req_w_last;                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_MEM_RESP_R_T                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 40       ;      ; struct packed {                                                                                ; __id_t,__data_t                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_error_e    mem_resp_r_error;                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __id_t                                mem_resp_r_id;                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __data_t                              mem_resp_r_data;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                                 mem_resp_r_last;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_MEM_RESP_W_T                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 55       ;      ; struct packed {                                                                                ; __id_t                                                                                                                                                                                                                                   ;
;                                                                                                                           ;          ;      ;         logic                                 mem_resp_w_is_atomic;                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_mem_error_e    mem_resp_w_error;                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __id_t                                mem_resp_w_id;                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_REQ_T                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 80       ;      ; struct packed {                                                                                ; __offset_t,__data_t,__be_t,__sid_t,__tid_t,__tag_t                                                                                                                                                                                       ;
;                                                                                                                           ;          ;      ;         __offset_t                        addr_offset;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __data_t                          wdata;                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_req_op_t   op;                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __be_t                            be;                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_req_size_t size;                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __sid_t                           sid;                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __tid_t                           tid;                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                             need_rsp;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic                             phys_indexed;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __tag_t                           addr_tag;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         hpdcache_pkg::hpdcache_pma_t      pma;                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_DECL_RSP_T                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 108      ;      ; struct packed {                                                                                ; __data_t,__sid_t,__tid_t                                                                                                                                                                                                                 ;
;                                                                                                                           ;          ;      ;         __data_t rdata;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __sid_t  sid;                                                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         __tid_t  tid;                                                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic    error;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;         logic    aborted;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     }                                                                                          ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_TYPEDEF_MEM_ATTR_T                                                                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 62       ;      ; typedef logic [  __params.u.memAddrWidth-1:0] __addr_t;                                        ; __addr_t,__id_t,__data_t,__be_t,__params                                                                                                                                                                                                 ;
;                                                                                                                           ;          ;      ;     typedef logic [    __params.u.memIdWidth-1:0] __id_t;                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic [  __params.u.memDataWidth-1:0] __data_t;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic [__params.u.memDataWidth/8-1:0] __be_t                                       ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_TYPEDEF_MEM_REQ_T                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 68       ;      ; typedef `HPDCACHE_DECL_MEM_REQ_T(__addr_t, __id_t) __name__                                    ; __name__,__addr_t,__id_t                                                                                                                                                                                                                 ;
;     HPDCACHE_TYPEDEF_MEM_REQ_W_T                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 74       ;      ; typedef `HPDCACHE_DECL_MEM_REQ_W_T(__data_t, __be_t) __name__                                  ; __name__,__data_t,__be_t                                                                                                                                                                                                                 ;
;     HPDCACHE_TYPEDEF_MEM_RESP_R_T                                                                                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 71       ;      ; typedef `HPDCACHE_DECL_MEM_RESP_R_T(__id_t, __data_t) __name__                                 ; __name__,__id_t,__data_t                                                                                                                                                                                                                 ;
;     HPDCACHE_TYPEDEF_MEM_RESP_W_T                                                                                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 77       ;      ; typedef `HPDCACHE_DECL_MEM_RESP_W_T(__id_t) __name__                                           ; __name__,__id_t                                                                                                                                                                                                                          ;
;     HPDCACHE_TYPEDEF_REQ_ATTR_T                                                                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 95       ;      ; typedef logic       [         __params.tagWidth-1:0] __tag_t;                                  ; __offset_t,__word_t,__word_be_t,__data_t,__be_t,__sid_t,__tid_t,__tag_t,__params                                                                                                                                                         ;
;                                                                                                                           ;          ;      ;     typedef logic       [      __params.u.wordWidth-1:0] __word_t;                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic       [    __params.u.wordWidth/8-1:0] __word_be_t;                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic       [   __params.reqOffsetWidth-1:0] __offset_t;                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef __word_t    [       __params.u.reqWords-1:0] __data_t;                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef __word_be_t [       __params.u.reqWords-1:0] __be_t;                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic       [  __params.u.reqSrcIdWidth-1:0] __sid_t;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     typedef logic       [__params.u.reqTransIdWidth-1:0] __tid_t                               ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_TYPEDEF_REQ_T                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 105      ;      ; typedef `HPDCACHE_DECL_REQ_T(__offset_t, __data_t, __be_t, __sid_t, __tid_t, __tag_t) __name__ ; __name__,__offset_t,__data_t,__be_t,__sid_t,__tid_t,__tag_t                                                                                                                                                                              ;
;     HPDCACHE_TYPEDEF_RSP_T                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 117      ;      ; typedef `HPDCACHE_DECL_RSP_T(__data_t, __sid_t, __tid_t) __name__                              ; __name__,__data_t,__sid_t,__tid_t                                                                                                                                                                                                        ;
;     __HPDCACHE_TYPEDEF_SVH__                                                                                              ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 26       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 27       ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 26       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 26       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 26       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_downsize.sv        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 168      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_data_upsize.sv          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 168      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg.sv             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 159      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fifo_reg_initialized.sv ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 140      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_fxarb.sv                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 79       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_lfsr.sv                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 88       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/common/hpdcache_rrarb.sv                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 59       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 114      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 784      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_OPENPITON                                                                                                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 97       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 637      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_cmo.sv                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 251      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_ctrl.sv                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 783      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_memctrl.sv                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 767      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_miss_handler.sv                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 498      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 766      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_mshr.sv                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 387      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_pkg.sv                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 314      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_rtab.sv                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 628      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     VERILATOR                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 648      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_uncached.sv                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 936      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_victim_sel.sv                  ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 117      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache_wbuf.sv                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     HPDCACHE_ASSERT_OFF                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 694      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/tag_cmp.sv                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     SYNTHESIS                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 84       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     VERILATOR                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 85       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_cache_subsystem.sv                                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     PITON_ARIANE                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 183      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/csr_regfile.sv                                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     PITON_ARIANE                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 2340     ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv                                                                  ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     RVFI_PROBES_CSR_T                                                                                                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 27       ; RTL  ; struct packed {                                                                                ; CVA6Cfg                                                                                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;   riscv::fcsr_t fcsr_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::dcsr_t dcsr_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dpc_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dscratch0_q;                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dscratch1_q;                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mie_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mip_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] stvec_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] scounteren_q;                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] sscratch_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] sepc_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] scause_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] stval_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] satp_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mstatus_extended;                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] medeleg_q;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mideleg_q;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mtvec_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mcounteren_q;                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mscratch_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mepc_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mcause_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mtval_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic fiom_q;                                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::MHPMCounterNum+3-1:0] mcountinhibit_q;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [63:0] cycle_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [63:0] instret_q;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dcache_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] icache_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] acc_cons_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::pmpcfg_t [15:0] pmpcfg_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [15:0][Cfg.PLEN-3:0] pmpaddr_q;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_PROBES_INSTR_T                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 26       ; RTL  ; struct packed {                                                                                ; CVA6Cfg                                                                                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.TRANS_ID_BITS-1:0] issue_pointer;                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.TRANS_ID_BITS-1:0] commit_pointer;                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic flush_unissued_instr;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] decoded_instr_valid;                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] decoded_instr_ack;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic flush;                                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] issue_instr_ack;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] fetch_entry_valid;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][31:0] instruction;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] is_compressed;                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.VLEN-1:0] rs1_forwarding;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.VLEN-1:0] rs2_forwarding;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.VLEN-1:0] commit_instr_pc;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   ariane_pkg::fu_op [Cfg.NrCommitPorts-1:0] commit_instr_op;                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rs1;               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rs2;               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rd;                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.XLEN-1:0] commit_instr_result;                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0] commit_instr_valid;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] ex_commit_cause;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic ex_commit_valid;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::priv_lvl_t priv_lvl;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.VLEN-1:0] lsu_ctrl_vaddr;                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   ariane_pkg::fu_t lsu_ctrl_fu;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [(Cfg.XLEN/8)-1:0] lsu_ctrl_be;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.TRANS_ID_BITS-1:0] lsu_ctrl_trans_id;                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrWbPorts-1:0][Cfg.XLEN-1:0] wbdata;                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0] commit_ack;                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.PLEN-1:0] mem_paddr;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic debug_mode;                                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.XLEN-1:0] wdata;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FFL                                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 155      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; inp_pipe_operands_q[i+1], inp_pipe_operands_q[i], reg_ena, '0                                                                                                                                                                            ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 156      ; RTL  ; <same as above>                                                                                ; inp_pipe_is_boxed_q[i+1], inp_pipe_is_boxed_q[i], reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 157      ; RTL  ; <same as above>                                                                                ; inp_pipe_rnd_mode_q[i+1], inp_pipe_rnd_mode_q[i], reg_ena, fpnew_pkg::RNE                                                                                                                                                                ;
;         Refer                                                                                                             ; 158      ; RTL  ; <same as above>                                                                                ; inp_pipe_op_q[i+1],       inp_pipe_op_q[i],       reg_ena, fpnew_pkg::FMADD                                                                                                                                                              ;
;         Refer                                                                                                             ; 159      ; RTL  ; <same as above>                                                                                ; inp_pipe_op_mod_q[i+1],   inp_pipe_op_mod_q[i],   reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 160      ; RTL  ; <same as above>                                                                                ; inp_pipe_src_fmt_q[i+1],  inp_pipe_src_fmt_q[i],  reg_ena, fpnew_pkg::fp_format_e'(0)                                                                                                                                                    ;
;         Refer                                                                                                             ; 161      ; RTL  ; <same as above>                                                                                ; inp_pipe_dst_fmt_q[i+1],  inp_pipe_dst_fmt_q[i],  reg_ena, fpnew_pkg::fp_format_e'(0)                                                                                                                                                    ;
;         Refer                                                                                                             ; 162      ; RTL  ; <same as above>                                                                                ; inp_pipe_int_fmt_q[i+1],  inp_pipe_int_fmt_q[i],  reg_ena, fpnew_pkg::int_format_e'(0)                                                                                                                                                   ;
;         Refer                                                                                                             ; 163      ; RTL  ; <same as above>                                                                                ; inp_pipe_tag_q[i+1],      inp_pipe_tag_q[i],      reg_ena, TagType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 164      ; RTL  ; <same as above>                                                                                ; inp_pipe_mask_q[i+1],     inp_pipe_mask_q[i],     reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 165      ; RTL  ; <same as above>                                                                                ; inp_pipe_aux_q[i+1],      inp_pipe_aux_q[i],      reg_ena, AuxType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 378      ; RTL  ; <same as above>                                                                                ; mid_pipe_input_sign_q[i+1], mid_pipe_input_sign_q[i], reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 379      ; RTL  ; <same as above>                                                                                ; mid_pipe_input_exp_q[i+1],  mid_pipe_input_exp_q[i],  reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 380      ; RTL  ; <same as above>                                                                                ; mid_pipe_input_mant_q[i+1], mid_pipe_input_mant_q[i], reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 381      ; RTL  ; <same as above>                                                                                ; mid_pipe_dest_exp_q[i+1],   mid_pipe_dest_exp_q[i],   reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 382      ; RTL  ; <same as above>                                                                                ; mid_pipe_src_is_int_q[i+1], mid_pipe_src_is_int_q[i], reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 383      ; RTL  ; <same as above>                                                                                ; mid_pipe_dst_is_int_q[i+1], mid_pipe_dst_is_int_q[i], reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 384      ; RTL  ; <same as above>                                                                                ; mid_pipe_info_q[i+1],       mid_pipe_info_q[i],       reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 385      ; RTL  ; <same as above>                                                                                ; mid_pipe_mant_zero_q[i+1],  mid_pipe_mant_zero_q[i],  reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 386      ; RTL  ; <same as above>                                                                                ; mid_pipe_op_mod_q[i+1],     mid_pipe_op_mod_q[i],     reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 387      ; RTL  ; <same as above>                                                                                ; mid_pipe_rnd_mode_q[i+1],   mid_pipe_rnd_mode_q[i],   reg_ena, fpnew_pkg::RNE                                                                                                                                                            ;
;         Refer                                                                                                             ; 388      ; RTL  ; <same as above>                                                                                ; mid_pipe_src_fmt_q[i+1],    mid_pipe_src_fmt_q[i],    reg_ena, fpnew_pkg::fp_format_e'(0)                                                                                                                                                ;
;         Refer                                                                                                             ; 389      ; RTL  ; <same as above>                                                                                ; mid_pipe_dst_fmt_q[i+1],    mid_pipe_dst_fmt_q[i],    reg_ena, fpnew_pkg::fp_format_e'(0)                                                                                                                                                ;
;         Refer                                                                                                             ; 390      ; RTL  ; <same as above>                                                                                ; mid_pipe_int_fmt_q[i+1],    mid_pipe_int_fmt_q[i],    reg_ena, fpnew_pkg::int_format_e'(0)                                                                                                                                               ;
;         Refer                                                                                                             ; 391      ; RTL  ; <same as above>                                                                                ; mid_pipe_tag_q[i+1],        mid_pipe_tag_q[i],        reg_ena, TagType'('0)                                                                                                                                                              ;
;         Refer                                                                                                             ; 392      ; RTL  ; <same as above>                                                                                ; mid_pipe_mask_q[i+1],       mid_pipe_mask_q[i],       reg_ena, '0                                                                                                                                                                        ;
;         Refer                                                                                                             ; 393      ; RTL  ; <same as above>                                                                                ; mid_pipe_aux_q[i+1],        mid_pipe_aux_q[i],        reg_ena, AuxType'('0)                                                                                                                                                              ;
;         Refer                                                                                                             ; 776      ; RTL  ; <same as above>                                                                                ; out_pipe_result_q[i+1],  out_pipe_result_q[i],  reg_ena, '0                                                                                                                                                                              ;
;         Refer                                                                                                             ; 777      ; RTL  ; <same as above>                                                                                ; out_pipe_status_q[i+1],  out_pipe_status_q[i],  reg_ena, '0                                                                                                                                                                              ;
;         Refer                                                                                                             ; 778      ; RTL  ; <same as above>                                                                                ; out_pipe_ext_bit_q[i+1], out_pipe_ext_bit_q[i], reg_ena, '0                                                                                                                                                                              ;
;         Refer                                                                                                             ; 779      ; RTL  ; <same as above>                                                                                ; out_pipe_tag_q[i+1],     out_pipe_tag_q[i],     reg_ena, TagType'('0)                                                                                                                                                                    ;
;         Refer                                                                                                             ; 780      ; RTL  ; <same as above>                                                                                ; out_pipe_mask_q[i+1],    out_pipe_mask_q[i],    reg_ena, '0                                                                                                                                                                              ;
;         Refer                                                                                                             ; 781      ; RTL  ; <same as above>                                                                                ; out_pipe_aux_q[i+1],     out_pipe_aux_q[i],     reg_ena, AuxType'('0)                                                                                                                                                                    ;
;     FFLARNC                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 151      ; RTL  ; `ifndef NO_SYNOPSYS_FF                                                                         ; inp_pipe_valid_q[i+1], inp_pipe_valid_q[i], inp_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__clear`" *``/                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__clear) ? (__reset_value) : (__load) ? (__d) : (__q);                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 374      ; RTL  ; <same as above>                                                                                ; mid_pipe_valid_q[i+1], mid_pipe_valid_q[i], mid_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;         Refer                                                                                                             ; 772      ; RTL  ; <same as above>                                                                                ; out_pipe_valid_q[i+1], out_pipe_valid_q[i], out_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;     NO_SYNOPSYS_FF                                                                                                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 151      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 374      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 772      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_CLK                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 155      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 156      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 157      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 158      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 159      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 160      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 161      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 162      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 163      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 164      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 165      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 378      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 379      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 380      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 381      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 382      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 383      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 384      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 385      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 386      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 387      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 388      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 389      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 390      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 391      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 392      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 393      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 776      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 777      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 778      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 779      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 780      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 781      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_RST                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 155      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 155      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 156      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 156      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 157      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 157      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 158      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 158      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 159      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 159      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 160      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 160      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 161      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 161      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 162      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 162      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 163      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 163      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 164      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 164      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 165      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 165      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 378      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 378      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 379      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 379      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 380      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 380      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 381      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 381      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 382      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 382      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 383      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 383      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 384      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 384      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 385      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 385      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 386      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 386      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 387      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 387      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 388      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 388      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 389      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 389      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 390      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 390      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 391      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 391      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 392      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 392      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 393      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 393      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 776      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 776      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 777      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 777      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 778      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 778      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 779      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 779      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 780      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 780      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 781      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 781      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv                                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FF                                                                                                                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 256      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; state_q, state_d, IDLE                                                                                                                                                                                                                   ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__d);                                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFL                                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 123      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; inp_pipe_operands_q[i+1], inp_pipe_operands_q[i], reg_ena, '0                                                                                                                                                                            ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 124      ; RTL  ; <same as above>                                                                                ; inp_pipe_rnd_mode_q[i+1], inp_pipe_rnd_mode_q[i], reg_ena, fpnew_pkg::RNE                                                                                                                                                                ;
;         Refer                                                                                                             ; 125      ; RTL  ; <same as above>                                                                                ; inp_pipe_op_q[i+1],       inp_pipe_op_q[i],       reg_ena, fpnew_pkg::FMADD                                                                                                                                                              ;
;         Refer                                                                                                             ; 126      ; RTL  ; <same as above>                                                                                ; inp_pipe_dst_fmt_q[i+1],  inp_pipe_dst_fmt_q[i],  reg_ena, fpnew_pkg::fp_format_e'(0)                                                                                                                                                    ;
;         Refer                                                                                                             ; 127      ; RTL  ; <same as above>                                                                                ; inp_pipe_tag_q[i+1],      inp_pipe_tag_q[i],      reg_ena, TagType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 128      ; RTL  ; <same as above>                                                                                ; inp_pipe_mask_q[i+1],     inp_pipe_mask_q[i],     reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 129      ; RTL  ; <same as above>                                                                                ; inp_pipe_aux_q[i+1],      inp_pipe_aux_q[i],      reg_ena, AuxType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 265      ; RTL  ; <same as above>                                                                                ; result_is_fp8_q, input_is_fp8,                 op_starting, '0                                                                                                                                                                           ;
;         Refer                                                                                                             ; 266      ; RTL  ; <same as above>                                                                                ; result_tag_q,    inp_pipe_tag_q[NUM_INP_REGS], op_starting, '0                                                                                                                                                                           ;
;         Refer                                                                                                             ; 267      ; RTL  ; <same as above>                                                                                ; result_mask_q,   inp_pipe_mask_q[NUM_INP_REGS],op_starting, '0                                                                                                                                                                           ;
;         Refer                                                                                                             ; 268      ; RTL  ; <same as above>                                                                                ; result_aux_q,    inp_pipe_aux_q[NUM_INP_REGS], op_starting, '0                                                                                                                                                                           ;
;         Refer                                                                                                             ; 349      ; RTL  ; <same as above>                                                                                ; out_pipe_result_q[i+1], out_pipe_result_q[i], reg_ena, '0                                                                                                                                                                                ;
;         Refer                                                                                                             ; 350      ; RTL  ; <same as above>                                                                                ; out_pipe_status_q[i+1], out_pipe_status_q[i], reg_ena, '0                                                                                                                                                                                ;
;         Refer                                                                                                             ; 351      ; RTL  ; <same as above>                                                                                ; out_pipe_tag_q[i+1],    out_pipe_tag_q[i],    reg_ena, TagType'('0)                                                                                                                                                                      ;
;         Refer                                                                                                             ; 352      ; RTL  ; <same as above>                                                                                ; out_pipe_mask_q[i+1],   out_pipe_mask_q[i],   reg_ena, '0                                                                                                                                                                                ;
;         Refer                                                                                                             ; 353      ; RTL  ; <same as above>                                                                                ; out_pipe_aux_q[i+1],    out_pipe_aux_q[i],    reg_ena, AuxType'('0)                                                                                                                                                                      ;
;     FFLARNC                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 119      ; RTL  ; `ifndef NO_SYNOPSYS_FF                                                                         ; inp_pipe_valid_q[i+1], inp_pipe_valid_q[i], inp_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__clear`" *``/                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__clear) ? (__reset_value) : (__load) ? (__d) : (__q);                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 186      ; RTL  ; <same as above>                                                                                ; unit_done_q, unit_done, unit_done, simd_synch_done_i, 1'b0, clk_i, rst_ni                                                                                                                                                                ;
;         Refer                                                                                                             ; 345      ; RTL  ; <same as above>                                                                                ; out_pipe_valid_q[i+1], out_pipe_valid_q[i], out_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;     FFLNR                                                                                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 302      ; RTL  ; always_ff @(posedge (__clk)) begin                                                             ; held_result_q, adjusted_result, hold_en, clk_i                                                                                                                                                                                           ;
;                                                                                                                           ;          ;      ;     __q <= (__load) ? (__d) : (__q);                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 303      ; RTL  ; <same as above>                                                                                ; held_status_q, unit_status,     hold_en, clk_i                                                                                                                                                                                           ;
;     NO_SYNOPSYS_FF                                                                                                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 119      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 186      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 345      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_CLK                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 123      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 124      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 126      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 127      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 128      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 129      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 256      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 265      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 266      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 267      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 268      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 349      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 350      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 351      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 352      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 353      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_RST                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 123      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 123      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 124      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 124      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 126      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 126      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 127      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 127      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 128      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 128      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 129      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 129      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 256      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 256      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 265      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 265      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 266      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 266      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 267      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 267      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 268      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 268      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 349      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 349      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 350      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 350      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 351      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 351      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 352      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 352      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 353      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 353      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FFL                                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 140      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; inp_pipe_operands_q[i+1], inp_pipe_operands_q[i], reg_ena, '0                                                                                                                                                                            ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 141      ; RTL  ; <same as above>                                                                                ; inp_pipe_is_boxed_q[i+1], inp_pipe_is_boxed_q[i], reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 142      ; RTL  ; <same as above>                                                                                ; inp_pipe_rnd_mode_q[i+1], inp_pipe_rnd_mode_q[i], reg_ena, fpnew_pkg::RNE                                                                                                                                                                ;
;         Refer                                                                                                             ; 143      ; RTL  ; <same as above>                                                                                ; inp_pipe_op_q[i+1],       inp_pipe_op_q[i],       reg_ena, fpnew_pkg::FMADD                                                                                                                                                              ;
;         Refer                                                                                                             ; 144      ; RTL  ; <same as above>                                                                                ; inp_pipe_op_mod_q[i+1],   inp_pipe_op_mod_q[i],   reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 145      ; RTL  ; <same as above>                                                                                ; inp_pipe_tag_q[i+1],      inp_pipe_tag_q[i],      reg_ena, TagType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 146      ; RTL  ; <same as above>                                                                                ; inp_pipe_mask_q[i+1],     inp_pipe_mask_q[i],     reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 147      ; RTL  ; <same as above>                                                                                ; inp_pipe_aux_q[i+1],      inp_pipe_aux_q[i],      reg_ena, AuxType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 455      ; RTL  ; <same as above>                                                                                ; mid_pipe_eff_sub_q[i+1],     mid_pipe_eff_sub_q[i],     reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 456      ; RTL  ; <same as above>                                                                                ; mid_pipe_exp_prod_q[i+1],    mid_pipe_exp_prod_q[i],    reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 457      ; RTL  ; <same as above>                                                                                ; mid_pipe_exp_diff_q[i+1],    mid_pipe_exp_diff_q[i],    reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 458      ; RTL  ; <same as above>                                                                                ; mid_pipe_tent_exp_q[i+1],    mid_pipe_tent_exp_q[i],    reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 459      ; RTL  ; <same as above>                                                                                ; mid_pipe_add_shamt_q[i+1],   mid_pipe_add_shamt_q[i],   reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 460      ; RTL  ; <same as above>                                                                                ; mid_pipe_sticky_q[i+1],      mid_pipe_sticky_q[i],      reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 461      ; RTL  ; <same as above>                                                                                ; mid_pipe_sum_q[i+1],         mid_pipe_sum_q[i],         reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 462      ; RTL  ; <same as above>                                                                                ; mid_pipe_final_sign_q[i+1],  mid_pipe_final_sign_q[i],  reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 463      ; RTL  ; <same as above>                                                                                ; mid_pipe_rnd_mode_q[i+1],    mid_pipe_rnd_mode_q[i],    reg_ena, fpnew_pkg::RNE                                                                                                                                                          ;
;         Refer                                                                                                             ; 464      ; RTL  ; <same as above>                                                                                ; mid_pipe_res_is_spec_q[i+1], mid_pipe_res_is_spec_q[i], reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 465      ; RTL  ; <same as above>                                                                                ; mid_pipe_spec_res_q[i+1],    mid_pipe_spec_res_q[i],    reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 466      ; RTL  ; <same as above>                                                                                ; mid_pipe_spec_stat_q[i+1],   mid_pipe_spec_stat_q[i],   reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 467      ; RTL  ; <same as above>                                                                                ; mid_pipe_tag_q[i+1],         mid_pipe_tag_q[i],         reg_ena, TagType'('0)                                                                                                                                                            ;
;         Refer                                                                                                             ; 468      ; RTL  ; <same as above>                                                                                ; mid_pipe_mask_q[i+1],        mid_pipe_mask_q[i],        reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 469      ; RTL  ; <same as above>                                                                                ; mid_pipe_aux_q[i+1],         mid_pipe_aux_q[i],         reg_ena, AuxType'('0)                                                                                                                                                            ;
;         Refer                                                                                                             ; 673      ; RTL  ; <same as above>                                                                                ; out_pipe_result_q[i+1], out_pipe_result_q[i], reg_ena, '0                                                                                                                                                                                ;
;         Refer                                                                                                             ; 674      ; RTL  ; <same as above>                                                                                ; out_pipe_status_q[i+1], out_pipe_status_q[i], reg_ena, '0                                                                                                                                                                                ;
;         Refer                                                                                                             ; 675      ; RTL  ; <same as above>                                                                                ; out_pipe_tag_q[i+1],    out_pipe_tag_q[i],    reg_ena, TagType'('0)                                                                                                                                                                      ;
;         Refer                                                                                                             ; 676      ; RTL  ; <same as above>                                                                                ; out_pipe_mask_q[i+1],   out_pipe_mask_q[i],   reg_ena, '0                                                                                                                                                                                ;
;         Refer                                                                                                             ; 677      ; RTL  ; <same as above>                                                                                ; out_pipe_aux_q[i+1],    out_pipe_aux_q[i],    reg_ena, AuxType'('0)                                                                                                                                                                      ;
;     FFLARNC                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 136      ; RTL  ; `ifndef NO_SYNOPSYS_FF                                                                         ; inp_pipe_valid_q[i+1], inp_pipe_valid_q[i], inp_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__clear`" *``/                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__clear) ? (__reset_value) : (__load) ? (__d) : (__q);                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 451      ; RTL  ; <same as above>                                                                                ; mid_pipe_valid_q[i+1], mid_pipe_valid_q[i], mid_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;         Refer                                                                                                             ; 669      ; RTL  ; <same as above>                                                                                ; out_pipe_valid_q[i+1], out_pipe_valid_q[i], out_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;     NO_SYNOPSYS_FF                                                                                                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 136      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 451      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 669      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_CLK                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 140      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 141      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 142      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 143      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 144      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 145      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 146      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 147      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 455      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 456      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 457      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 458      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 459      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 460      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 461      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 462      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 463      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 464      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 465      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 466      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 467      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 468      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 469      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 673      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 674      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 675      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 676      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 677      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_RST                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 140      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 140      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 141      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 141      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 142      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 142      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 143      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 143      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 144      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 144      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 145      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 145      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 146      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 146      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 147      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 147      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 455      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 455      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 456      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 456      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 457      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 457      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 458      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 458      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 459      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 459      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 460      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 460      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 461      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 461      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 462      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 462      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 463      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 463      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 464      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 464      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 465      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 465      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 466      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 466      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 467      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 467      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 468      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 468      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 469      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 469      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 673      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 673      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 674      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 674      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 675      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 675      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 676      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 676      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 677      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 677      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FFL                                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 155      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; inp_pipe_operands_q[i+1], inp_pipe_operands_q[i], reg_ena, '0                                                                                                                                                                            ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 156      ; RTL  ; <same as above>                                                                                ; inp_pipe_is_boxed_q[i+1], inp_pipe_is_boxed_q[i], reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 157      ; RTL  ; <same as above>                                                                                ; inp_pipe_rnd_mode_q[i+1], inp_pipe_rnd_mode_q[i], reg_ena, fpnew_pkg::RNE                                                                                                                                                                ;
;         Refer                                                                                                             ; 158      ; RTL  ; <same as above>                                                                                ; inp_pipe_op_q[i+1],       inp_pipe_op_q[i],       reg_ena, fpnew_pkg::FMADD                                                                                                                                                              ;
;         Refer                                                                                                             ; 159      ; RTL  ; <same as above>                                                                                ; inp_pipe_op_mod_q[i+1],   inp_pipe_op_mod_q[i],   reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 160      ; RTL  ; <same as above>                                                                                ; inp_pipe_src_fmt_q[i+1],  inp_pipe_src_fmt_q[i],  reg_ena, fpnew_pkg::fp_format_e'(0)                                                                                                                                                    ;
;         Refer                                                                                                             ; 161      ; RTL  ; <same as above>                                                                                ; inp_pipe_dst_fmt_q[i+1],  inp_pipe_dst_fmt_q[i],  reg_ena, fpnew_pkg::fp_format_e'(0)                                                                                                                                                    ;
;         Refer                                                                                                             ; 162      ; RTL  ; <same as above>                                                                                ; inp_pipe_tag_q[i+1],      inp_pipe_tag_q[i],      reg_ena, TagType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 163      ; RTL  ; <same as above>                                                                                ; inp_pipe_mask_q[i+1],     inp_pipe_mask_q[i],     reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 164      ; RTL  ; <same as above>                                                                                ; inp_pipe_aux_q[i+1],      inp_pipe_aux_q[i],      reg_ena, AuxType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 541      ; RTL  ; <same as above>                                                                                ; mid_pipe_eff_sub_q[i+1],     mid_pipe_eff_sub_q[i],     reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 542      ; RTL  ; <same as above>                                                                                ; mid_pipe_exp_prod_q[i+1],    mid_pipe_exp_prod_q[i],    reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 543      ; RTL  ; <same as above>                                                                                ; mid_pipe_exp_diff_q[i+1],    mid_pipe_exp_diff_q[i],    reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 544      ; RTL  ; <same as above>                                                                                ; mid_pipe_tent_exp_q[i+1],    mid_pipe_tent_exp_q[i],    reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 545      ; RTL  ; <same as above>                                                                                ; mid_pipe_add_shamt_q[i+1],   mid_pipe_add_shamt_q[i],   reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 546      ; RTL  ; <same as above>                                                                                ; mid_pipe_sticky_q[i+1],      mid_pipe_sticky_q[i],      reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 547      ; RTL  ; <same as above>                                                                                ; mid_pipe_sum_q[i+1],         mid_pipe_sum_q[i],         reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 548      ; RTL  ; <same as above>                                                                                ; mid_pipe_final_sign_q[i+1],  mid_pipe_final_sign_q[i],  reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 549      ; RTL  ; <same as above>                                                                                ; mid_pipe_rnd_mode_q[i+1],    mid_pipe_rnd_mode_q[i],    reg_ena, fpnew_pkg::RNE                                                                                                                                                          ;
;         Refer                                                                                                             ; 550      ; RTL  ; <same as above>                                                                                ; mid_pipe_dst_fmt_q[i+1],     mid_pipe_dst_fmt_q[i],     reg_ena, fpnew_pkg::fp_format_e'(0)                                                                                                                                              ;
;         Refer                                                                                                             ; 551      ; RTL  ; <same as above>                                                                                ; mid_pipe_res_is_spec_q[i+1], mid_pipe_res_is_spec_q[i], reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 552      ; RTL  ; <same as above>                                                                                ; mid_pipe_spec_res_q[i+1],    mid_pipe_spec_res_q[i],    reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 553      ; RTL  ; <same as above>                                                                                ; mid_pipe_spec_stat_q[i+1],   mid_pipe_spec_stat_q[i],   reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 554      ; RTL  ; <same as above>                                                                                ; mid_pipe_tag_q[i+1],         mid_pipe_tag_q[i],         reg_ena, TagType'('0)                                                                                                                                                            ;
;         Refer                                                                                                             ; 555      ; RTL  ; <same as above>                                                                                ; mid_pipe_mask_q[i+1],        mid_pipe_mask_q[i],        reg_ena, '0                                                                                                                                                                      ;
;         Refer                                                                                                             ; 556      ; RTL  ; <same as above>                                                                                ; mid_pipe_aux_q[i+1],         mid_pipe_aux_q[i],         reg_ena, AuxType'('0)                                                                                                                                                            ;
;         Refer                                                                                                             ; 822      ; RTL  ; <same as above>                                                                                ; out_pipe_result_q[i+1], out_pipe_result_q[i], reg_ena, '0                                                                                                                                                                                ;
;         Refer                                                                                                             ; 823      ; RTL  ; <same as above>                                                                                ; out_pipe_status_q[i+1], out_pipe_status_q[i], reg_ena, '0                                                                                                                                                                                ;
;         Refer                                                                                                             ; 824      ; RTL  ; <same as above>                                                                                ; out_pipe_tag_q[i+1],    out_pipe_tag_q[i],    reg_ena, TagType'('0)                                                                                                                                                                      ;
;         Refer                                                                                                             ; 825      ; RTL  ; <same as above>                                                                                ; out_pipe_mask_q[i+1],   out_pipe_mask_q[i],   reg_ena, '0                                                                                                                                                                                ;
;         Refer                                                                                                             ; 826      ; RTL  ; <same as above>                                                                                ; out_pipe_aux_q[i+1],    out_pipe_aux_q[i],    reg_ena, AuxType'('0)                                                                                                                                                                      ;
;     FFLARNC                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 151      ; RTL  ; `ifndef NO_SYNOPSYS_FF                                                                         ; inp_pipe_valid_q[i+1], inp_pipe_valid_q[i], inp_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__clear`" *``/                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__clear) ? (__reset_value) : (__load) ? (__d) : (__q);                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 537      ; RTL  ; <same as above>                                                                                ; mid_pipe_valid_q[i+1], mid_pipe_valid_q[i], mid_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;         Refer                                                                                                             ; 818      ; RTL  ; <same as above>                                                                                ; out_pipe_valid_q[i+1], out_pipe_valid_q[i], out_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;     NO_SYNOPSYS_FF                                                                                                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 151      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 537      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 818      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_CLK                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 155      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 156      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 157      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 158      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 159      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 160      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 161      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 162      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 163      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 164      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 541      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 542      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 543      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 544      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 545      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 546      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 547      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 548      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 549      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 550      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 551      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 552      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 553      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 554      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 555      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 556      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 822      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 823      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 824      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 825      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 826      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_RST                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 155      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 155      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 156      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 156      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 157      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 157      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 158      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 158      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 159      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 159      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 160      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 160      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 161      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 161      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 162      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 162      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 163      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 163      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 164      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 164      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 541      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 541      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 542      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 542      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 543      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 543      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 544      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 544      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 545      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 545      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 546      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 546      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 547      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 547      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 548      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 548      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 549      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 549      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 550      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 550      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 551      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 551      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 552      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 552      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 553      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 553      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 554      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 554      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 555      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 555      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 556      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 556      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 822      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 822      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 823      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 823      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 824      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 824      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 825      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 825      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 826      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 826      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FFL                                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; inp_pipe_operands_q[i+1], inp_pipe_operands_q[i], reg_ena, '0                                                                                                                                                                            ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 126      ; RTL  ; <same as above>                                                                                ; inp_pipe_is_boxed_q[i+1], inp_pipe_is_boxed_q[i], reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 127      ; RTL  ; <same as above>                                                                                ; inp_pipe_rnd_mode_q[i+1], inp_pipe_rnd_mode_q[i], reg_ena, fpnew_pkg::RNE                                                                                                                                                                ;
;         Refer                                                                                                             ; 128      ; RTL  ; <same as above>                                                                                ; inp_pipe_op_q[i+1],       inp_pipe_op_q[i],       reg_ena, fpnew_pkg::FMADD                                                                                                                                                              ;
;         Refer                                                                                                             ; 129      ; RTL  ; <same as above>                                                                                ; inp_pipe_op_mod_q[i+1],   inp_pipe_op_mod_q[i],   reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 130      ; RTL  ; <same as above>                                                                                ; inp_pipe_tag_q[i+1],      inp_pipe_tag_q[i],      reg_ena, TagType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 131      ; RTL  ; <same as above>                                                                                ; inp_pipe_mask_q[i+1],     inp_pipe_mask_q[i],     reg_ena, '0                                                                                                                                                                            ;
;         Refer                                                                                                             ; 132      ; RTL  ; <same as above>                                                                                ; inp_pipe_aux_q[i+1],      inp_pipe_aux_q[i],      reg_ena, AuxType'('0)                                                                                                                                                                  ;
;         Refer                                                                                                             ; 393      ; RTL  ; <same as above>                                                                                ; out_pipe_result_q[i+1],        out_pipe_result_q[i],        reg_ena, '0                                                                                                                                                                  ;
;         Refer                                                                                                             ; 394      ; RTL  ; <same as above>                                                                                ; out_pipe_status_q[i+1],        out_pipe_status_q[i],        reg_ena, '0                                                                                                                                                                  ;
;         Refer                                                                                                             ; 395      ; RTL  ; <same as above>                                                                                ; out_pipe_extension_bit_q[i+1], out_pipe_extension_bit_q[i], reg_ena, '0                                                                                                                                                                  ;
;         Refer                                                                                                             ; 396      ; RTL  ; <same as above>                                                                                ; out_pipe_class_mask_q[i+1],    out_pipe_class_mask_q[i],    reg_ena, fpnew_pkg::QNAN                                                                                                                                                     ;
;         Refer                                                                                                             ; 397      ; RTL  ; <same as above>                                                                                ; out_pipe_is_class_q[i+1],      out_pipe_is_class_q[i],      reg_ena, '0                                                                                                                                                                  ;
;         Refer                                                                                                             ; 398      ; RTL  ; <same as above>                                                                                ; out_pipe_tag_q[i+1],           out_pipe_tag_q[i],           reg_ena, TagType'('0)                                                                                                                                                        ;
;         Refer                                                                                                             ; 399      ; RTL  ; <same as above>                                                                                ; out_pipe_mask_q[i+1],          out_pipe_mask_q[i],          reg_ena, '0                                                                                                                                                                  ;
;         Refer                                                                                                             ; 400      ; RTL  ; <same as above>                                                                                ; out_pipe_aux_q[i+1],           out_pipe_aux_q[i],           reg_ena, AuxType'('0)                                                                                                                                                        ;
;     FFLARNC                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 121      ; RTL  ; `ifndef NO_SYNOPSYS_FF                                                                         ; inp_pipe_valid_q[i+1], inp_pipe_valid_q[i], inp_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__clear`" *``/                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__clear) ? (__reset_value) : (__load) ? (__d) : (__q);                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 389      ; RTL  ; <same as above>                                                                                ; out_pipe_valid_q[i+1], out_pipe_valid_q[i], out_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;     NO_SYNOPSYS_FF                                                                                                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 121      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 389      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_CLK                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 126      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 127      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 128      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 129      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 130      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 131      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 132      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 393      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 394      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 395      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 396      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 397      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 398      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 399      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 400      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_RST                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 125      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 126      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 126      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 127      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 127      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 128      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 128      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 129      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 129      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 130      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 130      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 131      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 131      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 132      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 132      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 393      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 393      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 394      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 394      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 395      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 395      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 396      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 396      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 397      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 397      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 398      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 398      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 399      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 399      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 400      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 400      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FFL                                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 406      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; byp_pipe_target_q[i+1],  byp_pipe_target_q[i],  reg_ena, '0                                                                                                                                                                              ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 407      ; RTL  ; <same as above>                                                                                ; byp_pipe_aux_q[i+1],     byp_pipe_aux_q[i],     reg_ena, '0                                                                                                                                                                              ;
;     FFLARNC                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 402      ; RTL  ; `ifndef NO_SYNOPSYS_FF                                                                         ; byp_pipe_valid_q[i+1], byp_pipe_valid_q[i], byp_pipe_ready[i], flush_i, 1'b0, clk_i, rst_ni                                                                                                                                              ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__clear`" *``/                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__clear) ? (__reset_value) : (__load) ? (__d) : (__q);                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     NO_SYNOPSYS_FF                                                                                                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 402      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_CLK                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 406      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 407      ; RTL  ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_RST                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 406      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 406      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 407      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 407      ; RTL  ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/ariane_pkg.sv                                                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     PITON_ARIANE                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 22       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 215      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     SPIKE_TANDEM                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 105      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     RVFI_CSR_ELMT_T                                                                                                       ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 31       ;      ; struct packed {                                                                                ; Cfg                                                                                                                                                                                                                                      ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] rdata;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] rmask;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] wdata;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] wmask;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_CSR_T                                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 38       ;      ; struct packed {                                                                                ; Cfg,rvfi_csr_elmt_t                                                                                                                                                                                                                      ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t fflags;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t frm;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t fcsr;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t ftran;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dcsr;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dpc;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dscratch0;                                                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dscratch1;                                                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sstatus;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sie;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sip;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t stvec;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t scounteren;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sscratch;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sepc;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t scause;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t stval;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t satp;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mstatus;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mstatush;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t misa;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t medeleg;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mideleg;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mie;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mtvec;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcounteren;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mscratch;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mepc;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcause;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mtval;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mip;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t menvcfg;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t menvcfgh;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mvendorid;                                                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t marchid;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mhartid;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcountinhibit;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcycle;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcycleh;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t minstret;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t minstreth;                                                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t cycle;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t cycleh;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t instret;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t instreth;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dcache;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t icache;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t acc_cons;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t pmpcfg0;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t pmpcfg1;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t pmpcfg2;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t pmpcfg3;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t [15:0] pmpaddr;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_INSTR_T                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 5        ;      ; struct packed {                                                                                ; Cfg                                                                                                                                                                                                                                      ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET-1:0]                  valid;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*64-1:0]               order;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*config_pkg::ILEN-1:0] insn;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET-1:0]                  trap;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      cause;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET-1:0]                  halt;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET-1:0]                  intr;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*2-1:0]                mode;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*2-1:0]                ixl;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*5-1:0]                rs1_addr;                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*5-1:0]                rs2_addr;                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      rs1_rdata;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      rs2_rdata;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*5-1:0]                rd_addr;                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      rd_wdata;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      pc_rdata;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      pc_wdata;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.VLEN-1:0]      mem_addr;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.PLEN-1:0]      mem_paddr;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*(Cfg.XLEN/8)-1:0]  mem_rmask;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*(Cfg.XLEN/8)-1:0]  mem_wmask;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      mem_rdata;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      mem_wdata;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_PROBES_CSR_T                                                                                                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 129      ;      ; struct packed {                                                                                ; Cfg                                                                                                                                                                                                                                      ;
;                                                                                                                           ;          ;      ;   riscv::fcsr_t fcsr_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::dcsr_t dcsr_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dpc_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dscratch0_q;                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dscratch1_q;                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mie_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mip_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] stvec_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] scounteren_q;                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] sscratch_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] sepc_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] scause_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] stval_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] satp_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mstatus_extended;                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] medeleg_q;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mideleg_q;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mtvec_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mcounteren_q;                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mscratch_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mepc_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mcause_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mtval_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic fiom_q;                                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::MHPMCounterNum+3-1:0] mcountinhibit_q;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [63:0] cycle_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [63:0] instret_q;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dcache_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] icache_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] acc_cons_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::pmpcfg_t [15:0] pmpcfg_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [15:0][Cfg.PLEN-3:0] pmpaddr_q;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_PROBES_INSTR_T                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 95       ;      ; struct packed {                                                                                ; Cfg                                                                                                                                                                                                                                      ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.TRANS_ID_BITS-1:0] issue_pointer;                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.TRANS_ID_BITS-1:0] commit_pointer;                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic flush_unissued_instr;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] decoded_instr_valid;                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] decoded_instr_ack;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic flush;                                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] issue_instr_ack;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] fetch_entry_valid;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][31:0] instruction;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] is_compressed;                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.VLEN-1:0] rs1_forwarding;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.VLEN-1:0] rs2_forwarding;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.VLEN-1:0] commit_instr_pc;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   ariane_pkg::fu_op [Cfg.NrCommitPorts-1:0] commit_instr_op;                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rs1;               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rs2;               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rd;                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.XLEN-1:0] commit_instr_result;                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0] commit_instr_valid;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] ex_commit_cause;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic ex_commit_valid;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::priv_lvl_t priv_lvl;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.VLEN-1:0] lsu_ctrl_vaddr;                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   ariane_pkg::fu_t lsu_ctrl_fu;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [(Cfg.XLEN/8)-1:0] lsu_ctrl_be;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.TRANS_ID_BITS-1:0] lsu_ctrl_trans_id;                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrWbPorts-1:0][Cfg.XLEN-1:0] wbdata;                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0] commit_ack;                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.PLEN-1:0] mem_paddr;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic debug_mode;                                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.XLEN-1:0] wdata;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_TYPES_SVH                                                                                                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 1        ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 2        ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 1        ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 1        ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/wt_cache_pkg.sv                                                  ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     PITON_ARIANE                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 18       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 27       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     SYNTHESIS                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 270      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     VERILATOR                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 271      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_timer/apb_timer.sv                                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     REGS_MAX_ADR                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 11       ;      ; 2'd2                                                                                           ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 37       ; RTL  ; 2'd2                                                                                           ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 37       ; RTL  ; 2'd2                                                                                           ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_timer/timer.sv                                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     ENABLE_BIT                                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 18       ;      ; 'd0                                                                                            ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 77       ; RTL  ; 'd0                                                                                            ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 81       ; RTL  ; 'd0                                                                                            ;                                                                                                                                                                                                                                          ;
;     PRESCALER_STARTBIT                                                                                                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 16       ;      ; 'd3                                                                                            ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 67       ; RTL  ; 'd3                                                                                            ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 81       ; RTL  ; 'd3                                                                                            ;                                                                                                                                                                                                                                          ;
;     PRESCALER_STOPBIT                                                                                                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 17       ;      ; 'd5                                                                                            ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 67       ; RTL  ; 'd5                                                                                            ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 81       ; RTL  ; 'd5                                                                                            ;                                                                                                                                                                                                                                          ;
;     REGS_MAX_IDX                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 12       ;      ; 'd2                                                                                            ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 40       ; RTL  ; 'd2                                                                                            ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 41       ; RTL  ; 'd2                                                                                            ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 47       ; RTL  ; 'd2                                                                                            ;                                                                                                                                                                                                                                          ;
;     REG_CMP                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 15       ;      ; 2'b10                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 62       ; RTL  ; 2'b10                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 62       ; RTL  ; 2'b10                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 99       ; RTL  ; 2'b10                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 101      ; RTL  ; 2'b10                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 123      ; RTL  ; 2'b10                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 124      ; RTL  ; 2'b10                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_TIMER                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 13       ;      ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 58       ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 62       ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 76       ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 79       ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 79       ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 82       ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 82       ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 93       ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 94       ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 102      ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 117      ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 118      ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_TIMER_CTRL                                                                                                        ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 14       ;      ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 67       ; RTL  ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 77       ; RTL  ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 81       ; RTL  ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 81       ; RTL  ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 85       ; RTL  ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 96       ; RTL  ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 97       ; RTL  ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 120      ; RTL  ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 121      ; RTL  ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen.sv                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     KINTEX7                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 24       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     RAMB16                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 28       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/dualmem_widen8.sv                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     KINTEX7                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 31       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     RAMB16                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 35       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/framing_top.sv                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     XILINX_ILA_1                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 349      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     XILINX_ILA_2                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 365      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     XILINX_ILA_3                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 381      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv                              ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     SIMULATION                                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 359      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     GENESYSII                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 273      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     KC705                                                                                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 49       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 276      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 855      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 872      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 914      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     KINTEX7                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 869      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 1162     ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     NEXYS_VIDEO                                                                                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 141      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 281      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 881      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 1135     ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 1316     ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     PROTOCOL_CHECKER                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 991      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     VC707                                                                                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 83       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 278      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 875      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 1239     ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     VCU118                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 115      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 270      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 878      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 1393     ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb.sv                                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     DECERR                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 18       ;      ; 2'b11                                                                                          ;                                                                                                                                                                                                                                          ;
;     EXOKAY                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 16       ;      ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;     OKAY                                                                                                                  ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 15       ;      ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 344      ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 352      ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;     SLVERR                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 17       ;      ; 2'b10                                                                                          ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     DECERR                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 18       ;      ; 2'b11                                                                                          ;                                                                                                                                                                                                                                          ;
;     EXOKAY                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 16       ;      ; 2'b01                                                                                          ;                                                                                                                                                                                                                                          ;
;     OKAY                                                                                                                  ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 15       ;      ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 373      ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 381      ; RTL  ; 2'b00                                                                                          ;                                                                                                                                                                                                                                          ;
;     SLVERR                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 17       ;      ; 2'b10                                                                                          ;                                                                                                                                                                                                                                          ;
; src/altera_avalon_st_pipeline_stage_1930/synth/altera_avalon_st_pipeline_base.v                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 220      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 290      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/altera_merlin_burst_adapter_1932/synth/altera_default_burst_converter.sv                                              ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 276      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/altera_merlin_burst_adapter_1932/synth/altera_incr_burst_converter.sv                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 518      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_13_1.sv                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 1533     ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_new.sv                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 2291     ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/altera_merlin_burst_adapter_1932/synth/altera_merlin_burst_adapter_uncmpr.sv                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 94       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/altera_merlin_burst_adapter_1932/synth/altera_wrap_burst_converter.sv                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 543      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/altera_merlin_multiplexer_1922/synth/altera_merlin_arbitrator.sv                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 312      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     QUESTA_INTEL_OEM                                                                                                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 377      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; src/cva6_intel.sv                                                                                                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     RVFI_PROBES_CSR_T                                                                                                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 88       ; RTL  ; struct packed {                                                                                ; CVA6Cfg                                                                                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;   riscv::fcsr_t fcsr_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::dcsr_t dcsr_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dpc_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dscratch0_q;                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dscratch1_q;                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mie_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mip_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] stvec_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] scounteren_q;                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] sscratch_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] sepc_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] scause_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] stval_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] satp_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mstatus_extended;                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] medeleg_q;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mideleg_q;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mtvec_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mcounteren_q;                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mscratch_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mepc_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mcause_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mtval_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic fiom_q;                                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::MHPMCounterNum+3-1:0] mcountinhibit_q;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [63:0] cycle_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [63:0] instret_q;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dcache_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] icache_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] acc_cons_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::pmpcfg_t [15:0] pmpcfg_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [15:0][Cfg.PLEN-3:0] pmpaddr_q;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_PROBES_INSTR_T                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 87       ; RTL  ; struct packed {                                                                                ; CVA6Cfg                                                                                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.TRANS_ID_BITS-1:0] issue_pointer;                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.TRANS_ID_BITS-1:0] commit_pointer;                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic flush_unissued_instr;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] decoded_instr_valid;                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] decoded_instr_ack;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic flush;                                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] issue_instr_ack;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] fetch_entry_valid;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][31:0] instruction;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] is_compressed;                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.VLEN-1:0] rs1_forwarding;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.VLEN-1:0] rs2_forwarding;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.VLEN-1:0] commit_instr_pc;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   ariane_pkg::fu_op [Cfg.NrCommitPorts-1:0] commit_instr_op;                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rs1;               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rs2;               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rd;                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.XLEN-1:0] commit_instr_result;                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0] commit_instr_valid;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] ex_commit_cause;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic ex_commit_valid;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::priv_lvl_t priv_lvl;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.VLEN-1:0] lsu_ctrl_vaddr;                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   ariane_pkg::fu_t lsu_ctrl_fu;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [(Cfg.XLEN/8)-1:0] lsu_ctrl_be;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.TRANS_ID_BITS-1:0] lsu_ctrl_trans_id;                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrWbPorts-1:0][Cfg.XLEN-1:0] wbdata;                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0] commit_ack;                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.PLEN-1:0] mem_paddr;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic debug_mode;                                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.XLEN-1:0] wdata;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_soc_pkg.sv                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     NEXYS_VIDEO                                                                                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 47       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     AXI_SVA                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 761      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     RVFI_CSR_ELMT_T                                                                                                       ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 47       ; RTL  ; struct packed {                                                                                ; CVA6Cfg                                                                                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] rdata;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] rmask;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] wdata;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] wmask;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_CSR_T                                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 48       ; RTL  ; struct packed {                                                                                ; CVA6Cfg, rvfi_csr_elmt_t                                                                                                                                                                                                                 ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t fflags;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t frm;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t fcsr;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t ftran;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dcsr;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dpc;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dscratch0;                                                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dscratch1;                                                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sstatus;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sie;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sip;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t stvec;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t scounteren;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sscratch;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t sepc;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t scause;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t stval;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t satp;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mstatus;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mstatush;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t misa;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t medeleg;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mideleg;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mie;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mtvec;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcounteren;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mscratch;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mepc;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcause;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mtval;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mip;                                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t menvcfg;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t menvcfgh;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mvendorid;                                                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t marchid;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mhartid;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcountinhibit;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcycle;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t mcycleh;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t minstret;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t minstreth;                                                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t cycle;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t cycleh;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t instret;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t instreth;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t dcache;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t icache;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t acc_cons;                                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t pmpcfg0;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t pmpcfg1;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t pmpcfg2;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t pmpcfg3;                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   rvfi_csr_elmt_t [15:0] pmpaddr;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_INSTR_T                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 46       ; RTL  ; struct packed {                                                                                ; CVA6Cfg                                                                                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET-1:0]                  valid;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*64-1:0]               order;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*config_pkg::ILEN-1:0] insn;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET-1:0]                  trap;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      cause;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET-1:0]                  halt;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET-1:0]                  intr;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*2-1:0]                mode;                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*2-1:0]                ixl;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*5-1:0]                rs1_addr;                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*5-1:0]                rs2_addr;                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      rs1_rdata;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      rs2_rdata;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*5-1:0]                rd_addr;                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      rd_wdata;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      pc_rdata;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      pc_wdata;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.VLEN-1:0]      mem_addr;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.PLEN-1:0]      mem_paddr;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*(Cfg.XLEN/8)-1:0]  mem_rmask;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*(Cfg.XLEN/8)-1:0]  mem_wmask;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      mem_rdata;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [config_pkg::NRET*Cfg.XLEN-1:0]      mem_wdata;                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_PROBES_CSR_T                                                                                                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 52       ; RTL  ; struct packed {                                                                                ; CVA6Cfg                                                                                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;   riscv::fcsr_t fcsr_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::dcsr_t dcsr_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dpc_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dscratch0_q;                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dscratch1_q;                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mie_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mip_q;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] stvec_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] scounteren_q;                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] sscratch_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] sepc_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] scause_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] stval_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] satp_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mstatus_extended;                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] medeleg_q;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mideleg_q;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mtvec_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mcounteren_q;                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mscratch_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mepc_q;                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mcause_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] mtval_q;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic fiom_q;                                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::MHPMCounterNum+3-1:0] mcountinhibit_q;                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [63:0] cycle_q;                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [63:0] instret_q;                                                                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] dcache_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] icache_q;                                                               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] acc_cons_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::pmpcfg_t [15:0] pmpcfg_q;                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [15:0][Cfg.PLEN-3:0] pmpaddr_q;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     RVFI_PROBES_INSTR_T                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 51       ; RTL  ; struct packed {                                                                                ; CVA6Cfg                                                                                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.TRANS_ID_BITS-1:0] issue_pointer;                      ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.TRANS_ID_BITS-1:0] commit_pointer;                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic flush_unissued_instr;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] decoded_instr_valid;                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] decoded_instr_ack;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic flush;                                                                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] issue_instr_ack;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] fetch_entry_valid;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][31:0] instruction;                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0] is_compressed;                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.VLEN-1:0] rs1_forwarding;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [ariane_pkg::SUPERSCALAR:0][Cfg.VLEN-1:0] rs2_forwarding;                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.VLEN-1:0] commit_instr_pc;                                 ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   ariane_pkg::fu_op [Cfg.NrCommitPorts-1:0] commit_instr_op;                                   ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rs1;               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rs2;               ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] commit_instr_rd;                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.XLEN-1:0] commit_instr_result;                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0] commit_instr_valid;                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.XLEN-1:0] ex_commit_cause;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic ex_commit_valid;                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   riscv::priv_lvl_t priv_lvl;                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.VLEN-1:0] lsu_ctrl_vaddr;                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   ariane_pkg::fu_t lsu_ctrl_fu;                                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [(Cfg.XLEN/8)-1:0] lsu_ctrl_be;                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.TRANS_ID_BITS-1:0] lsu_ctrl_trans_id;                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrWbPorts-1:0][Cfg.XLEN-1:0] wbdata;                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0] commit_ack;                                                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.PLEN-1:0] mem_paddr;                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic debug_mode;                                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   logic [Cfg.NrCommitPorts-1:0][Cfg.XLEN-1:0] wdata;                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ; }                                                                                              ;                                                                                                                                                                                                                                          ;
;     SPIKE_TANDEM                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 646      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 708      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     VERILATOR                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 19       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 473      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 583      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 750      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/rvfi_tracer.sv                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     READ_ELF_T                                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 15       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 16       ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     READ_SYMBOL_T                                                                                                         ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 10       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 11       ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv                                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FFL                                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 229      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; lock_aw_valid_q, lock_aw_valid_d, load_aw_lock, '0, clk_i, rst_ni                                                                                                                                                                        ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 412      ; RTL  ; <same as above>                                                                                ; lock_ar_valid_q, lock_ar_valid_d, load_ar_lock, '0, clk_i, rst_ni                                                                                                                                                                        ;
;         Refer                                                                                                             ; 681      ; RTL  ; <same as above>                                                                                ; mst_select_q[i], push_mst_select_i, push_en[i], '0, clk_i, rst_ni                                                                                                                                                                        ;
;     FFLARN                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 229      ; RTL  ; `FFL(__q, __d, __load, __reset_value, __clk, __arst_n)                                         ; lock_aw_valid_q, lock_aw_valid_d, load_aw_lock, '0, clk_i, rst_ni                                                                                                                                                                        ;
;         Refer                                                                                                             ; 412      ; RTL  ; <same as above>                                                                                ; lock_ar_valid_q, lock_ar_valid_d, load_ar_lock, '0, clk_i, rst_ni                                                                                                                                                                        ;
;         Refer                                                                                                             ; 681      ; RTL  ; <same as above>                                                                                ; mst_select_q[i], push_mst_select_i, push_en[i], '0, clk_i, rst_ni                                                                                                                                                                        ;
;     TARGET_VSIM                                                                                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 151      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 340      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv                                       ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FFL                                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 239      ; RTL  ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; lock_aw_valid_q, lock_aw_valid_d, load_aw_lock, '0, clk_i, rst_ni                                                                                                                                                                        ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFLARN                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 239      ; RTL  ; `FFL(__q, __d, __load, __reset_value, __clk, __arst_n)                                         ; lock_aw_valid_q, lock_aw_valid_d, load_aw_lock, '0, clk_i, rst_ni                                                                                                                                                                        ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/include/common_cells/registers.svh          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     COMMON_CELLS_REGISTERS_SVH_                                                                                           ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 17       ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 16       ; RTL  ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FF                                                                                                                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 47       ;      ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; __q,__d,__reset_value,__clk=`REG_DFLT_CLK,__arst_n=`REG_DFLT_RST                                                                                                                                                                         ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__d);                                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFAR                                                                                                                  ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 62       ;      ; always_ff @(posedge (__clk) or posedge (__arst)) begin                                         ; __q,__d,__reset_value,__clk,__arst                                                                                                                                                                                                       ;
;                                                                                                                           ;          ;      ;     if (__arst) begin                                                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__d);                                                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFARN                                                                                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 78       ;      ; `FF(__q, __d, __reset_value, __clk, __arst_n)                                                  ; __q,__d,__reset_value,__clk,__arst_n                                                                                                                                                                                                     ;
;     FFL                                                                                                                   ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 125      ;      ; always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                       ; __q,__d,__load,__reset_value,__clk=`REG_DFLT_CLK,__arst_n=`REG_DFLT_RST                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFLAR                                                                                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 141      ;      ; always_ff @(posedge (__clk) or posedge (__arst)) begin                                         ; __q,__d,__load,__reset_value,__clk,__arst                                                                                                                                                                                                ;
;                                                                                                                           ;          ;      ;     if (__arst) begin                                                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__load) ? (__d) : (__q);                                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFLARN                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 158      ;      ; `FFL(__q, __d, __load, __reset_value, __clk, __arst_n)                                         ; __q,__d,__load,__reset_value,__clk,__arst_n                                                                                                                                                                                              ;
;     FFLARNC                                                                                                               ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 199      ;      ; `ifndef NO_SYNOPSYS_FF                                                                         ; __q,__d,__load,__clear,__reset_value,__clk,__arst_n                                                                                                                                                                                      ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__clear`" *``/                                                ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk) or negedge (__arst_n)) begin                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     if (!__arst_n) begin                                                                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__reset_value);                                                                  ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end else begin                                                                             ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;       __q <= (__clear) ? (__reset_value) : (__load) ? (__d) : (__q);                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     end                                                                                        ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFLNR                                                                                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 216      ;      ; always_ff @(posedge (__clk)) begin                                                             ; __q,__d,__load,__clk                                                                                                                                                                                                                     ;
;                                                                                                                           ;          ;      ;     __q <= (__load) ? (__d) : (__q);                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFLSR                                                                                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 168      ;      ; `ifndef NO_SYNOPSYS_FF                                                                         ; __q,__d,__load,__reset_value,__clk,__reset_clk                                                                                                                                                                                           ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__reset_clk`" *``/                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk)) begin                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     __q <= (__reset_clk) ? (__reset_value) : ((__load) ? (__d) : (__q));                       ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFLSRN                                                                                                                ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 183      ;      ; `ifndef NO_SYNOPSYS_FF                                                                         ; __q,__d,__load,__reset_value,__clk,__reset_n_clk                                                                                                                                                                                         ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__reset_n_clk`" *``/                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk)) begin                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     __q <= (!__reset_n_clk) ? (__reset_value) : ((__load) ? (__d) : (__q));                    ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFNR                                                                                                                  ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 113      ;      ; always_ff @(posedge (__clk)) begin                                                             ; __q,__d,__clk                                                                                                                                                                                                                            ;
;                                                                                                                           ;          ;      ;     __q <= (__d);                                                                              ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFSR                                                                                                                  ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 87       ;      ; `ifndef NO_SYNOPSYS_FF                                                                         ; __q,__d,__reset_value,__clk,__reset_clk                                                                                                                                                                                                  ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__reset_clk`" *``/                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk)) begin                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     __q <= (__reset_clk) ? (__reset_value) : (__d);                                            ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     FFSRN                                                                                                                 ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 101      ;      ; `ifndef NO_SYNOPSYS_FF                                                                         ; __q,__d,__reset_value,__clk,__reset_n_clk                                                                                                                                                                                                ;
;                                                                                                                           ;          ;      ;   /``* synopsys sync_set_reset `"__reset_n_clk`" *``/                                          ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     `endif                                                                                     ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   always_ff @(posedge (__clk)) begin                                                           ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;     __q <= (!__reset_n_clk) ? (__reset_value) : (__d);                                         ;                                                                                                                                                                                                                                          ;
;                                                                                                                           ;          ;      ;   end                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_CLK                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 38       ;      ; clk_i                                                                                          ;                                                                                                                                                                                                                                          ;
;     REG_DFLT_RST                                                                                                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 39       ;      ; rst_ni                                                                                         ;                                                                                                                                                                                                                                          ;
;     VERILATOR                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 34       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 34       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 34       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 34       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 34       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 34       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 34       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 34       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/addr_decode.sv                          ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     VERILATOR                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 102      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     XSIM                                                                                                                  ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 103      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv                              ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     COMMON_CELLS_ASSERTS_OFF                                                                                              ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 141      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     SYNTHESIS                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 140      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     SIMULATION                                                                                                            ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 68       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 108      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv                      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FPGA_TARGET_ALTERA                                                                                                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 24       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 98       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     FPGA_TARGET_XILINX                                                                                                    ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Define                                                                                                            ; 25       ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 61       ; RTL  ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 170      ; RTL  ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/deprecated/pulp_clk_cells.sv      ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     SYNTHESIS                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 96       ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
; /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/tech_cells_generic/src/rtl/tc_clk.sv                     ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;     SYNTHESIS                                                                                                             ;          ;      ;                                                                                                ;                                                                                                                                                                                                                                          ;
;         Refer                                                                                                             ; 105      ; None ;                                                                                                ;                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+----------+------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
&lt;same as above&gt; indicates that the value matches the previous occurence of the macro.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../fpga/src/ariane_peripherals_xilinx.sv                                                                                                                  ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                                 ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 3     ; Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(167): text macro "REG_BUS_TYPEDEF_ALL" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(167): text macro "REG_BUS_TYPEDEF_ALL" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(172): text macro "REG_BUS_ASSIGN_TO_REQ" is undefined   ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(173): text macro "REG_BUS_ASSIGN_FROM_RSP" is undefined ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../fpga/src/ariane_xilinx.sv                                                                                                               ;
+------------+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                  ;
+------------+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 7     ; Verilog HDL Compiler Directive warning at ariane_xilinx.sv(202): text macro "RVFI_PROBES_INSTR_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_xilinx.sv(202): text macro "RVFI_PROBES_INSTR_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_xilinx.sv(203): text macro "RVFI_PROBES_CSR_T" is undefined    ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_xilinx.sv(221): text macro "AXI_TYPEDEF_ALL" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_xilinx.sv(746): text macro "AXI_ASSIGN_FROM_REQ" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_xilinx.sv(747): text macro "AXI_ASSIGN_TO_RESP" is undefined   ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_xilinx.sv(813): text macro "AXI_ASSIGN_TO_REQ" is undefined    ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_xilinx.sv(814): text macro "AXI_ASSIGN_FROM_RESP" is undefined ;
; 16746      ; Warning          ; 1     ; Verilog HDL warning at ariane_xilinx.sv(776): axi_ariane_req is already implicitly declared on line 772         ;
; 16803      ; Warning          ; 10    ; Verilog HDL warning at ariane_xilinx.sv(652): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(652): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(653): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(659): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(660): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(661): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(663): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(664): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(665): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(710): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at ariane_xilinx.sv(711): can't index into non-array type logic for slave                   ;
+------------+------------------+-------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for src/cva6_intel.sv                                                                                                                       ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                               ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 5     ; Verilog HDL Compiler Directive warning at cva6_intel.sv(106): text macro "AXI_TYPEDEF_ALL" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at cva6_intel.sv(106): text macro "AXI_TYPEDEF_ALL" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at cva6_intel.sv(628): text macro "AXI_ASSIGN_FROM_REQ" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at cva6_intel.sv(629): text macro "AXI_ASSIGN_TO_RESP" is undefined   ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at cva6_intel.sv(695): text macro "AXI_ASSIGN_TO_REQ" is undefined    ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at cva6_intel.sv(696): text macro "AXI_ASSIGN_FROM_RESP" is undefined ;
; 16746      ; Warning          ; 2     ; Verilog HDL warning at cva6_intel.sv(658): axi_ariane_req is already implicitly declared on line 654         ;
;     16746  ;                  ;       ; Verilog HDL warning at cva6_intel.sv(658): axi_ariane_req is already implicitly declared on line 654         ;
;     16746  ;                  ;       ; Verilog HDL warning at cva6_intel.sv(975): cal_success is already implicitly declared on line 183            ;
; 16803      ; Warning          ; 7     ; Verilog HDL warning at cva6_intel.sv(529): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at cva6_intel.sv(529): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at cva6_intel.sv(530): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at cva6_intel.sv(536): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at cva6_intel.sv(537): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at cva6_intel.sv(538): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at cva6_intel.sv(540): can't index into non-array type logic for slave                   ;
;     16803  ;                  ;       ; Verilog HDL warning at cva6_intel.sv(541): can't index into non-array type logic for slave                   ;
; 16885      ; Warning          ; 1     ; Verilog HDL warning at cva6_intel.sv(1116): second declaration of axi_cdc_src_resp ignored                   ;
; 18454      ; Warning          ; 1     ; Verilog HDL warning at cva6_intel.sv(1116): data object axi_cdc_src_resp is already declared                 ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for src/cva6_intel_peripherals.sv                                                                                                                          ;
+------------+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                              ;
+------------+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 3     ; Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(168): text macro "REG_BUS_TYPEDEF_ALL" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(168): text macro "REG_BUS_TYPEDEF_ALL" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(173): text macro "REG_BUS_ASSIGN_TO_REQ" is undefined   ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(174): text macro "REG_BUS_ASSIGN_FROM_RSP" is undefined ;
+------------+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../tb/ariane_peripherals.sv                                                                                                                        ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                          ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 3     ; Verilog HDL Compiler Directive warning at ariane_peripherals.sv(160): text macro "REG_BUS_TYPEDEF_ALL" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_peripherals.sv(160): text macro "REG_BUS_TYPEDEF_ALL" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_peripherals.sv(165): text macro "REG_BUS_ASSIGN_TO_REQ" is undefined   ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_peripherals.sv(166): text macro "REG_BUS_ASSIGN_FROM_RSP" is undefined ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../tb/ariane_testharness.sv                                                                                                                     ;
+------------+------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                       ;
+------------+------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 4     ; Verilog HDL Compiler Directive warning at ariane_testharness.sv(307): text macro "AXI_ASSIGN_FROM_REQ" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_testharness.sv(307): text macro "AXI_ASSIGN_FROM_REQ" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_testharness.sv(308): text macro "AXI_ASSIGN_TO_RESP" is undefined   ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_testharness.sv(379): text macro "AXI_ASSIGN_TO_REQ" is undefined    ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at ariane_testharness.sv(380): text macro "AXI_ASSIGN_FROM_RESP" is undefined ;
; 16885      ; Warning          ; 4     ; Verilog HDL warning at ariane_testharness.sv(307): second declaration of dm_axi_m_req ignored                        ;
;     16885  ;                  ;       ; Verilog HDL warning at ariane_testharness.sv(307): second declaration of dm_axi_m_req ignored                        ;
;     16885  ;                  ;       ; Verilog HDL warning at ariane_testharness.sv(380): second declaration of gpio_resp ignored                           ;
;     16885  ;                  ;       ; Verilog HDL warning at ariane_testharness.sv(570): second declaration of axi_clint_resp ignored                      ;
;     16885  ;                  ;       ; Verilog HDL warning at ariane_testharness.sv(655): second declaration of axi_ariane_req ignored                      ;
; 18454      ; Warning          ; 4     ; Verilog HDL warning at ariane_testharness.sv(307): data object dm_axi_m_req is already declared                      ;
;     18454  ;                  ;       ; Verilog HDL warning at ariane_testharness.sv(307): data object dm_axi_m_req is already declared                      ;
;     18454  ;                  ;       ; Verilog HDL warning at ariane_testharness.sv(380): data object gpio_resp is already declared                         ;
;     18454  ;                  ;       ; Verilog HDL warning at ariane_testharness.sv(570): data object axi_clint_resp is already declared                    ;
;     18454  ;                  ;       ; Verilog HDL warning at ariane_testharness.sv(655): data object axi_ariane_req is already declared                    ;
+------------+------------------+-------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../vendor/pulp-platform/axi/src/axi_atop_filter.sv                                                                                         ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                     ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 11    ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(403): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(403): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(404): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(405): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(406): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(407): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(408): text macro "AXI_TYPEDEF_REQ_T" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(409): text macro "AXI_TYPEDEF_RESP_T" is undefined    ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(414): text macro "AXI_ASSIGN_TO_REQ" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(415): text macro "AXI_ASSIGN_FROM_RESP" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(417): text macro "AXI_ASSIGN_FROM_REQ" is undefined   ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_atop_filter.sv(418): text macro "AXI_ASSIGN_TO_RESP" is undefined    ;
; 16924      ; Warning          ; 2     ; Verilog HDL warning at axi_atop_filter.sv(414): redeclaration of ansi port slv is not allowed                      ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_atop_filter.sv(414): redeclaration of ansi port slv is not allowed                      ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_atop_filter.sv(418): redeclaration of ansi port mst is not allowed                      ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../vendor/pulp-platform/axi/src/axi_cut.sv                                                                                              ;
+------------+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                  ;
+------------+------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 13    ; Verilog HDL Compiler Directive warning at axi_cut.sv(143): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(143): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(144): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(145): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(146): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(147): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(148): text macro "AXI_TYPEDEF_REQ_T" is undefined          ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(149): text macro "AXI_TYPEDEF_RESP_T" is undefined         ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(154): text macro "AXI_ASSIGN_TO_REQ" is undefined          ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(155): text macro "AXI_ASSIGN_FROM_RESP" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(157): text macro "AXI_ASSIGN_FROM_REQ" is undefined        ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(158): text macro "AXI_ASSIGN_TO_RESP" is undefined         ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(217): text macro "AXI_LITE_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_cut.sv(218): text macro "AXI_LITE_TYPEDEF_W_CHAN_T" is undefined  ;
; 16924      ; Warning          ; 2     ; Verilog HDL warning at axi_cut.sv(154): redeclaration of ansi port in is not allowed                            ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_cut.sv(154): redeclaration of ansi port in is not allowed                            ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_cut.sv(158): redeclaration of ansi port out is not allowed                           ;
+------------+------------------+-------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../vendor/pulp-platform/axi/src/axi_delayer.sv                                                                                         ;
+------------+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                 ;
+------------+------------------+-------+----------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 11    ; Verilog HDL Compiler Directive warning at axi_delayer.sv(150): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(150): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(151): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(152): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(153): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(154): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(155): text macro "AXI_TYPEDEF_REQ_T" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(156): text macro "AXI_TYPEDEF_RESP_T" is undefined    ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(161): text macro "AXI_ASSIGN_TO_REQ" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(162): text macro "AXI_ASSIGN_FROM_RESP" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(164): text macro "AXI_ASSIGN_FROM_REQ" is undefined   ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_delayer.sv(165): text macro "AXI_ASSIGN_TO_RESP" is undefined    ;
; 16924      ; Warning          ; 2     ; Verilog HDL warning at axi_delayer.sv(161): redeclaration of ansi port slv is not allowed                      ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_delayer.sv(161): redeclaration of ansi port slv is not allowed                      ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_delayer.sv(165): redeclaration of ansi port mst is not allowed                      ;
+------------+------------------+-------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../vendor/pulp-platform/axi/src/axi_demux.sv                                                                                         ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                               ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 11    ; Verilog HDL Compiler Directive warning at axi_demux.sv(733): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(733): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(734): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(735): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(736): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(737): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(738): text macro "AXI_TYPEDEF_REQ_T" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(739): text macro "AXI_TYPEDEF_RESP_T" is undefined    ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(746): text macro "AXI_ASSIGN_TO_REQ" is undefined     ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(747): text macro "AXI_ASSIGN_FROM_RESP" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(750): text macro "AXI_ASSIGN_FROM_REQ" is undefined   ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_demux.sv(751): text macro "AXI_ASSIGN_TO_RESP" is undefined    ;
; 16924      ; Warning          ; 2     ; Verilog HDL warning at axi_demux.sv(746): redeclaration of ansi port slv is not allowed                      ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_demux.sv(746): redeclaration of ansi port slv is not allowed                      ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_demux.sv(751): redeclaration of ansi port mst is not allowed                      ;
+------------+------------------+-------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../vendor/pulp-platform/axi/src/axi_join.sv                                                                             ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                  ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 1     ; Verilog HDL Compiler Directive warning at axi_join.sv(24): text macro "AXI_ASSIGN" is undefined ;
; 16924      ; Warning          ; 1     ; Verilog HDL warning at axi_join.sv(24): redeclaration of ansi port in is not allowed            ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../vendor/pulp-platform/axi/src/axi_multicut.sv                                                                                              ;
+------------+------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                       ;
+------------+------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 13    ; Verilog HDL Compiler Directive warning at axi_multicut.sv(115): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(115): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(116): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(117): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(118): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(119): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(120): text macro "AXI_TYPEDEF_REQ_T" is undefined          ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(121): text macro "AXI_TYPEDEF_RESP_T" is undefined         ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(126): text macro "AXI_ASSIGN_TO_REQ" is undefined          ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(127): text macro "AXI_ASSIGN_FROM_RESP" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(129): text macro "AXI_ASSIGN_FROM_REQ" is undefined        ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(130): text macro "AXI_ASSIGN_TO_RESP" is undefined         ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(189): text macro "AXI_LITE_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_multicut.sv(190): text macro "AXI_LITE_TYPEDEF_W_CHAN_T" is undefined  ;
; 16924      ; Warning          ; 2     ; Verilog HDL warning at axi_multicut.sv(126): redeclaration of ansi port in is not allowed                            ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_multicut.sv(126): redeclaration of ansi port in is not allowed                            ;
;     16924  ;                  ;       ; Verilog HDL warning at axi_multicut.sv(130): redeclaration of ansi port out is not allowed                           ;
+------------+------------------+-------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../vendor/pulp-platform/axi/src/axi_mux.sv                                                                                         ;
+------------+------------------+-------+------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                             ;
+------------+------------------+-------+------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 5     ; Verilog HDL Compiler Directive warning at axi_mux.sv(457): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_mux.sv(457): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_mux.sv(460): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_mux.sv(462): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_mux.sv(465): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_mux.sv(468): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined  ;
+------------+------------------+-------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../vendor/pulp-platform/axi/src/axi_to_axi_lite.sv                                                                                              ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                                          ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 13    ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(273): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(273): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(274): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(275): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(276): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined      ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(277): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined       ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(278): text macro "AXI_TYPEDEF_REQ_T" is undefined          ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(279): text macro "AXI_TYPEDEF_RESP_T" is undefined         ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(281): text macro "AXI_LITE_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(282): text macro "AXI_LITE_TYPEDEF_W_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(283): text macro "AXI_LITE_TYPEDEF_B_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(284): text macro "AXI_LITE_TYPEDEF_AR_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(285): text macro "AXI_LITE_TYPEDEF_R_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(286): text macro "AXI_LITE_TYPEDEF_REQ_T" is undefined     ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../vendor/pulp-platform/axi/src/axi_xbar.sv                                                                                         ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity         ; Count ; Sample Warning                                                                                              ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------+
; 13432      ; Critical Warning ; 5     ; Verilog HDL Compiler Directive warning at axi_xbar.sv(266): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_xbar.sv(266): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_xbar.sv(268): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_xbar.sv(269): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined  ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_xbar.sv(271): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined ;
;     13432  ;                  ;       ; Verilog HDL Compiler Directive warning at axi_xbar.sv(273): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined  ;
+------------+------------------+-------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/alu.sv                                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                 ;
+------------+----------+-------+--------------------------------------------------------------------------------+
; 16818      ; Warning  ; 4     ; Verilog HDL warning at alu.sv(57): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at alu.sv(57): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at alu.sv(59): block identifier is required on this block  ;
;     16818  ;          ;       ; Verilog HDL warning at alu.sv(175): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at alu.sv(177): block identifier is required on this block ;
+------------+----------+-------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/ariane_regfile_ff.sv                                                                                ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                              ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at ariane_regfile_ff.sv(81): block identifier is required on this block ;
+------------+----------+-------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/cache_subsystem/miss_handler.sv                                                                                                                                                                                                         ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                                  ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at miss_handler.sv(72): Parameter Declaration 'NR_BYPASS_PORTS' in module 'miss_handler' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/cache_subsystem/std_nbdcache.sv                                                                 ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at std_nbdcache.sv(247): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/cva6.sv                                                                                  ;
+------------+----------+-------+----------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                   ;
+------------+----------+-------+----------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cva6.sv(1607): block identifier is required on this block ;
+------------+----------+-------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/cva6_mmu/cva6_ptw.sv                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 2     ; Verilog HDL warning at cva6_ptw.sv(184): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at cva6_ptw.sv(184): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at cva6_ptw.sv(193): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/cva6_mmu/cva6_shared_tlb.sv                                                                        ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                             ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at cva6_shared_tlb.sv(200): block identifier is required on this block ;
+------------+----------+-------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/cva6_mmu/cva6_tlb.sv                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 4     ; Verilog HDL warning at cva6_tlb.sv(122): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at cva6_tlb.sv(122): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at cva6_tlb.sv(126): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at cva6_tlb.sv(140): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at cva6_tlb.sv(141): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv                                                   ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 2     ; Verilog HDL warning at control_mvp.sv(2348): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at control_mvp.sv(2348): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at control_mvp.sv(2366): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/cvxif_example/include/cvxif_instr_pkg.sv                                                                                                               ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 21442      ; Warning  ; 2     ; Verilog HDL warning at cvxif_instr_pkg.sv(19): parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam    ;
;     21442  ;          ;       ; Verilog HDL warning at cvxif_instr_pkg.sv(19): parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam    ;
;     21442  ;          ;       ; Verilog HDL warning at cvxif_instr_pkg.sv(20): parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/frontend/frontend.sv                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at frontend.sv(218): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/frontend/instr_queue.sv                                                                        ;
+------------+----------+-------+----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                         ;
+------------+----------+-------+----------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 3     ; Verilog HDL warning at instr_queue.sv(322): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at instr_queue.sv(322): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at instr_queue.sv(431): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at instr_queue.sv(443): block identifier is required on this block ;
+------------+----------+-------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/id_stage.sv                                                                                 ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 4     ; Verilog HDL warning at id_stage.sv(119): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at id_stage.sv(119): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at id_stage.sv(154): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at id_stage.sv(205): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at id_stage.sv(215): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/instr_realign.sv                                                                                ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                          ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at instr_realign.sv(54): block identifier is required on this block ;
+------------+----------+-------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/issue_read_operands.sv                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 5     ; Verilog HDL warning at issue_read_operands.sv(163): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at issue_read_operands.sv(163): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at issue_read_operands.sv(267): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at issue_read_operands.sv(430): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at issue_read_operands.sv(605): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at issue_read_operands.sv(728): block identifier is required on this block ;
+------------+----------+-------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/issue_stage.sv                                                                                 ;
+------------+----------+-------+----------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                         ;
+------------+----------+-------+----------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at issue_stage.sv(159): block identifier is required on this block ;
+------------+----------+-------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/multiplier.sv                                                                                ;
+------------+----------+-------+--------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                       ;
+------------+----------+-------+--------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 2     ; Verilog HDL warning at multiplier.sv(60): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at multiplier.sv(60): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at multiplier.sv(77): block identifier is required on this block ;
+------------+----------+-------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/pmp/src/pmp.sv                                                                        ;
+------------+----------+-------+-------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                ;
+------------+----------+-------+-------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at pmp.sv(51): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Warnings for ../../core/scoreboard.sv                                                                                 ;
+------------+----------+-------+---------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                        ;
+------------+----------+-------+---------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 2     ; Verilog HDL warning at scoreboard.sv(142): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at scoreboard.sv(142): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at scoreboard.sv(451): block identifier is required on this block ;
+------------+----------+-------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../fpga/src/ariane-ethernet/rgmii_lfsr.sv                                                                                                                                                                                                 ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                                                                                                                                                         ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 13461      ; Warning  ; 1     ; Verilog HDL Parameter Declaration warning at rgmii_lfsr.sv(364): Parameter Declaration 'STYLE_INT' in module 'rgmii_lfsr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List ;
+------------+----------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Warnings for ../rv_plic/rtl/plic_top.sv                                                                             ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                      ;
+------------+----------+-------+-------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 2     ; Verilog HDL warning at plic_top.sv(133): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at plic_top.sv(133): block identifier is required on this block ;
;     16818  ;          ;       ; Verilog HDL warning at plic_top.sv(137): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Warnings for ../src/axi_riscv_atomics/src/axi_riscv_amos.sv                                                               ;
+------------+----------+-------+-------------------------------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                                            ;
+------------+----------+-------+-------------------------------------------------------------------------------------------+
; 16818      ; Warning  ; 1     ; Verilog HDL warning at axi_riscv_amos.sv(972): block identifier is required on this block ;
+------------+----------+-------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; General Warnings                                                                                   ;
+------------+----------+-------+--------------------------------------------------------------------+
; Message ID ; Severity ; Count ; Sample Warning                                                     ;
+------------+----------+-------+--------------------------------------------------------------------+
; 16124      ; Warning  ; 2     ; Can't analyze file stp1.stp - no such file exists                  ;
;     16124  ;          ;       ; Can't analyze file stp1.stp - no such file exists                  ;
;     16124  ;          ;       ; Can't analyze file src/bootrom/bootrom_32.sv - no such file exists ;
+------------+----------+-------+--------------------------------------------------------------------+


+--------------------------+
; Design Analysis Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Synthesis
    Info: Version 24.1.0 Build 115 03/21/2024 SC Pro Edition
    Info: Processing started: Fri Sep  6 16:01:27 2024
    Info: System process ID: 2315082
Info: Command: quartus_syn --read_settings_files=on --write_settings_files=off Example-Project -c Example-Project --quick_elab
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Synthesis...
Info: Project = "Example-Project"
Info: Revision = "Example-Project"
Info: Running Design Analysis for tile IP
Info: Analyzing source files for Design Analysis mode for tile IP
Info (21958): Initialized Quartus Message Database
Warning (16124): Can't analyze file stp1.stp - no such file exists
Info (18237): File "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv" is a duplicate of already analyzed file "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv" is a duplicate of already analyzed file "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Warning (16124): Can't analyze file src/bootrom/bootrom_32.sv - no such file exists
Info (18237): File "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv" is a duplicate of already analyzed file "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (18237): File "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv" is a duplicate of already analyzed file "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv" (same filename, same library name and same md5 digest). Skipping analysis of this file.
Info (16884): Verilog HDL info at fpnew_cast_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv Line: 16
Info (19624): Verilog HDL info at fpnew_cast_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv Line: 16
Info (16884): Verilog HDL info at fpnew_divsqrt_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv Line: 16
Info (19624): Verilog HDL info at fpnew_divsqrt_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv Line: 16
Info (16884): Verilog HDL info at fpnew_fma_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv Line: 16
Info (19624): Verilog HDL info at fpnew_fma_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv Line: 16
Info (16884): Verilog HDL info at fpnew_fma.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv Line: 16
Info (19624): Verilog HDL info at fpnew_fma.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv Line: 16
Info (16884): Verilog HDL info at fpnew_noncomp.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv Line: 16
Info (19624): Verilog HDL info at fpnew_noncomp.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv Line: 16
Info (16884): Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv Line: 16
Info (19624): Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv Line: 16
Warning (16818): Verilog HDL warning at control_mvp.sv(2348): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv Line: 2348
Warning (16818): Verilog HDL warning at control_mvp.sv(2366): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv Line: 2366
Warning (21442): Verilog HDL warning at cvxif_instr_pkg.sv(19): parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv Line: 19
Warning (21442): Verilog HDL warning at cvxif_instr_pkg.sv(20): parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv Line: 20
Info (16884): Verilog HDL info at cva6.sv(15): analyzing included file ../../core/include/rvfi_types.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv Line: 15
Info (19624): Verilog HDL info at cva6.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv Line: 15
Warning (16818): Verilog HDL warning at cva6.sv(1607): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv Line: 1607
Warning (16818): Verilog HDL warning at alu.sv(57): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv Line: 57
Warning (16818): Verilog HDL warning at alu.sv(59): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv Line: 59
Warning (16818): Verilog HDL warning at alu.sv(175): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv Line: 175
Warning (16818): Verilog HDL warning at alu.sv(177): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv Line: 177
Warning (16818): Verilog HDL warning at instr_realign.sv(54): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv Line: 54
Warning (16818): Verilog HDL warning at id_stage.sv(119): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv Line: 119
Warning (16818): Verilog HDL warning at id_stage.sv(154): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv Line: 154
Warning (16818): Verilog HDL warning at id_stage.sv(205): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv Line: 205
Warning (16818): Verilog HDL warning at id_stage.sv(215): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv Line: 215
Warning (16818): Verilog HDL warning at issue_read_operands.sv(163): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv Line: 163
Warning (16818): Verilog HDL warning at issue_read_operands.sv(267): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv Line: 267
Warning (16818): Verilog HDL warning at issue_read_operands.sv(430): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv Line: 430
Warning (16818): Verilog HDL warning at issue_read_operands.sv(605): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv Line: 605
Warning (16818): Verilog HDL warning at issue_read_operands.sv(728): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv Line: 728
Warning (16818): Verilog HDL warning at issue_stage.sv(159): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv Line: 159
Warning (16818): Verilog HDL warning at multiplier.sv(60): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv Line: 60
Warning (16818): Verilog HDL warning at multiplier.sv(77): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv Line: 77
Warning (16818): Verilog HDL warning at ariane_regfile_ff.sv(81): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_ff.sv Line: 81
Warning (16818): Verilog HDL warning at scoreboard.sv(142): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv Line: 142
Warning (16818): Verilog HDL warning at scoreboard.sv(451): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv Line: 451
Info (16884): Verilog HDL info at acc_dispatcher.sv(109): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv Line: 109
Info (19624): Verilog HDL info at acc_dispatcher.sv(109): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv Line: 109
Warning (16818): Verilog HDL warning at instr_queue.sv(322): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv Line: 322
Warning (16818): Verilog HDL warning at instr_queue.sv(431): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv Line: 431
Warning (16818): Verilog HDL warning at instr_queue.sv(443): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv Line: 443
Warning (16818): Verilog HDL warning at frontend.sv(218): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv Line: 218
Warning (13461): Verilog HDL Parameter Declaration warning at miss_handler.sv(72): Parameter Declaration 'NR_BYPASS_PORTS' in module 'miss_handler' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv Line: 72
Warning (16818): Verilog HDL warning at std_nbdcache.sv(247): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv Line: 247
Info (16884): Verilog HDL info at hwpf_stride_wrapper.sv(26): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv Line: 26
Info (19624): Verilog HDL info at hwpf_stride_wrapper.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv Line: 26
Info (16884): Verilog HDL info at hpdcache.sv(26): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv Line: 26
Info (19624): Verilog HDL info at hpdcache.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv Line: 26
Info (16884): Verilog HDL info at cva6_hpdcache_subsystem.sv(179): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv Line: 179
Info (19624): Verilog HDL info at cva6_hpdcache_subsystem.sv(179): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv Line: 179
Info (16884): Verilog HDL info at cva6_hpdcache_wrapper.sv(15): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv Line: 15
Info (19624): Verilog HDL info at cva6_hpdcache_wrapper.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv Line: 15
Warning (16818): Verilog HDL warning at pmp.sv(51): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv Line: 51
Warning (16818): Verilog HDL warning at cva6_ptw.sv(184): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv Line: 184
Warning (16818): Verilog HDL warning at cva6_ptw.sv(193): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv Line: 193
Warning (16818): Verilog HDL warning at cva6_tlb.sv(122): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv Line: 122
Warning (16818): Verilog HDL warning at cva6_tlb.sv(126): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv Line: 126
Warning (16818): Verilog HDL warning at cva6_tlb.sv(140): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv Line: 140
Warning (16818): Verilog HDL warning at cva6_tlb.sv(141): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv Line: 141
Warning (16818): Verilog HDL warning at cva6_shared_tlb.sv(200): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_shared_tlb.sv Line: 200
Warning (16818): Verilog HDL warning at axi_riscv_amos.sv(972): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv Line: 972
Warning (16818): Verilog HDL warning at plic_top.sv(133): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv Line: 133
Warning (16818): Verilog HDL warning at plic_top.sv(137): block identifier is required on this block File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv Line: 137
Error (16827): Verilog HDL error at axi_multicut.sv(92): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 92
Error (16827): Verilog HDL error at axi_multicut.sv(93): cannot open include file axi/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 93
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(115): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 115
Info (19551): Verilog HDL info at axi_multicut.sv(115):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 115
Info (19551): Verilog HDL info at axi_multicut.sv(115):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 115
Error (13411): Verilog HDL syntax error at axi_multicut.sv(115) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 115
Error (13396): Verilog HDL Declaration error at axi_multicut.sv(115): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 115
Info (17467): Verilog HDL info at axi_multicut.sv(110): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 110
Info (17467): Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 109
Info (17467): Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 113
Info (19551): Verilog HDL info at axi_multicut.sv(115):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 115
Info (19551): Verilog HDL info at axi_multicut.sv(115):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 115
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(116): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 116
Error (13396): Verilog HDL Declaration error at axi_multicut.sv(116): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 116
Info (17467): Verilog HDL info at axi_multicut.sv(111): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 111
Info (17467): Verilog HDL info at axi_multicut.sv(112): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 112
Info (17467): Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 113
Info (19551): Verilog HDL info at axi_multicut.sv(116):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 116
Info (19551): Verilog HDL info at axi_multicut.sv(116):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 116
Error (13411): Verilog HDL syntax error at axi_multicut.sv(116) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 116
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(117): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 117
Error (13396): Verilog HDL Declaration error at axi_multicut.sv(117): identifier "id_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 117
Info (17467): Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 109
Info (17467): Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 113
Info (19551): Verilog HDL info at axi_multicut.sv(117):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 117
Info (19551): Verilog HDL info at axi_multicut.sv(117):                                                ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 117
Error (13411): Verilog HDL syntax error at axi_multicut.sv(117) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 117
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(118): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 118
Error (13396): Verilog HDL Declaration error at axi_multicut.sv(118): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 118
Info (17467): Verilog HDL info at axi_multicut.sv(110): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 110
Info (17467): Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 109
Info (17467): Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 113
Info (19551): Verilog HDL info at axi_multicut.sv(118):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 118
Info (19551): Verilog HDL info at axi_multicut.sv(118):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 118
Error (13411): Verilog HDL syntax error at axi_multicut.sv(118) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 118
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(119): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 119
Error (13396): Verilog HDL Declaration error at axi_multicut.sv(119): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 119
Info (17467): Verilog HDL info at axi_multicut.sv(111): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 111
Info (17467): Verilog HDL info at axi_multicut.sv(109): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 109
Info (17467): Verilog HDL info at axi_multicut.sv(113): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 113
Info (19551): Verilog HDL info at axi_multicut.sv(119):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 119
Info (19551): Verilog HDL info at axi_multicut.sv(119):                                                        ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 119
Error (13411): Verilog HDL syntax error at axi_multicut.sv(119) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 119
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(120): text macro "AXI_TYPEDEF_REQ_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 120
Info (19551): Verilog HDL info at axi_multicut.sv(120):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 120
Info (19551): Verilog HDL info at axi_multicut.sv(120):                                                            ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 120
Error (13411): Verilog HDL syntax error at axi_multicut.sv(120) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 120
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(121): text macro "AXI_TYPEDEF_RESP_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 121
Info (19551): Verilog HDL info at axi_multicut.sv(121):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 121
Info (19551): Verilog HDL info at axi_multicut.sv(121):                                                  ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 121
Error (13411): Verilog HDL syntax error at axi_multicut.sv(121) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 121
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(126): text macro "AXI_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 126
Info (19551): Verilog HDL info at axi_multicut.sv(126):   `AXI_ASSIGN_TO_REQ(slv_req, in) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 126
Info (19551): Verilog HDL info at axi_multicut.sv(126):                      ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 126
Error (13411): Verilog HDL syntax error at axi_multicut.sv(126) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 126
Warning (16924): Verilog HDL warning at axi_multicut.sv(126): redeclaration of ansi port in is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 126
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(127): text macro "AXI_ASSIGN_FROM_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 127
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(129): text macro "AXI_ASSIGN_FROM_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 129
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(130): text macro "AXI_ASSIGN_TO_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 130
Warning (16924): Verilog HDL warning at axi_multicut.sv(130): redeclaration of ansi port out is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 130
Error (13363): Verilog HDL error at axi_multicut.sv(169): module "axi_multicut_intf" ignored due to previous errors File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 169
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(189): text macro "AXI_LITE_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 189
Info (19551): Verilog HDL info at axi_multicut.sv(189):   `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 189
Info (19551): Verilog HDL info at axi_multicut.sv(189):                               ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 189
Error (13411): Verilog HDL syntax error at axi_multicut.sv(189) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 189
Error (13396): Verilog HDL Declaration error at axi_multicut.sv(189): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 189
Info (17467): Verilog HDL info at axi_multicut.sv(185): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 185
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_multicut.sv(190): text macro "AXI_LITE_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 190
Error (13396): Verilog HDL Declaration error at axi_multicut.sv(190): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 190
Info (17467): Verilog HDL info at axi_multicut.sv(186): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 186
Info (17467): Verilog HDL info at axi_multicut.sv(187): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 187
Info (19551): Verilog HDL info at axi_multicut.sv(190):   `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 190
Info (19551): Verilog HDL info at axi_multicut.sv(190):                                                       ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv Line: 190
Error (16827): Verilog HDL error at axi_cut.sv(115): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 115
Error (16827): Verilog HDL error at axi_cut.sv(116): cannot open include file axi/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 116
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(143): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 143
Info (19551): Verilog HDL info at axi_cut.sv(143):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 143
Info (19551): Verilog HDL info at axi_cut.sv(143):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 143
Error (13411): Verilog HDL syntax error at axi_cut.sv(143) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 143
Error (13396): Verilog HDL Declaration error at axi_cut.sv(143): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 143
Info (17467): Verilog HDL info at axi_cut.sv(138): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 138
Info (17467): Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 137
Info (17467): Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 141
Info (19551): Verilog HDL info at axi_cut.sv(143):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 143
Info (19551): Verilog HDL info at axi_cut.sv(143):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 143
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(144): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 144
Error (13396): Verilog HDL Declaration error at axi_cut.sv(144): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 144
Info (17467): Verilog HDL info at axi_cut.sv(139): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 139
Info (17467): Verilog HDL info at axi_cut.sv(140): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 140
Info (17467): Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 141
Info (19551): Verilog HDL info at axi_cut.sv(144):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 144
Info (19551): Verilog HDL info at axi_cut.sv(144):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 144
Error (13411): Verilog HDL syntax error at axi_cut.sv(144) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 144
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(145): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 145
Error (13396): Verilog HDL Declaration error at axi_cut.sv(145): identifier "id_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 145
Info (17467): Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 137
Info (17467): Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 141
Info (19551): Verilog HDL info at axi_cut.sv(145):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 145
Info (19551): Verilog HDL info at axi_cut.sv(145):                                                ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 145
Error (13411): Verilog HDL syntax error at axi_cut.sv(145) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 145
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(146): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 146
Error (13396): Verilog HDL Declaration error at axi_cut.sv(146): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 146
Info (17467): Verilog HDL info at axi_cut.sv(138): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 138
Info (17467): Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 137
Info (17467): Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 141
Info (19551): Verilog HDL info at axi_cut.sv(146):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 146
Info (19551): Verilog HDL info at axi_cut.sv(146):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 146
Error (13411): Verilog HDL syntax error at axi_cut.sv(146) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 146
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(147): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 147
Error (13396): Verilog HDL Declaration error at axi_cut.sv(147): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 147
Info (17467): Verilog HDL info at axi_cut.sv(139): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 139
Info (17467): Verilog HDL info at axi_cut.sv(137): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 137
Info (17467): Verilog HDL info at axi_cut.sv(141): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 141
Info (19551): Verilog HDL info at axi_cut.sv(147):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 147
Info (19551): Verilog HDL info at axi_cut.sv(147):                                                        ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 147
Error (13411): Verilog HDL syntax error at axi_cut.sv(147) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 147
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(148): text macro "AXI_TYPEDEF_REQ_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 148
Info (19551): Verilog HDL info at axi_cut.sv(148):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 148
Info (19551): Verilog HDL info at axi_cut.sv(148):                                                            ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 148
Error (13411): Verilog HDL syntax error at axi_cut.sv(148) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 148
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(149): text macro "AXI_TYPEDEF_RESP_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 149
Info (19551): Verilog HDL info at axi_cut.sv(149):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 149
Info (19551): Verilog HDL info at axi_cut.sv(149):                                                  ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 149
Error (13411): Verilog HDL syntax error at axi_cut.sv(149) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 149
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(154): text macro "AXI_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 154
Info (19551): Verilog HDL info at axi_cut.sv(154):   `AXI_ASSIGN_TO_REQ(slv_req, in) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 154
Info (19551): Verilog HDL info at axi_cut.sv(154):                      ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 154
Error (13411): Verilog HDL syntax error at axi_cut.sv(154) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 154
Warning (16924): Verilog HDL warning at axi_cut.sv(154): redeclaration of ansi port in is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 154
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(155): text macro "AXI_ASSIGN_FROM_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 155
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(157): text macro "AXI_ASSIGN_FROM_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 157
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(158): text macro "AXI_ASSIGN_TO_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 158
Warning (16924): Verilog HDL warning at axi_cut.sv(158): redeclaration of ansi port out is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 158
Error (13363): Verilog HDL error at axi_cut.sv(197): module "axi_cut_intf" ignored due to previous errors File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 197
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(217): text macro "AXI_LITE_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 217
Info (19551): Verilog HDL info at axi_cut.sv(217):   `AXI_LITE_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 217
Info (19551): Verilog HDL info at axi_cut.sv(217):                               ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 217
Error (13411): Verilog HDL syntax error at axi_cut.sv(217) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 217
Error (13396): Verilog HDL Declaration error at axi_cut.sv(217): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 217
Info (17467): Verilog HDL info at axi_cut.sv(213): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 213
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_cut.sv(218): text macro "AXI_LITE_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 218
Error (13396): Verilog HDL Declaration error at axi_cut.sv(218): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 218
Info (17467): Verilog HDL info at axi_cut.sv(214): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 214
Info (17467): Verilog HDL info at axi_cut.sv(215): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 215
Info (19551): Verilog HDL info at axi_cut.sv(218):   `AXI_LITE_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 218
Info (19551): Verilog HDL info at axi_cut.sv(218):                                                       ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv Line: 218
Error (16827): Verilog HDL error at axi_join.sv(16): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv Line: 16
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_join.sv(24): text macro "AXI_ASSIGN" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv Line: 24
Info (19551): Verilog HDL info at axi_join.sv(24):   `AXI_ASSIGN(out, in) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv Line: 24
Info (19551): Verilog HDL info at axi_join.sv(24):               ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv Line: 24
Error (13411): Verilog HDL syntax error at axi_join.sv(24) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv Line: 24
Warning (16924): Verilog HDL warning at axi_join.sv(24): redeclaration of ansi port in is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv Line: 24
Error (16827): Verilog HDL error at axi_delayer.sv(123): cannot open include file axi/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 123
Error (16827): Verilog HDL error at axi_delayer.sv(124): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 124
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(150): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 150
Info (19551): Verilog HDL info at axi_delayer.sv(150):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 150
Info (19551): Verilog HDL info at axi_delayer.sv(150):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 150
Error (13411): Verilog HDL syntax error at axi_delayer.sv(150) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 150
Error (13396): Verilog HDL Declaration error at axi_delayer.sv(150): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 150
Info (17467): Verilog HDL info at axi_delayer.sv(145): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 145
Info (17467): Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 144
Info (17467): Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 148
Info (19551): Verilog HDL info at axi_delayer.sv(150):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 150
Info (19551): Verilog HDL info at axi_delayer.sv(150):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 150
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(151): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 151
Error (13396): Verilog HDL Declaration error at axi_delayer.sv(151): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 151
Info (17467): Verilog HDL info at axi_delayer.sv(146): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 146
Info (17467): Verilog HDL info at axi_delayer.sv(147): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 147
Info (17467): Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 148
Info (19551): Verilog HDL info at axi_delayer.sv(151):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 151
Info (19551): Verilog HDL info at axi_delayer.sv(151):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 151
Error (13411): Verilog HDL syntax error at axi_delayer.sv(151) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 151
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(152): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 152
Error (13396): Verilog HDL Declaration error at axi_delayer.sv(152): identifier "id_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 152
Info (17467): Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 144
Info (17467): Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 148
Info (19551): Verilog HDL info at axi_delayer.sv(152):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 152
Info (19551): Verilog HDL info at axi_delayer.sv(152):                                                ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 152
Error (13411): Verilog HDL syntax error at axi_delayer.sv(152) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 152
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(153): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 153
Error (13396): Verilog HDL Declaration error at axi_delayer.sv(153): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 153
Info (17467): Verilog HDL info at axi_delayer.sv(145): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 145
Info (17467): Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 144
Info (17467): Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 148
Info (19551): Verilog HDL info at axi_delayer.sv(153):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 153
Info (19551): Verilog HDL info at axi_delayer.sv(153):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 153
Error (13411): Verilog HDL syntax error at axi_delayer.sv(153) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 153
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(154): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 154
Error (13396): Verilog HDL Declaration error at axi_delayer.sv(154): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 154
Info (17467): Verilog HDL info at axi_delayer.sv(146): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 146
Info (17467): Verilog HDL info at axi_delayer.sv(144): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 144
Info (17467): Verilog HDL info at axi_delayer.sv(148): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 148
Info (19551): Verilog HDL info at axi_delayer.sv(154):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 154
Info (19551): Verilog HDL info at axi_delayer.sv(154):                                                        ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 154
Error (13411): Verilog HDL syntax error at axi_delayer.sv(154) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 154
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(155): text macro "AXI_TYPEDEF_REQ_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 155
Info (19551): Verilog HDL info at axi_delayer.sv(155):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 155
Info (19551): Verilog HDL info at axi_delayer.sv(155):                                                            ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 155
Error (13411): Verilog HDL syntax error at axi_delayer.sv(155) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 155
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(156): text macro "AXI_TYPEDEF_RESP_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 156
Info (19551): Verilog HDL info at axi_delayer.sv(156):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 156
Info (19551): Verilog HDL info at axi_delayer.sv(156):                                                  ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 156
Error (13411): Verilog HDL syntax error at axi_delayer.sv(156) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 156
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(161): text macro "AXI_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 161
Info (19551): Verilog HDL info at axi_delayer.sv(161):   `AXI_ASSIGN_TO_REQ(slv_req, slv) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 161
Info (19551): Verilog HDL info at axi_delayer.sv(161):                      ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 161
Error (13411): Verilog HDL syntax error at axi_delayer.sv(161) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 161
Warning (16924): Verilog HDL warning at axi_delayer.sv(161): redeclaration of ansi port slv is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 161
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(162): text macro "AXI_ASSIGN_FROM_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 162
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(164): text macro "AXI_ASSIGN_FROM_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 164
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_delayer.sv(165): text macro "AXI_ASSIGN_TO_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 165
Warning (16924): Verilog HDL warning at axi_delayer.sv(165): redeclaration of ansi port mst is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 165
Error (13363): Verilog HDL error at axi_delayer.sv(198): module "axi_delayer_intf" ignored due to previous errors File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv Line: 198
Error (16827): Verilog HDL error at axi_to_axi_lite.sv(247): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 247
Error (16827): Verilog HDL error at axi_to_axi_lite.sv(248): cannot open include file axi/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 248
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(273): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 273
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(273):   `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 273
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(273):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 273
Error (13411): Verilog HDL syntax error at axi_to_axi_lite.sv(273) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 273
Error (13396): Verilog HDL Declaration error at axi_to_axi_lite.sv(273): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 273
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 267
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 269
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 271
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(273):   `AXI_TYPEDEF_AW_CHAN_T(full_aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 273
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(273):                                                               ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 273
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(274): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 274
Error (13396): Verilog HDL Declaration error at axi_to_axi_lite.sv(274): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 274
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 268
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(270): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 270
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 271
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(274):   `AXI_TYPEDEF_W_CHAN_T(full_w_chan_t, data_t, strb_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 274
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(274):                                                               ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 274
Error (13411): Verilog HDL syntax error at axi_to_axi_lite.sv(274) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 274
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(275): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 275
Error (13396): Verilog HDL Declaration error at axi_to_axi_lite.sv(275): identifier "id_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 275
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 269
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 271
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(275):   `AXI_TYPEDEF_B_CHAN_T(full_b_chan_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 275
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(275):                                                     ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 275
Error (13411): Verilog HDL syntax error at axi_to_axi_lite.sv(275) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 275
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(276): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 276
Error (13396): Verilog HDL Declaration error at axi_to_axi_lite.sv(276): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 276
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 267
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 269
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 271
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(276):   `AXI_TYPEDEF_AR_CHAN_T(full_ar_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 276
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(276):                                                               ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 276
Error (13411): Verilog HDL syntax error at axi_to_axi_lite.sv(276) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 276
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(277): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 277
Error (13396): Verilog HDL Declaration error at axi_to_axi_lite.sv(277): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 277
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 268
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(269): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 269
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(271): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 271
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(277):   `AXI_TYPEDEF_R_CHAN_T(full_r_chan_t, data_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 277
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(277):                                                             ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 277
Error (13411): Verilog HDL syntax error at axi_to_axi_lite.sv(277) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 277
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(278): text macro "AXI_TYPEDEF_REQ_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 278
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(278):   `AXI_TYPEDEF_REQ_T(full_req_t, full_aw_chan_t, full_w_chan_t, full_ar_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 278
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(278):                                                                                ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 278
Error (13411): Verilog HDL syntax error at axi_to_axi_lite.sv(278) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 278
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(279): text macro "AXI_TYPEDEF_RESP_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 279
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(279):   `AXI_TYPEDEF_RESP_T(full_resp_t, full_b_chan_t, full_r_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 279
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(279):                                                                 ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 279
Error (13411): Verilog HDL syntax error at axi_to_axi_lite.sv(279) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 279
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(281): text macro "AXI_LITE_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 281
Error (13396): Verilog HDL Declaration error at axi_to_axi_lite.sv(281): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 281
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 267
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(282): text macro "AXI_LITE_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 282
Error (13396): Verilog HDL Declaration error at axi_to_axi_lite.sv(282): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 282
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 268
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(270): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 270
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(282):   `AXI_LITE_TYPEDEF_W_CHAN_T(lite_w_chan_t, data_t, strb_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 282
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(282):                                                            ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 282
Error (13411): Verilog HDL syntax error at axi_to_axi_lite.sv(282) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 282
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(283): text macro "AXI_LITE_TYPEDEF_B_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 283
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(284): text macro "AXI_LITE_TYPEDEF_AR_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 284
Error (13396): Verilog HDL Declaration error at axi_to_axi_lite.sv(284): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 284
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(267): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 267
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(285): text macro "AXI_LITE_TYPEDEF_R_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 285
Error (13396): Verilog HDL Declaration error at axi_to_axi_lite.sv(285): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 285
Info (17467): Verilog HDL info at axi_to_axi_lite.sv(268): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 268
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_to_axi_lite.sv(286): text macro "AXI_LITE_TYPEDEF_REQ_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 286
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(286):   `AXI_LITE_TYPEDEF_REQ_T(lite_req_t, lite_aw_chan_t, lite_w_chan_t, lite_ar_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 286
Info (19551): Verilog HDL info at axi_to_axi_lite.sv(286):                                                                                     ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv Line: 286
Error (16827): Verilog HDL error at axi_atop_filter.sv(371): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 371
Error (16827): Verilog HDL error at axi_atop_filter.sv(372): cannot open include file axi/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 372
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(403): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 403
Info (19551): Verilog HDL info at axi_atop_filter.sv(403):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 403
Info (19551): Verilog HDL info at axi_atop_filter.sv(403):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 403
Error (13411): Verilog HDL syntax error at axi_atop_filter.sv(403) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 403
Error (13396): Verilog HDL Declaration error at axi_atop_filter.sv(403): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 403
Info (17467): Verilog HDL info at axi_atop_filter.sv(398): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 398
Info (17467): Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 397
Info (17467): Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 401
Info (19551): Verilog HDL info at axi_atop_filter.sv(403):   `AXI_TYPEDEF_AW_CHAN_T(aw_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 403
Info (19551): Verilog HDL info at axi_atop_filter.sv(403):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 403
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(404): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 404
Error (13396): Verilog HDL Declaration error at axi_atop_filter.sv(404): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 404
Info (17467): Verilog HDL info at axi_atop_filter.sv(399): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 399
Info (17467): Verilog HDL info at axi_atop_filter.sv(400): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 400
Info (17467): Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 401
Info (19551): Verilog HDL info at axi_atop_filter.sv(404):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 404
Info (19551): Verilog HDL info at axi_atop_filter.sv(404):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 404
Error (13411): Verilog HDL syntax error at axi_atop_filter.sv(404) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 404
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(405): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 405
Error (13396): Verilog HDL Declaration error at axi_atop_filter.sv(405): identifier "id_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 405
Info (17467): Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 397
Info (17467): Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 401
Info (19551): Verilog HDL info at axi_atop_filter.sv(405):   `AXI_TYPEDEF_B_CHAN_T(b_chan_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 405
Info (19551): Verilog HDL info at axi_atop_filter.sv(405):                                                ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 405
Error (13411): Verilog HDL syntax error at axi_atop_filter.sv(405) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 405
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(406): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 406
Error (13396): Verilog HDL Declaration error at axi_atop_filter.sv(406): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 406
Info (17467): Verilog HDL info at axi_atop_filter.sv(398): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 398
Info (17467): Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 397
Info (17467): Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 401
Info (19551): Verilog HDL info at axi_atop_filter.sv(406):   `AXI_TYPEDEF_AR_CHAN_T(ar_chan_t, addr_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 406
Info (19551): Verilog HDL info at axi_atop_filter.sv(406):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 406
Error (13411): Verilog HDL syntax error at axi_atop_filter.sv(406) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 406
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(407): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 407
Error (13396): Verilog HDL Declaration error at axi_atop_filter.sv(407): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 407
Info (17467): Verilog HDL info at axi_atop_filter.sv(399): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 399
Info (17467): Verilog HDL info at axi_atop_filter.sv(397): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 397
Info (17467): Verilog HDL info at axi_atop_filter.sv(401): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 401
Info (19551): Verilog HDL info at axi_atop_filter.sv(407):   `AXI_TYPEDEF_R_CHAN_T(r_chan_t, data_t, id_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 407
Info (19551): Verilog HDL info at axi_atop_filter.sv(407):                                                        ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 407
Error (13411): Verilog HDL syntax error at axi_atop_filter.sv(407) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 407
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(408): text macro "AXI_TYPEDEF_REQ_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 408
Info (19551): Verilog HDL info at axi_atop_filter.sv(408):   `AXI_TYPEDEF_REQ_T(req_t, aw_chan_t, w_chan_t, ar_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 408
Info (19551): Verilog HDL info at axi_atop_filter.sv(408):                                                            ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 408
Error (13411): Verilog HDL syntax error at axi_atop_filter.sv(408) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 408
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(409): text macro "AXI_TYPEDEF_RESP_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 409
Info (19551): Verilog HDL info at axi_atop_filter.sv(409):   `AXI_TYPEDEF_RESP_T(resp_t, b_chan_t, r_chan_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 409
Info (19551): Verilog HDL info at axi_atop_filter.sv(409):                                                  ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 409
Error (13411): Verilog HDL syntax error at axi_atop_filter.sv(409) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 409
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(414): text macro "AXI_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 414
Info (19551): Verilog HDL info at axi_atop_filter.sv(414):   `AXI_ASSIGN_TO_REQ(slv_req, slv) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 414
Info (19551): Verilog HDL info at axi_atop_filter.sv(414):                      ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 414
Error (13411): Verilog HDL syntax error at axi_atop_filter.sv(414) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 414
Warning (16924): Verilog HDL warning at axi_atop_filter.sv(414): redeclaration of ansi port slv is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 414
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(415): text macro "AXI_ASSIGN_FROM_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 415
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(417): text macro "AXI_ASSIGN_FROM_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 417
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_atop_filter.sv(418): text macro "AXI_ASSIGN_TO_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 418
Warning (16924): Verilog HDL warning at axi_atop_filter.sv(418): redeclaration of ansi port mst is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 418
Error (13363): Verilog HDL error at axi_atop_filter.sv(444): module "axi_atop_filter_intf" ignored due to previous errors File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv Line: 444
Info (16884): Verilog HDL info at axi_mux.sv(25): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 25
Info (19624): Verilog HDL info at axi_mux.sv(25): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 25
Error (16827): Verilog HDL error at axi_mux.sv(422): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 422
Error (16827): Verilog HDL error at axi_mux.sv(423): cannot open include file axi/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 423
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_mux.sv(457): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 457
Error (13411): Verilog HDL syntax error at axi_mux.sv(457) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 457
Error (13396): Verilog HDL Declaration error at axi_mux.sv(457): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 457
Info (17467): Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 452
Info (17467): Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 450
Info (17467): Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 455
Error (13396): Verilog HDL Declaration error at axi_mux.sv(458): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 458
Info (17467): Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 452
Info (17467): Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 451
Info (17467): Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 455
Error (13411): Verilog HDL syntax error at axi_mux.sv(458) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 458
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_mux.sv(460): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 460
Error (13396): Verilog HDL Declaration error at axi_mux.sv(460): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 460
Info (17467): Verilog HDL info at axi_mux.sv(453): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 453
Info (17467): Verilog HDL info at axi_mux.sv(454): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 454
Info (17467): Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 455
Error (13411): Verilog HDL syntax error at axi_mux.sv(460) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 460
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_mux.sv(462): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 462
Error (13396): Verilog HDL Declaration error at axi_mux.sv(462): identifier "slv_id_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 462
Info (17467): Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 450
Info (17467): Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 455
Error (13411): Verilog HDL syntax error at axi_mux.sv(462) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 462
Error (13396): Verilog HDL Declaration error at axi_mux.sv(463): identifier "mst_id_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 463
Info (17467): Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 451
Info (17467): Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 455
Error (13411): Verilog HDL syntax error at axi_mux.sv(463) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 463
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_mux.sv(465): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 465
Error (13396): Verilog HDL Declaration error at axi_mux.sv(465): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 465
Info (17467): Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 452
Info (17467): Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 450
Info (17467): Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 455
Error (13411): Verilog HDL syntax error at axi_mux.sv(465) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 465
Error (13396): Verilog HDL Declaration error at axi_mux.sv(466): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 466
Info (17467): Verilog HDL info at axi_mux.sv(452): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 452
Info (17467): Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 451
Info (17467): Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 455
Error (13411): Verilog HDL syntax error at axi_mux.sv(466) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 466
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_mux.sv(468): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 468
Error (13396): Verilog HDL Declaration error at axi_mux.sv(468): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 468
Info (17467): Verilog HDL info at axi_mux.sv(453): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 453
Info (17467): Verilog HDL info at axi_mux.sv(450): previous declaration of slv_id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 450
Info (17467): Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 455
Error (13411): Verilog HDL syntax error at axi_mux.sv(468) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 468
Error (13396): Verilog HDL Declaration error at axi_mux.sv(469): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 469
Info (17467): Verilog HDL info at axi_mux.sv(453): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 453
Info (17467): Verilog HDL info at axi_mux.sv(451): previous declaration of mst_id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 451
Info (17467): Verilog HDL info at axi_mux.sv(455): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv Line: 455
Info (16884): Verilog HDL info at axi_demux.sv(15): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 15
Info (19624): Verilog HDL info at axi_demux.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 15
Error (16827): Verilog HDL error at axi_demux.sv(698): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 698
Error (16827): Verilog HDL error at axi_demux.sv(699): cannot open include file axi/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 699
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(733): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 733
Error (13411): Verilog HDL syntax error at axi_demux.sv(733) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 733
Error (13396): Verilog HDL Declaration error at axi_demux.sv(733): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 733
Info (17467): Verilog HDL info at axi_demux.sv(729): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 729
Info (17467): Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 728
Info (17467): Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 732
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(734): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 734
Error (13396): Verilog HDL Declaration error at axi_demux.sv(734): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 734
Info (17467): Verilog HDL info at axi_demux.sv(730): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 730
Info (17467): Verilog HDL info at axi_demux.sv(731): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 731
Info (17467): Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 732
Error (13411): Verilog HDL syntax error at axi_demux.sv(734) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 734
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(735): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 735
Error (13396): Verilog HDL Declaration error at axi_demux.sv(735): identifier "id_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 735
Info (17467): Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 728
Info (17467): Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 732
Error (13411): Verilog HDL syntax error at axi_demux.sv(735) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 735
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(736): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 736
Error (13396): Verilog HDL Declaration error at axi_demux.sv(736): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 736
Info (17467): Verilog HDL info at axi_demux.sv(729): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 729
Info (17467): Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 728
Info (17467): Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 732
Error (13411): Verilog HDL syntax error at axi_demux.sv(736) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 736
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(737): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 737
Error (13396): Verilog HDL Declaration error at axi_demux.sv(737): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 737
Info (17467): Verilog HDL info at axi_demux.sv(730): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 730
Info (17467): Verilog HDL info at axi_demux.sv(728): previous declaration of id_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 728
Info (17467): Verilog HDL info at axi_demux.sv(732): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 732
Error (13411): Verilog HDL syntax error at axi_demux.sv(737) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 737
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(738): text macro "AXI_TYPEDEF_REQ_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 738
Error (13411): Verilog HDL syntax error at axi_demux.sv(738) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 738
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(739): text macro "AXI_TYPEDEF_RESP_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 739
Error (13411): Verilog HDL syntax error at axi_demux.sv(739) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 739
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(746): text macro "AXI_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 746
Error (13411): Verilog HDL syntax error at axi_demux.sv(746) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 746
Warning (16924): Verilog HDL warning at axi_demux.sv(746): redeclaration of ansi port slv is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 746
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(747): text macro "AXI_ASSIGN_FROM_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 747
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(750): text macro "AXI_ASSIGN_FROM_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 750
Error (16923): Verilog HDL error at axi_demux.sv(750): inconsistent dimension in declaration File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 750
Error (13411): Verilog HDL syntax error at axi_demux.sv(750) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 750
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_demux.sv(751): text macro "AXI_ASSIGN_TO_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 751
Warning (16924): Verilog HDL warning at axi_demux.sv(751): redeclaration of ansi port mst is not allowed File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 751
Error (13411): Verilog HDL syntax error at axi_demux.sv(751) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 751
Error (13363): Verilog HDL error at axi_demux.sv(786): module "axi_demux_intf" ignored due to previous errors File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv Line: 786
Error (16827): Verilog HDL error at axi_xbar.sv(239): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 239
Error (16827): Verilog HDL error at axi_xbar.sv(240): cannot open include file axi/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 240
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_xbar.sv(266): text macro "AXI_TYPEDEF_AW_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 266
Info (19551): Verilog HDL info at axi_xbar.sv(266):   `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 266
Info (19551): Verilog HDL info at axi_xbar.sv(266):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 266
Error (13411): Verilog HDL syntax error at axi_xbar.sv(266) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 266
Error (13396): Verilog HDL Declaration error at axi_xbar.sv(266): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 266
Info (17467): Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 261
Info (17467): Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 259
Info (17467): Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 264
Info (19551): Verilog HDL info at axi_xbar.sv(266):   `AXI_TYPEDEF_AW_CHAN_T(mst_aw_chan_t, addr_t, id_mst_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 266
Info (19551): Verilog HDL info at axi_xbar.sv(266):                                                                  ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 266
Error (13396): Verilog HDL Declaration error at axi_xbar.sv(267): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 267
Info (17467): Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 261
Info (17467): Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 260
Info (17467): Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 264
Info (19551): Verilog HDL info at axi_xbar.sv(267):   `AXI_TYPEDEF_AW_CHAN_T(slv_aw_chan_t, addr_t, id_slv_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 267
Info (19551): Verilog HDL info at axi_xbar.sv(267):                                                                  ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 267
Error (13411): Verilog HDL syntax error at axi_xbar.sv(267) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 267
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_xbar.sv(268): text macro "AXI_TYPEDEF_W_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 268
Error (13396): Verilog HDL Declaration error at axi_xbar.sv(268): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 268
Info (17467): Verilog HDL info at axi_xbar.sv(262): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 262
Info (17467): Verilog HDL info at axi_xbar.sv(263): previous declaration of strb_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 263
Info (17467): Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 264
Info (19551): Verilog HDL info at axi_xbar.sv(268):   `AXI_TYPEDEF_W_CHAN_T(w_chan_t, data_t, strb_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 268
Info (19551): Verilog HDL info at axi_xbar.sv(268):                                                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 268
Error (13411): Verilog HDL syntax error at axi_xbar.sv(268) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 268
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_xbar.sv(269): text macro "AXI_TYPEDEF_B_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 269
Error (13396): Verilog HDL Declaration error at axi_xbar.sv(269): identifier "id_mst_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 269
Info (17467): Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 259
Info (17467): Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 264
Info (19551): Verilog HDL info at axi_xbar.sv(269):   `AXI_TYPEDEF_B_CHAN_T(mst_b_chan_t, id_mst_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 269
Info (19551): Verilog HDL info at axi_xbar.sv(269):                                                        ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 269
Error (13411): Verilog HDL syntax error at axi_xbar.sv(269) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 269
Error (13396): Verilog HDL Declaration error at axi_xbar.sv(270): identifier "id_slv_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 270
Info (17467): Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 260
Info (17467): Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 264
Info (19551): Verilog HDL info at axi_xbar.sv(270):   `AXI_TYPEDEF_B_CHAN_T(slv_b_chan_t, id_slv_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 270
Info (19551): Verilog HDL info at axi_xbar.sv(270):                                                        ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 270
Error (13411): Verilog HDL syntax error at axi_xbar.sv(270) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 270
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_xbar.sv(271): text macro "AXI_TYPEDEF_AR_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 271
Error (13396): Verilog HDL Declaration error at axi_xbar.sv(271): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 271
Info (17467): Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 261
Info (17467): Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 259
Info (17467): Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 264
Info (19551): Verilog HDL info at axi_xbar.sv(271):   `AXI_TYPEDEF_AR_CHAN_T(mst_ar_chan_t, addr_t, id_mst_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 271
Info (19551): Verilog HDL info at axi_xbar.sv(271):                                                                  ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 271
Error (13411): Verilog HDL syntax error at axi_xbar.sv(271) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 271
Error (13396): Verilog HDL Declaration error at axi_xbar.sv(272): identifier "addr_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 272
Info (17467): Verilog HDL info at axi_xbar.sv(261): previous declaration of addr_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 261
Info (17467): Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 260
Info (17467): Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 264
Info (19551): Verilog HDL info at axi_xbar.sv(272):   `AXI_TYPEDEF_AR_CHAN_T(slv_ar_chan_t, addr_t, id_slv_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 272
Info (19551): Verilog HDL info at axi_xbar.sv(272):                                                                  ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 272
Error (13411): Verilog HDL syntax error at axi_xbar.sv(272) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 272
Critical Warning (13432): Verilog HDL Compiler Directive warning at axi_xbar.sv(273): text macro "AXI_TYPEDEF_R_CHAN_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 273
Error (13396): Verilog HDL Declaration error at axi_xbar.sv(273): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 273
Info (17467): Verilog HDL info at axi_xbar.sv(262): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 262
Info (17467): Verilog HDL info at axi_xbar.sv(259): previous declaration of id_mst_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 259
Info (17467): Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 264
Info (19551): Verilog HDL info at axi_xbar.sv(273):   `AXI_TYPEDEF_R_CHAN_T(mst_r_chan_t, data_t, id_mst_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 273
Info (19551): Verilog HDL info at axi_xbar.sv(273):                                                                ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 273
Error (13411): Verilog HDL syntax error at axi_xbar.sv(273) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 273
Error (13396): Verilog HDL Declaration error at axi_xbar.sv(274): identifier "data_t" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 274
Info (17467): Verilog HDL info at axi_xbar.sv(262): previous declaration of data_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 262
Info (17467): Verilog HDL info at axi_xbar.sv(260): previous declaration of id_slv_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 260
Info (17467): Verilog HDL info at axi_xbar.sv(264): previous declaration of user_t is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 264
Info (19551): Verilog HDL info at axi_xbar.sv(274):   `AXI_TYPEDEF_R_CHAN_T(slv_r_chan_t, data_t, id_slv_t, user_t) File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 274
Info (19551): Verilog HDL info at axi_xbar.sv(274):                                                                ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv Line: 274
Error (16827): Verilog HDL error at ariane_testharness.sv(16): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 16
Info (16884): Verilog HDL info at ariane_testharness.sv(17): analyzing included file ../../core/include/rvfi_types.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 17
Info (19624): Verilog HDL info at ariane_testharness.sv(17): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 17
Error (16827): Verilog HDL error at ariane_testharness.sv(22): cannot open include file uvm_macros.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 22
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_testharness.sv(307): text macro "AXI_ASSIGN_FROM_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 307
Error (13411): Verilog HDL syntax error at ariane_testharness.sv(307) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 307
Warning (18454): Verilog HDL warning at ariane_testharness.sv(307): data object dm_axi_m_req is already declared File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 307
Info (17467): Verilog HDL info at ariane_testharness.sv(231): previous declaration of dm_axi_m_req is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 231
Warning (16885): Verilog HDL warning at ariane_testharness.sv(307): second declaration of dm_axi_m_req ignored File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 307
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_testharness.sv(308): text macro "AXI_ASSIGN_TO_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 308
Error (13396): Verilog HDL Declaration error at ariane_testharness.sv(308): identifier "slave" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 308
Info (17467): Verilog HDL info at ariane_testharness.sv(107): previous declaration of slave is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 107
Error (16923): Verilog HDL error at ariane_testharness.sv(308): inconsistent dimension in declaration File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 308
Error (13411): Verilog HDL syntax error at ariane_testharness.sv(308) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 308
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_testharness.sv(379): text macro "AXI_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 379
Error (13411): Verilog HDL syntax error at ariane_testharness.sv(379) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 379
Error (13396): Verilog HDL Declaration error at ariane_testharness.sv(379): identifier "master" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 379
Info (17467): Verilog HDL info at ariane_testharness.sv(114): previous declaration of master is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 114
Error (16923): Verilog HDL error at ariane_testharness.sv(379): inconsistent dimension in declaration File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 379
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_testharness.sv(380): text macro "AXI_ASSIGN_FROM_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 380
Warning (18454): Verilog HDL warning at ariane_testharness.sv(380): data object gpio_resp is already declared File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 380
Info (17467): Verilog HDL info at ariane_testharness.sv(378): previous declaration of gpio_resp is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 378
Warning (16885): Verilog HDL warning at ariane_testharness.sv(380): second declaration of gpio_resp ignored File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 380
Error (13411): Verilog HDL syntax error at ariane_testharness.sv(569) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 569
Error (13396): Verilog HDL Declaration error at ariane_testharness.sv(569): identifier "master" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 569
Info (17467): Verilog HDL info at ariane_testharness.sv(114): previous declaration of master is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 114
Error (16923): Verilog HDL error at ariane_testharness.sv(569): inconsistent dimension in declaration File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 569
Warning (18454): Verilog HDL warning at ariane_testharness.sv(570): data object axi_clint_resp is already declared File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 570
Info (17467): Verilog HDL info at ariane_testharness.sv(548): previous declaration of axi_clint_resp is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 548
Warning (16885): Verilog HDL warning at ariane_testharness.sv(570): second declaration of axi_clint_resp ignored File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 570
Error (13411): Verilog HDL syntax error at ariane_testharness.sv(655) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 655
Warning (18454): Verilog HDL warning at ariane_testharness.sv(655): data object axi_ariane_req is already declared File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 655
Info (17467): Verilog HDL info at ariane_testharness.sv(623): previous declaration of axi_ariane_req is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 623
Warning (16885): Verilog HDL warning at ariane_testharness.sv(655): second declaration of axi_ariane_req ignored File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 655
Error (13396): Verilog HDL Declaration error at ariane_testharness.sv(656): identifier "slave" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 656
Info (17467): Verilog HDL info at ariane_testharness.sv(107): previous declaration of slave is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 107
Error (16923): Verilog HDL error at ariane_testharness.sv(656): inconsistent dimension in declaration File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 656
Error (13411): Verilog HDL syntax error at ariane_testharness.sv(656) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 656
Error (13411): Verilog HDL syntax error at ariane_testharness.sv(665) near text RESP_SLVERR File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 665
Error (13411): Verilog HDL syntax error at ariane_testharness.sv(673) near text end File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 673
Error (19645): Verilog HDL error at ariane_testharness.sv(673): SystemVerilog 2009 keyword end used in incorrect context File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_testharness.sv Line: 673
Error (16827): Verilog HDL error at ariane_peripherals.sv(11): cannot open include file register_interface/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 11
Error (16827): Verilog HDL error at ariane_peripherals.sv(12): cannot open include file register_interface/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 12
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_peripherals.sv(160): text macro "REG_BUS_TYPEDEF_ALL" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 160
Info (19551): Verilog HDL info at ariane_peripherals.sv(160):     `REG_BUS_TYPEDEF_ALL(plic, logic[31:0], logic[31:0], logic[3:0]) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 160
Info (19551): Verilog HDL info at ariane_peripherals.sv(160):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 160
Error (13411): Verilog HDL syntax error at ariane_peripherals.sv(160) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 160
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_peripherals.sv(165): text macro "REG_BUS_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 165
Info (19551): Verilog HDL info at ariane_peripherals.sv(165):     `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 165
Info (19551): Verilog HDL info at ariane_peripherals.sv(165):                            ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 165
Error (13411): Verilog HDL syntax error at ariane_peripherals.sv(165) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 165
Error (13396): Verilog HDL Declaration error at ariane_peripherals.sv(165): identifier "reg_bus" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 165
Info (17467): Verilog HDL info at ariane_peripherals.sv(68): previous declaration of reg_bus is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 68
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_peripherals.sv(166): text macro "REG_BUS_ASSIGN_FROM_RSP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 166
Error (13560): SystemVerilog Type Name error at ariane_peripherals.sv(160): "plic" is not a type File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 160
Error (13363): Verilog HDL error at ariane_peripherals.sv(619): module "ariane_peripherals" ignored due to previous errors File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/ariane_peripherals.sv Line: 619
Error (16827): Verilog HDL error at ariane_peripherals_xilinx.sv(13): cannot open include file register_interface/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 13
Error (16827): Verilog HDL error at ariane_peripherals_xilinx.sv(14): cannot open include file register_interface/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 14
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(167): text macro "REG_BUS_TYPEDEF_ALL" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 167
Info (19551): Verilog HDL info at ariane_peripherals_xilinx.sv(167):     `REG_BUS_TYPEDEF_ALL(plic, logic[31:0], logic[31:0], logic[3:0]) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 167
Info (19551): Verilog HDL info at ariane_peripherals_xilinx.sv(167):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 167
Error (13411): Verilog HDL syntax error at ariane_peripherals_xilinx.sv(167) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 167
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(172): text macro "REG_BUS_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 172
Info (19551): Verilog HDL info at ariane_peripherals_xilinx.sv(172):     `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 172
Info (19551): Verilog HDL info at ariane_peripherals_xilinx.sv(172):                            ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 172
Error (13411): Verilog HDL syntax error at ariane_peripherals_xilinx.sv(172) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 172
Error (13396): Verilog HDL Declaration error at ariane_peripherals_xilinx.sv(172): identifier "reg_bus" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 172
Info (17467): Verilog HDL info at ariane_peripherals_xilinx.sv(75): previous declaration of reg_bus is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 75
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_peripherals_xilinx.sv(173): text macro "REG_BUS_ASSIGN_FROM_RSP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 173
Error (13560): SystemVerilog Type Name error at ariane_peripherals_xilinx.sv(167): "plic" is not a type File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 167
Error (13363): Verilog HDL error at ariane_peripherals_xilinx.sv(835): module "ariane_peripherals" ignored due to previous errors File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv Line: 835
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_xilinx.sv(202): text macro "RVFI_PROBES_INSTR_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 202
Info (22119): Verilog HDL info at rvfi_types.svh(95): macro 'RVFI_PROBES_INSTR_T' was defined here but has either been undefined or the compilation unit has been closed File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh Line: 95
Info (19551): Verilog HDL info at ariane_xilinx.sv(202): localparam type rvfi_probes_instr_t = `RVFI_PROBES_INSTR_T(CVA6Cfg); File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 202
Info (19551): Verilog HDL info at ariane_xilinx.sv(202):                                                            ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 202
Error (13411): Verilog HDL syntax error at ariane_xilinx.sv(202) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 202
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_xilinx.sv(203): text macro "RVFI_PROBES_CSR_T" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 203
Info (22119): Verilog HDL info at rvfi_types.svh(129): macro 'RVFI_PROBES_CSR_T' was defined here but has either been undefined or the compilation unit has been closed File: /home/mustafa/projects/cva6_intel_fpga/cva6/core/include/rvfi_types.svh Line: 129
Info (19551): Verilog HDL info at ariane_xilinx.sv(203): localparam type rvfi_probes_csr_t = `RVFI_PROBES_CSR_T(CVA6Cfg); File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 203
Info (19551): Verilog HDL info at ariane_xilinx.sv(203):                                                        ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 203
Error (13411): Verilog HDL syntax error at ariane_xilinx.sv(203) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 203
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_xilinx.sv(221): text macro "AXI_TYPEDEF_ALL" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 221
Info (19551): Verilog HDL info at ariane_xilinx.sv(221): `AXI_TYPEDEF_ALL(axi_slave, File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 221
Info (19551): Verilog HDL info at ariane_xilinx.sv(221):                  ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 221
Error (13411): Verilog HDL syntax error at ariane_xilinx.sv(221) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 221
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_xilinx.sv(746): text macro "AXI_ASSIGN_FROM_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 746
Info (19551): Verilog HDL info at ariane_xilinx.sv(746):     `AXI_ASSIGN_FROM_REQ(slave[1], dm_axi_m_req) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 746
Info (19551): Verilog HDL info at ariane_xilinx.sv(746):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 746
Error (13411): Verilog HDL syntax error at ariane_xilinx.sv(746) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 746
Info (19551): Verilog HDL info at ariane_xilinx.sv(746):     `AXI_ASSIGN_FROM_REQ(slave[1], dm_axi_m_req) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 746
Info (19551): Verilog HDL info at ariane_xilinx.sv(746):                                   ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 746
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_xilinx.sv(747): text macro "AXI_ASSIGN_TO_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 747
Info (19551): Verilog HDL info at ariane_xilinx.sv(747):     `AXI_ASSIGN_TO_RESP(dm_axi_m_resp, slave[1]) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 747
Info (19551): Verilog HDL info at ariane_xilinx.sv(747):                                                 ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 747
Error (13411): Verilog HDL syntax error at ariane_xilinx.sv(747) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 747
Info (19551): Verilog HDL info at ariane_xilinx.sv(776): `AXI_ASSIGN_FROM_REQ(slave[0], axi_ariane_req) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 776
Info (19551): Verilog HDL info at ariane_xilinx.sv(776):                      ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 776
Error (13411): Verilog HDL syntax error at ariane_xilinx.sv(776) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 776
Info (19551): Verilog HDL info at ariane_xilinx.sv(776): `AXI_ASSIGN_FROM_REQ(slave[0], axi_ariane_req) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 776
Info (19551): Verilog HDL info at ariane_xilinx.sv(776):                               ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 776
Warning (16746): Verilog HDL warning at ariane_xilinx.sv(776): axi_ariane_req is already implicitly declared on line 772 File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 776
Info (19551): Verilog HDL info at ariane_xilinx.sv(777): `AXI_ASSIGN_TO_RESP(axi_ariane_resp, slave[0]) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 777
Info (19551): Verilog HDL info at ariane_xilinx.sv(777):                                               ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 777
Error (13411): Verilog HDL syntax error at ariane_xilinx.sv(777) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 777
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_xilinx.sv(813): text macro "AXI_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 813
Info (19551): Verilog HDL info at ariane_xilinx.sv(813): `AXI_ASSIGN_TO_REQ(axi_clint_req, master[ariane_soc::CLINT]) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 813
Info (19551): Verilog HDL info at ariane_xilinx.sv(813):                    ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 813
Error (13411): Verilog HDL syntax error at ariane_xilinx.sv(813) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 813
Error (13396): Verilog HDL Declaration error at ariane_xilinx.sv(813): identifier "master" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 813
Info (17467): Verilog HDL info at ariane_xilinx.sv(240): previous declaration of master is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 240
Error (16923): Verilog HDL error at ariane_xilinx.sv(813): inconsistent dimension in declaration File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 813
Info (19551): Verilog HDL info at ariane_xilinx.sv(813): `AXI_ASSIGN_TO_REQ(axi_clint_req, master[ariane_soc::CLINT]) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 813
Info (19551): Verilog HDL info at ariane_xilinx.sv(813):                                                             ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 813
Critical Warning (13432): Verilog HDL Compiler Directive warning at ariane_xilinx.sv(814): text macro "AXI_ASSIGN_FROM_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 814
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(652): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 652
Error (19563): Verilog HDL error at ariane_xilinx.sv(652): wrong number of index dimensions at 'slave', cannot select 'aw_addr' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 652
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(653): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 653
Error (19563): Verilog HDL error at ariane_xilinx.sv(653): wrong number of index dimensions at 'slave', cannot select 'ar_addr' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 653
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(659): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 659
Error (19563): Verilog HDL error at ariane_xilinx.sv(659): wrong number of index dimensions at 'slave', cannot select 'aw_user' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 659
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(660): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 660
Error (19563): Verilog HDL error at ariane_xilinx.sv(660): wrong number of index dimensions at 'slave', cannot select 'w_user' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 660
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(661): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 661
Error (19563): Verilog HDL error at ariane_xilinx.sv(661): wrong number of index dimensions at 'slave', cannot select 'ar_user' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 661
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(663): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 663
Error (19563): Verilog HDL error at ariane_xilinx.sv(663): wrong number of index dimensions at 'slave', cannot select 'aw_id' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 663
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(664): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 664
Error (19563): Verilog HDL error at ariane_xilinx.sv(664): wrong number of index dimensions at 'slave', cannot select 'ar_id' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 664
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(665): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 665
Error (19563): Verilog HDL error at ariane_xilinx.sv(665): wrong number of index dimensions at 'slave', cannot select 'aw_atop' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 665
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(710): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 710
Error (19563): Verilog HDL error at ariane_xilinx.sv(710): wrong number of index dimensions at 'slave', cannot select 'aw_len' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 710
Warning (16803): Verilog HDL warning at ariane_xilinx.sv(711): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_xilinx.sv Line: 711
Warning (13461): Verilog HDL Parameter Declaration warning at rgmii_lfsr.sv(364): Parameter Declaration 'STYLE_INT' in module 'rgmii_lfsr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv Line: 364
Error (16827): Verilog HDL error at cva6_intel_peripherals.sv(14): cannot open include file register_interface/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 14
Error (16827): Verilog HDL error at cva6_intel_peripherals.sv(15): cannot open include file register_interface/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 15
Critical Warning (13432): Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(168): text macro "REG_BUS_TYPEDEF_ALL" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 168
Info (19551): Verilog HDL info at cva6_intel_peripherals.sv(168):     `REG_BUS_TYPEDEF_ALL(plic, logic[31:0], logic[31:0], logic[3:0]) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 168
Info (19551): Verilog HDL info at cva6_intel_peripherals.sv(168):                          ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 168
Error (13411): Verilog HDL syntax error at cva6_intel_peripherals.sv(168) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 168
Critical Warning (13432): Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(173): text macro "REG_BUS_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 173
Info (19551): Verilog HDL info at cva6_intel_peripherals.sv(173):     `REG_BUS_ASSIGN_TO_REQ(plic_req, reg_bus) File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 173
Info (19551): Verilog HDL info at cva6_intel_peripherals.sv(173):                            ^ File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 173
Error (13411): Verilog HDL syntax error at cva6_intel_peripherals.sv(173) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 173
Error (13396): Verilog HDL Declaration error at cva6_intel_peripherals.sv(173): identifier "reg_bus" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 173
Info (17467): Verilog HDL info at cva6_intel_peripherals.sv(76): previous declaration of reg_bus is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 76
Critical Warning (13432): Verilog HDL Compiler Directive warning at cva6_intel_peripherals.sv(174): text macro "REG_BUS_ASSIGN_FROM_RSP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 174
Error (13560): SystemVerilog Type Name error at cva6_intel_peripherals.sv(168): "plic" is not a type File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 168
Error (13363): Verilog HDL error at cva6_intel_peripherals.sv(743): module "cva6_peripherals" ignored due to previous errors File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv Line: 743
Info (16884): Verilog HDL info at cva6_intel.sv(15): analyzing included file ../../core/include/rvfi_types.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 15
Info (19624): Verilog HDL info at cva6_intel.sv(15): back to file 'src/cva6_intel.sv' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 15
Error (16827): Verilog HDL error at cva6_intel.sv(16): cannot open include file axi/typedef.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 16
Error (16827): Verilog HDL error at cva6_intel.sv(17): cannot open include file axi/assign.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 17
Error (16827): Verilog HDL error at cva6_intel.sv(18): cannot open include file src/agilex7.svh File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 18
Critical Warning (13432): Verilog HDL Compiler Directive warning at cva6_intel.sv(106): text macro "AXI_TYPEDEF_ALL" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 106
Error (13411): Verilog HDL syntax error at cva6_intel.sv(106) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 106
Critical Warning (13432): Verilog HDL Compiler Directive warning at cva6_intel.sv(628): text macro "AXI_ASSIGN_FROM_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 628
Error (13411): Verilog HDL syntax error at cva6_intel.sv(628) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 628
Critical Warning (13432): Verilog HDL Compiler Directive warning at cva6_intel.sv(629): text macro "AXI_ASSIGN_TO_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 629
Error (13411): Verilog HDL syntax error at cva6_intel.sv(629) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 629
Error (13411): Verilog HDL syntax error at cva6_intel.sv(658) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 658
Warning (16746): Verilog HDL warning at cva6_intel.sv(658): axi_ariane_req is already implicitly declared on line 654 File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 658
Error (13411): Verilog HDL syntax error at cva6_intel.sv(659) near text )', expecting '; File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 659
Critical Warning (13432): Verilog HDL Compiler Directive warning at cva6_intel.sv(695): text macro "AXI_ASSIGN_TO_REQ" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 695
Error (13411): Verilog HDL syntax error at cva6_intel.sv(695) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 695
Error (13396): Verilog HDL Declaration error at cva6_intel.sv(695): identifier "master" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 695
Info (17467): Verilog HDL info at cva6_intel.sv(125): previous declaration of master is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 125
Error (16923): Verilog HDL error at cva6_intel.sv(695): inconsistent dimension in declaration File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 695
Critical Warning (13432): Verilog HDL Compiler Directive warning at cva6_intel.sv(696): text macro "AXI_ASSIGN_FROM_RESP" is undefined File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 696
Warning (16746): Verilog HDL warning at cva6_intel.sv(975): cal_success is already implicitly declared on line 183 File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 975
Error (13411): Verilog HDL syntax error at cva6_intel.sv(1115) near text ( File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 1115
Error (13396): Verilog HDL Declaration error at cva6_intel.sv(1115): identifier "dram" is already declared in the present scope File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 1115
Info (17467): Verilog HDL info at cva6_intel.sv(896): previous declaration of dram is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 896
Warning (18454): Verilog HDL warning at cva6_intel.sv(1116): data object axi_cdc_src_resp is already declared File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 1116
Info (17467): Verilog HDL info at cva6_intel.sv(1090): previous declaration of axi_cdc_src_resp is from here File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 1090
Warning (16885): Verilog HDL warning at cva6_intel.sv(1116): second declaration of axi_cdc_src_resp ignored File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 1116
Warning (16803): Verilog HDL warning at cva6_intel.sv(529): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 529
Error (19563): Verilog HDL error at cva6_intel.sv(529): wrong number of index dimensions at 'slave', cannot select 'aw_addr' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 529
Warning (16803): Verilog HDL warning at cva6_intel.sv(530): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 530
Error (19563): Verilog HDL error at cva6_intel.sv(530): wrong number of index dimensions at 'slave', cannot select 'ar_addr' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 530
Warning (16803): Verilog HDL warning at cva6_intel.sv(536): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 536
Error (19563): Verilog HDL error at cva6_intel.sv(536): wrong number of index dimensions at 'slave', cannot select 'aw_user' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 536
Warning (16803): Verilog HDL warning at cva6_intel.sv(537): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 537
Error (19563): Verilog HDL error at cva6_intel.sv(537): wrong number of index dimensions at 'slave', cannot select 'w_user' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 537
Warning (16803): Verilog HDL warning at cva6_intel.sv(538): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 538
Error (19563): Verilog HDL error at cva6_intel.sv(538): wrong number of index dimensions at 'slave', cannot select 'ar_user' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 538
Warning (16803): Verilog HDL warning at cva6_intel.sv(540): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 540
Error (19563): Verilog HDL error at cva6_intel.sv(540): wrong number of index dimensions at 'slave', cannot select 'aw_id' File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 540
Warning (16803): Verilog HDL warning at cva6_intel.sv(541): can't index into non-array type logic for slave File: /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv Line: 541
Error: Quartus Prime Synthesis was unsuccessful. 226 errors, 108 warnings
    Error: Peak virtual memory: 1384 megabytes
    Error: Processing ended: Fri Sep  6 16:01:36 2024
    Error: Elapsed time: 00:00:09
    Error: System process ID: 2315082


