
PWR_Control_F401RCT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008994  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  08008b38  08008b38  00009b38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ec4  08008ec4  0000a1f4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008ec4  08008ec4  00009ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ecc  08008ecc  0000a1f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ecc  08008ecc  00009ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ed0  08008ed0  00009ed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f4  20000000  08008ed4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006674  200001f4  080090c8  0000a1f4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006868  080090c8  0000a868  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001104e  00000000  00000000  0000a224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003039  00000000  00000000  0001b272  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001000  00000000  00000000  0001e2b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ca1  00000000  00000000  0001f2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f1a  00000000  00000000  0001ff51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013c95  00000000  00000000  00038e6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00090f1a  00000000  00000000  0004cb00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dda1a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000503c  00000000  00000000  000dda60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  000e2a9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f4 	.word	0x200001f4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b1c 	.word	0x08008b1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	08008b1c 	.word	0x08008b1c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <_send_frame>:
/* Frame layout (outgoing):
   [HDR=0xA5][MSGTYPE][SEQ][LEN][PAYLOAD...][CRC]
   For payloads we include timestamp as first 4 bytes in all outgoing informative packets where required.
*/

static void _send_frame(uint8_t msgType, uint8_t seq, const uint8_t *payload, uint8_t len) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b0a6      	sub	sp, #152	@ 0x98
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	603a      	str	r2, [r7, #0]
 8000eec:	461a      	mov	r2, r3
 8000eee:	4603      	mov	r3, r0
 8000ef0:	71fb      	strb	r3, [r7, #7]
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	71bb      	strb	r3, [r7, #6]
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	717b      	strb	r3, [r7, #5]
    if (!comms_uart) return;
 8000efa:	4b43      	ldr	r3, [pc, #268]	@ (8001008 <_send_frame+0x124>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d07d      	beq.n	8000ffe <_send_frame+0x11a>
    uint8_t frame[6 + COMMS_MAX_PAYLOAD];
    uint8_t idx = 0;
 8000f02:	2300      	movs	r3, #0
 8000f04:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    frame[idx++] = COMMS_HDR;
 8000f08:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000f0c:	1c5a      	adds	r2, r3, #1
 8000f0e:	f887 2097 	strb.w	r2, [r7, #151]	@ 0x97
 8000f12:	3398      	adds	r3, #152	@ 0x98
 8000f14:	443b      	add	r3, r7
 8000f16:	22a5      	movs	r2, #165	@ 0xa5
 8000f18:	f803 2c8c 	strb.w	r2, [r3, #-140]
    frame[idx++] = msgType;
 8000f1c:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000f20:	1c5a      	adds	r2, r3, #1
 8000f22:	f887 2097 	strb.w	r2, [r7, #151]	@ 0x97
 8000f26:	3398      	adds	r3, #152	@ 0x98
 8000f28:	443b      	add	r3, r7
 8000f2a:	79fa      	ldrb	r2, [r7, #7]
 8000f2c:	f803 2c8c 	strb.w	r2, [r3, #-140]
    frame[idx++] = seq;
 8000f30:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000f34:	1c5a      	adds	r2, r3, #1
 8000f36:	f887 2097 	strb.w	r2, [r7, #151]	@ 0x97
 8000f3a:	3398      	adds	r3, #152	@ 0x98
 8000f3c:	443b      	add	r3, r7
 8000f3e:	79ba      	ldrb	r2, [r7, #6]
 8000f40:	f803 2c8c 	strb.w	r2, [r3, #-140]
    frame[idx++] = len;
 8000f44:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000f48:	1c5a      	adds	r2, r3, #1
 8000f4a:	f887 2097 	strb.w	r2, [r7, #151]	@ 0x97
 8000f4e:	3398      	adds	r3, #152	@ 0x98
 8000f50:	443b      	add	r3, r7
 8000f52:	797a      	ldrb	r2, [r7, #5]
 8000f54:	f803 2c8c 	strb.w	r2, [r3, #-140]
    if (len && payload) {
 8000f58:	797b      	ldrb	r3, [r7, #5]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d012      	beq.n	8000f84 <_send_frame+0xa0>
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d00f      	beq.n	8000f84 <_send_frame+0xa0>
        memcpy(&frame[idx], payload, len);
 8000f64:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000f68:	f107 020c 	add.w	r2, r7, #12
 8000f6c:	4413      	add	r3, r2
 8000f6e:	797a      	ldrb	r2, [r7, #5]
 8000f70:	6839      	ldr	r1, [r7, #0]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f005 ff2b 	bl	8006dce <memcpy>
        idx += len;
 8000f78:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8000f7c:	797b      	ldrb	r3, [r7, #5]
 8000f7e:	4413      	add	r3, r2
 8000f80:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    }
    uint8_t crc = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
    /* CRC = XOR(MSGTYPE, SEQ, PAYLOAD...) */
    crc = msgType ^ seq;
 8000f8a:	79fa      	ldrb	r2, [r7, #7]
 8000f8c:	79bb      	ldrb	r3, [r7, #6]
 8000f8e:	4053      	eors	r3, r2
 8000f90:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
    for (uint8_t i = 0; i < len; ++i) crc ^= ((payload) ? payload[i] : 0);
 8000f94:	2300      	movs	r3, #0
 8000f96:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
 8000f9a:	e015      	b.n	8000fc8 <_send_frame+0xe4>
 8000f9c:	683b      	ldr	r3, [r7, #0]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d006      	beq.n	8000fb0 <_send_frame+0xcc>
 8000fa2:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8000fa6:	683a      	ldr	r2, [r7, #0]
 8000fa8:	4413      	add	r3, r2
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	b25b      	sxtb	r3, r3
 8000fae:	e000      	b.n	8000fb2 <_send_frame+0xce>
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	f997 2096 	ldrsb.w	r2, [r7, #150]	@ 0x96
 8000fb6:	4053      	eors	r3, r2
 8000fb8:	b25b      	sxtb	r3, r3
 8000fba:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 8000fbe:	f897 3095 	ldrb.w	r3, [r7, #149]	@ 0x95
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
 8000fc8:	f897 2095 	ldrb.w	r2, [r7, #149]	@ 0x95
 8000fcc:	797b      	ldrb	r3, [r7, #5]
 8000fce:	429a      	cmp	r2, r3
 8000fd0:	d3e4      	bcc.n	8000f9c <_send_frame+0xb8>
    frame[idx++] = crc;
 8000fd2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8000fd6:	1c5a      	adds	r2, r3, #1
 8000fd8:	f887 2097 	strb.w	r2, [r7, #151]	@ 0x97
 8000fdc:	3398      	adds	r3, #152	@ 0x98
 8000fde:	443b      	add	r3, r7
 8000fe0:	f897 2096 	ldrb.w	r2, [r7, #150]	@ 0x96
 8000fe4:	f803 2c8c 	strb.w	r2, [r3, #-140]
    UartHAL_Send(comms_uart, frame, idx);
 8000fe8:	4b07      	ldr	r3, [pc, #28]	@ (8001008 <_send_frame+0x124>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f897 2097 	ldrb.w	r2, [r7, #151]	@ 0x97
 8000ff0:	b292      	uxth	r2, r2
 8000ff2:	f107 010c 	add.w	r1, r7, #12
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f001 fe07 	bl	8002c0a <UartHAL_Send>
 8000ffc:	e000      	b.n	8001000 <_send_frame+0x11c>
    if (!comms_uart) return;
 8000ffe:	bf00      	nop
}
 8001000:	3798      	adds	r7, #152	@ 0x98
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	20000214 	.word	0x20000214

0800100c <Comms_Init>:

/* Public API */
void Comms_Init(USART_TypeDef *uart_inst) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
	/* Configurable behavior (default values in config.c can be overwritten by handshake) */

	heartbeat_counter = 0;
 8001014:	4b10      	ldr	r3, [pc, #64]	@ (8001058 <Comms_Init+0x4c>)
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
    comms_uart = uart_inst;
 800101a:	4a10      	ldr	r2, [pc, #64]	@ (800105c <Comms_Init+0x50>)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6013      	str	r3, [r2, #0]
    if (comms_uart) {
 8001020:	4b0e      	ldr	r3, [pc, #56]	@ (800105c <Comms_Init+0x50>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d012      	beq.n	800104e <Comms_Init+0x42>
        // UartHAL_Attach(comms_uart);
    	UartHAL_FlushRx(comms_uart);
 8001028:	4b0c      	ldr	r3, [pc, #48]	@ (800105c <Comms_Init+0x50>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4618      	mov	r0, r3
 800102e:	f001 fd89 	bl	8002b44 <UartHAL_FlushRx>
        // Send 100 heartbeats immediately on init (debug burst)
        for (int i = 0; i < 1
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	e007      	b.n	8001048 <Comms_Init+0x3c>
        ; i++) {
            Comms_SendHeartbeat();
 8001038:	f000 f8e8 	bl	800120c <Comms_SendHeartbeat>
            HAL_Delay(10);
 800103c:	200a      	movs	r0, #10
 800103e:	f002 f917 	bl	8003270 <HAL_Delay>
        ; i++) {
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	3301      	adds	r3, #1
 8001046:	60fb      	str	r3, [r7, #12]
        for (int i = 0; i < 1
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	2b00      	cmp	r3, #0
 800104c:	ddf4      	ble.n	8001038 <Comms_Init+0x2c>
        // UartHAL_EnableRxIRQ(comms_uart, 1);  // re-enable RX interrupt
        }
    }
    // UartHAL_FlushRx(uart_inst);
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000210 	.word	0x20000210
 800105c:	20000214 	.word	0x20000214

08001060 <_read_byte>:
static uint8_t tmp_len = 0;
static uint8_t payload_buf[COMMS_MAX_PAYLOAD];
static uint8_t payload_idx = 0;
static uint32_t last_good_rx_tick = 0;

static int _read_byte(uint8_t *out) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
    int16_t r = UartHAL_Read(comms_uart);
 8001068:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <_read_byte+0x34>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f001 fd8a 	bl	8002b86 <UartHAL_Read>
 8001072:	4603      	mov	r3, r0
 8001074:	81fb      	strh	r3, [r7, #14]
    if (r < 0) return 0;
 8001076:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800107a:	2b00      	cmp	r3, #0
 800107c:	da01      	bge.n	8001082 <_read_byte+0x22>
 800107e:	2300      	movs	r3, #0
 8001080:	e004      	b.n	800108c <_read_byte+0x2c>
    *out = (uint8_t)r;
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	b2da      	uxtb	r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	701a      	strb	r2, [r3, #0]
    return 1;
 800108a:	2301      	movs	r3, #1
}
 800108c:	4618      	mov	r0, r3
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20000214 	.word	0x20000214

08001098 <write_u32_le>:

/* Helper to write 32-bit timestamp to a buffer little endian */
static inline void write_u32_le(uint8_t *buf, uint32_t v) {
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
 80010a0:	6039      	str	r1, [r7, #0]
    buf[0] = (uint8_t)(v & 0xFF);
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	b2da      	uxtb	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	701a      	strb	r2, [r3, #0]
    buf[1] = (uint8_t)((v >> 8) & 0xFF);
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	0a1a      	lsrs	r2, r3, #8
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	3301      	adds	r3, #1
 80010b2:	b2d2      	uxtb	r2, r2
 80010b4:	701a      	strb	r2, [r3, #0]
    buf[2] = (uint8_t)((v >> 16) & 0xFF);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	0c1a      	lsrs	r2, r3, #16
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3302      	adds	r3, #2
 80010be:	b2d2      	uxtb	r2, r2
 80010c0:	701a      	strb	r2, [r3, #0]
    buf[3] = (uint8_t)((v >> 24) & 0xFF);
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	0e1a      	lsrs	r2, r3, #24
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3303      	adds	r3, #3
 80010ca:	b2d2      	uxtb	r2, r2
 80010cc:	701a      	strb	r2, [r3, #0]
}
 80010ce:	bf00      	nop
 80010d0:	370c      	adds	r7, #12
 80010d2:	46bd      	mov	sp, r7
 80010d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d8:	4770      	bx	lr
	...

080010dc <Comms_SendAck>:
static inline uint32_t read_u32_le(const uint8_t *buf) {
    return (uint32_t)buf[0] | ((uint32_t)buf[1] << 8) | ((uint32_t)buf[2] << 16) | ((uint32_t)buf[3] << 24);
}

/* Packet sends that include timestamp and state */
void Comms_SendAck(uint8_t seq) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
    if (!comms_uart) return;
 80010e6:	4b11      	ldr	r3, [pc, #68]	@ (800112c <Comms_SendAck+0x50>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d018      	beq.n	8001120 <Comms_SendAck+0x44>
    if (!send_ack_and_nack_packets) return;
 80010ee:	4b10      	ldr	r3, [pc, #64]	@ (8001130 <Comms_SendAck+0x54>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d015      	beq.n	8001124 <Comms_SendAck+0x48>

    uint8_t payload[5];
    write_u32_le(&payload[0], SYSTEM_TICK);
 80010f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001134 <Comms_SendAck+0x58>)
 80010fa:	681a      	ldr	r2, [r3, #0]
 80010fc:	f107 0308 	add.w	r3, r7, #8
 8001100:	4611      	mov	r1, r2
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff ffc8 	bl	8001098 <write_u32_le>
    payload[4] = (uint8_t)StateMachine_GetState();
 8001108:	f001 f8c6 	bl	8002298 <StateMachine_GetState>
 800110c:	4603      	mov	r3, r0
 800110e:	733b      	strb	r3, [r7, #12]
    _send_frame(MSG_ACK, seq, payload, sizeof(payload));
 8001110:	f107 0208 	add.w	r2, r7, #8
 8001114:	79f9      	ldrb	r1, [r7, #7]
 8001116:	2305      	movs	r3, #5
 8001118:	2001      	movs	r0, #1
 800111a:	f7ff fee3 	bl	8000ee4 <_send_frame>
 800111e:	e002      	b.n	8001126 <Comms_SendAck+0x4a>
    if (!comms_uart) return;
 8001120:	bf00      	nop
 8001122:	e000      	b.n	8001126 <Comms_SendAck+0x4a>
    if (!send_ack_and_nack_packets) return;
 8001124:	bf00      	nop
}
 8001126:	3710      	adds	r7, #16
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20000214 	.word	0x20000214
 8001130:	2000000c 	.word	0x2000000c
 8001134:	20003504 	.word	0x20003504

08001138 <Comms_SendNack>:

void Comms_SendNack(uint8_t seq) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
    if (!comms_uart) return;
 8001142:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <Comms_SendNack+0x50>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2b00      	cmp	r3, #0
 8001148:	d018      	beq.n	800117c <Comms_SendNack+0x44>
    if (!send_ack_and_nack_packets) return;
 800114a:	4b10      	ldr	r3, [pc, #64]	@ (800118c <Comms_SendNack+0x54>)
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	b2db      	uxtb	r3, r3
 8001150:	2b00      	cmp	r3, #0
 8001152:	d015      	beq.n	8001180 <Comms_SendNack+0x48>

    uint8_t payload[5];
    write_u32_le(&payload[0], SYSTEM_TICK);
 8001154:	4b0e      	ldr	r3, [pc, #56]	@ (8001190 <Comms_SendNack+0x58>)
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	f107 0308 	add.w	r3, r7, #8
 800115c:	4611      	mov	r1, r2
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff ff9a 	bl	8001098 <write_u32_le>
    payload[4] = (uint8_t)StateMachine_GetState();
 8001164:	f001 f898 	bl	8002298 <StateMachine_GetState>
 8001168:	4603      	mov	r3, r0
 800116a:	733b      	strb	r3, [r7, #12]
    _send_frame(MSG_NACK, seq, payload, sizeof(payload));
 800116c:	f107 0208 	add.w	r2, r7, #8
 8001170:	79f9      	ldrb	r1, [r7, #7]
 8001172:	2305      	movs	r3, #5
 8001174:	2002      	movs	r0, #2
 8001176:	f7ff feb5 	bl	8000ee4 <_send_frame>
 800117a:	e002      	b.n	8001182 <Comms_SendNack+0x4a>
    if (!comms_uart) return;
 800117c:	bf00      	nop
 800117e:	e000      	b.n	8001182 <Comms_SendNack+0x4a>
    if (!send_ack_and_nack_packets) return;
 8001180:	bf00      	nop
}
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000214 	.word	0x20000214
 800118c:	2000000c 	.word	0x2000000c
 8001190:	20003504 	.word	0x20003504

08001194 <Comms_SendTelemetry>:

/* Telemetry: timestamp(4), state(1), flow(4), total_ml(4) -> total 13 bytes */
void Comms_SendTelemetry(void) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0
    if (!comms_uart) return;
 800119a:	4b19      	ldr	r3, [pc, #100]	@ (8001200 <Comms_SendTelemetry+0x6c>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d029      	beq.n	80011f6 <Comms_SendTelemetry+0x62>
    uint8_t payload[13];
    uint32_t ts = SYSTEM_TICK;
 80011a2:	4b18      	ldr	r3, [pc, #96]	@ (8001204 <Comms_SendTelemetry+0x70>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	61fb      	str	r3, [r7, #28]
    uint32_t flow = FlowMeter_GetFlow_mLmin();
 80011a8:	f000 fcb4 	bl	8001b14 <FlowMeter_GetFlow_mLmin>
 80011ac:	61b8      	str	r0, [r7, #24]
    uint32_t total = FlowMeter_GetTotal_mL();
 80011ae:	f000 fcbd 	bl	8001b2c <FlowMeter_GetTotal_mL>
 80011b2:	6178      	str	r0, [r7, #20]
    write_u32_le(&payload[0], ts);
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	69f9      	ldr	r1, [r7, #28]
 80011b8:	4618      	mov	r0, r3
 80011ba:	f7ff ff6d 	bl	8001098 <write_u32_le>
    payload[4] = (uint8_t)StateMachine_GetState();
 80011be:	f001 f86b 	bl	8002298 <StateMachine_GetState>
 80011c2:	4603      	mov	r3, r0
 80011c4:	723b      	strb	r3, [r7, #8]
    write_u32_le(&payload[5], flow);
 80011c6:	1d3b      	adds	r3, r7, #4
 80011c8:	3305      	adds	r3, #5
 80011ca:	69b9      	ldr	r1, [r7, #24]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ff63 	bl	8001098 <write_u32_le>
    write_u32_le(&payload[9], total);
 80011d2:	1d3b      	adds	r3, r7, #4
 80011d4:	3309      	adds	r3, #9
 80011d6:	6979      	ldr	r1, [r7, #20]
 80011d8:	4618      	mov	r0, r3
 80011da:	f7ff ff5d 	bl	8001098 <write_u32_le>
    _send_frame(MSG_TELEMETRY_PUSH, seq_counter++, payload, sizeof(payload));
 80011de:	4b0a      	ldr	r3, [pc, #40]	@ (8001208 <Comms_SendTelemetry+0x74>)
 80011e0:	7819      	ldrb	r1, [r3, #0]
 80011e2:	1c4b      	adds	r3, r1, #1
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <Comms_SendTelemetry+0x74>)
 80011e8:	701a      	strb	r2, [r3, #0]
 80011ea:	1d3a      	adds	r2, r7, #4
 80011ec:	230d      	movs	r3, #13
 80011ee:	2003      	movs	r0, #3
 80011f0:	f7ff fe78 	bl	8000ee4 <_send_frame>
 80011f4:	e000      	b.n	80011f8 <Comms_SendTelemetry+0x64>
    if (!comms_uart) return;
 80011f6:	bf00      	nop
}
 80011f8:	3720      	adds	r7, #32
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	20000214 	.word	0x20000214
 8001204:	20003504 	.word	0x20003504
 8001208:	20000218 	.word	0x20000218

0800120c <Comms_SendHeartbeat>:

/* Heartbeat: timestamp(4), state(1), optional free field (e.g. heartbeat counter) -> 5 bytes */

void Comms_SendHeartbeat(void) {
 800120c:	b580      	push	{r7, lr}
 800120e:	b082      	sub	sp, #8
 8001210:	af00      	add	r7, sp, #0
    if (!comms_uart) return;
 8001212:	4b1a      	ldr	r3, [pc, #104]	@ (800127c <Comms_SendHeartbeat+0x70>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d02b      	beq.n	8001272 <Comms_SendHeartbeat+0x66>

    SysState_t st = StateMachine_GetState();
 800121a:	f001 f83d 	bl	8002298 <StateMachine_GetState>
 800121e:	4603      	mov	r3, r0
 8001220:	71fb      	strb	r3, [r7, #7]

    uint8_t payload[7];
    write_u32_le(&payload[0], SYSTEM_TICK);
 8001222:	4b17      	ldr	r3, [pc, #92]	@ (8001280 <Comms_SendHeartbeat+0x74>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	463b      	mov	r3, r7
 8001228:	4611      	mov	r1, r2
 800122a:	4618      	mov	r0, r3
 800122c:	f7ff ff34 	bl	8001098 <write_u32_le>
    payload[4] = (uint8_t)st;
 8001230:	79fb      	ldrb	r3, [r7, #7]
 8001232:	713b      	strb	r3, [r7, #4]

    if (st == SYS_STARTUP_SEQUENCE) {
 8001234:	79fb      	ldrb	r3, [r7, #7]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d104      	bne.n	8001244 <Comms_SendHeartbeat+0x38>
        payload[5] = StateMachine_GetStartupStep();  // startup mode/stage indicator
 800123a:	f001 f839 	bl	80022b0 <StateMachine_GetStartupStep>
 800123e:	4603      	mov	r3, r0
 8001240:	717b      	strb	r3, [r7, #5]
 8001242:	e001      	b.n	8001248 <Comms_SendHeartbeat+0x3c>
    } else {
        payload[5] = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	717b      	strb	r3, [r7, #5]
    }

    payload[6] = (uint8_t)(heartbeat_counter & 0xFF);
 8001248:	4b0e      	ldr	r3, [pc, #56]	@ (8001284 <Comms_SendHeartbeat+0x78>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	71bb      	strb	r3, [r7, #6]
    heartbeat_counter++;
 8001250:	4b0c      	ldr	r3, [pc, #48]	@ (8001284 <Comms_SendHeartbeat+0x78>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	3301      	adds	r3, #1
 8001256:	4a0b      	ldr	r2, [pc, #44]	@ (8001284 <Comms_SendHeartbeat+0x78>)
 8001258:	6013      	str	r3, [r2, #0]

    _send_frame(MSG_HEARTBEAT, seq_counter++, payload, 7);
 800125a:	4b0b      	ldr	r3, [pc, #44]	@ (8001288 <Comms_SendHeartbeat+0x7c>)
 800125c:	7819      	ldrb	r1, [r3, #0]
 800125e:	1c4b      	adds	r3, r1, #1
 8001260:	b2da      	uxtb	r2, r3
 8001262:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <Comms_SendHeartbeat+0x7c>)
 8001264:	701a      	strb	r2, [r3, #0]
 8001266:	463a      	mov	r2, r7
 8001268:	2307      	movs	r3, #7
 800126a:	2013      	movs	r0, #19
 800126c:	f7ff fe3a 	bl	8000ee4 <_send_frame>
 8001270:	e000      	b.n	8001274 <Comms_SendHeartbeat+0x68>
    if (!comms_uart) return;
 8001272:	bf00      	nop
}
 8001274:	3708      	adds	r7, #8
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20000214 	.word	0x20000214
 8001280:	20003504 	.word	0x20003504
 8001284:	20000210 	.word	0x20000210
 8001288:	20000218 	.word	0x20000218

0800128c <Comms_Process>:

/* Parser: extended to handle handshake and config requests and flow requests*/
void Comms_Process(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b08c      	sub	sp, #48	@ 0x30
 8001290:	af00      	add	r7, sp, #0
    if (!comms_uart) return;
 8001292:	4ba4      	ldr	r3, [pc, #656]	@ (8001524 <Comms_Process+0x298>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	2b00      	cmp	r3, #0
 8001298:	f000 82cf 	beq.w	800183a <Comms_Process+0x5ae>

    while (UartHAL_RxAvailable(comms_uart))
 800129c:	e2c3      	b.n	8001826 <Comms_Process+0x59a>
    {
        uint8_t b;
        if (!_read_byte(&b)) break;
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fedc 	bl	8001060 <_read_byte>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	f000 82c7 	beq.w	800183e <Comms_Process+0x5b2>

        switch (pstate)
 80012b0:	4b9d      	ldr	r3, [pc, #628]	@ (8001528 <Comms_Process+0x29c>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	2b05      	cmp	r3, #5
 80012b6:	f200 8298 	bhi.w	80017ea <Comms_Process+0x55e>
 80012ba:	a201      	add	r2, pc, #4	@ (adr r2, 80012c0 <Comms_Process+0x34>)
 80012bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012c0:	080012d9 	.word	0x080012d9
 80012c4:	080012e9 	.word	0x080012e9
 80012c8:	080012f7 	.word	0x080012f7
 80012cc:	08001305 	.word	0x08001305
 80012d0:	08001339 	.word	0x08001339
 80012d4:	08001363 	.word	0x08001363
        {
            case P_IDLE:
                if (b == COMMS_HDR) pstate = P_TYPE;
 80012d8:	7d3b      	ldrb	r3, [r7, #20]
 80012da:	2ba5      	cmp	r3, #165	@ 0xa5
 80012dc:	f040 8289 	bne.w	80017f2 <Comms_Process+0x566>
 80012e0:	4b91      	ldr	r3, [pc, #580]	@ (8001528 <Comms_Process+0x29c>)
 80012e2:	2201      	movs	r2, #1
 80012e4:	701a      	strb	r2, [r3, #0]
                break;
 80012e6:	e284      	b.n	80017f2 <Comms_Process+0x566>

            case P_TYPE:
                tmp_type = b;
 80012e8:	7d3a      	ldrb	r2, [r7, #20]
 80012ea:	4b90      	ldr	r3, [pc, #576]	@ (800152c <Comms_Process+0x2a0>)
 80012ec:	701a      	strb	r2, [r3, #0]
                pstate = P_SEQ;
 80012ee:	4b8e      	ldr	r3, [pc, #568]	@ (8001528 <Comms_Process+0x29c>)
 80012f0:	2202      	movs	r2, #2
 80012f2:	701a      	strb	r2, [r3, #0]
                break;
 80012f4:	e297      	b.n	8001826 <Comms_Process+0x59a>

            case P_SEQ:
                tmp_seq = b;
 80012f6:	7d3a      	ldrb	r2, [r7, #20]
 80012f8:	4b8d      	ldr	r3, [pc, #564]	@ (8001530 <Comms_Process+0x2a4>)
 80012fa:	701a      	strb	r2, [r3, #0]
                pstate = P_LEN;
 80012fc:	4b8a      	ldr	r3, [pc, #552]	@ (8001528 <Comms_Process+0x29c>)
 80012fe:	2203      	movs	r2, #3
 8001300:	701a      	strb	r2, [r3, #0]
                break;
 8001302:	e290      	b.n	8001826 <Comms_Process+0x59a>

            case P_LEN:
                tmp_len = b;
 8001304:	7d3a      	ldrb	r2, [r7, #20]
 8001306:	4b8b      	ldr	r3, [pc, #556]	@ (8001534 <Comms_Process+0x2a8>)
 8001308:	701a      	strb	r2, [r3, #0]
                payload_idx = 0;
 800130a:	4b8b      	ldr	r3, [pc, #556]	@ (8001538 <Comms_Process+0x2ac>)
 800130c:	2200      	movs	r2, #0
 800130e:	701a      	strb	r2, [r3, #0]

                if (tmp_len == 0) pstate = P_CRC;
 8001310:	4b88      	ldr	r3, [pc, #544]	@ (8001534 <Comms_Process+0x2a8>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d103      	bne.n	8001320 <Comms_Process+0x94>
 8001318:	4b83      	ldr	r3, [pc, #524]	@ (8001528 <Comms_Process+0x29c>)
 800131a:	2205      	movs	r2, #5
 800131c:	701a      	strb	r2, [r3, #0]
                    else
                    {
                        pstate = P_IDLE;
                    }
                }
                break;
 800131e:	e282      	b.n	8001826 <Comms_Process+0x59a>
                    if (tmp_len <= COMMS_MAX_PAYLOAD) pstate = P_PAYLOAD;
 8001320:	4b84      	ldr	r3, [pc, #528]	@ (8001534 <Comms_Process+0x2a8>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	2b80      	cmp	r3, #128	@ 0x80
 8001326:	d803      	bhi.n	8001330 <Comms_Process+0xa4>
 8001328:	4b7f      	ldr	r3, [pc, #508]	@ (8001528 <Comms_Process+0x29c>)
 800132a:	2204      	movs	r2, #4
 800132c:	701a      	strb	r2, [r3, #0]
                break;
 800132e:	e27a      	b.n	8001826 <Comms_Process+0x59a>
                        pstate = P_IDLE;
 8001330:	4b7d      	ldr	r3, [pc, #500]	@ (8001528 <Comms_Process+0x29c>)
 8001332:	2200      	movs	r2, #0
 8001334:	701a      	strb	r2, [r3, #0]
                break;
 8001336:	e276      	b.n	8001826 <Comms_Process+0x59a>

            case P_PAYLOAD:
                payload_buf[payload_idx++] = b;
 8001338:	4b7f      	ldr	r3, [pc, #508]	@ (8001538 <Comms_Process+0x2ac>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	1c5a      	adds	r2, r3, #1
 800133e:	b2d1      	uxtb	r1, r2
 8001340:	4a7d      	ldr	r2, [pc, #500]	@ (8001538 <Comms_Process+0x2ac>)
 8001342:	7011      	strb	r1, [r2, #0]
 8001344:	461a      	mov	r2, r3
 8001346:	7d39      	ldrb	r1, [r7, #20]
 8001348:	4b7c      	ldr	r3, [pc, #496]	@ (800153c <Comms_Process+0x2b0>)
 800134a:	5499      	strb	r1, [r3, r2]
                if (payload_idx >= tmp_len) pstate = P_CRC;
 800134c:	4b7a      	ldr	r3, [pc, #488]	@ (8001538 <Comms_Process+0x2ac>)
 800134e:	781a      	ldrb	r2, [r3, #0]
 8001350:	4b78      	ldr	r3, [pc, #480]	@ (8001534 <Comms_Process+0x2a8>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	429a      	cmp	r2, r3
 8001356:	f0c0 8265 	bcc.w	8001824 <Comms_Process+0x598>
 800135a:	4b73      	ldr	r3, [pc, #460]	@ (8001528 <Comms_Process+0x29c>)
 800135c:	2205      	movs	r2, #5
 800135e:	701a      	strb	r2, [r3, #0]
                break;
 8001360:	e260      	b.n	8001824 <Comms_Process+0x598>

            case P_CRC:
            {
                /* compute XOR CRC over MSGTYPE and SEQ and payload */
                uint8_t crc_calc = tmp_type ^ tmp_seq;
 8001362:	4b72      	ldr	r3, [pc, #456]	@ (800152c <Comms_Process+0x2a0>)
 8001364:	781a      	ldrb	r2, [r3, #0]
 8001366:	4b72      	ldr	r3, [pc, #456]	@ (8001530 <Comms_Process+0x2a4>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	4053      	eors	r3, r2
 800136c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                for (uint8_t i = 0; i < tmp_len; ++i) crc_calc ^= payload_buf[i];
 8001370:	2300      	movs	r3, #0
 8001372:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001376:	e00d      	b.n	8001394 <Comms_Process+0x108>
 8001378:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800137c:	4a6f      	ldr	r2, [pc, #444]	@ (800153c <Comms_Process+0x2b0>)
 800137e:	5cd2      	ldrb	r2, [r2, r3]
 8001380:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001384:	4053      	eors	r3, r2
 8001386:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800138a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800138e:	3301      	adds	r3, #1
 8001390:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001394:	4b67      	ldr	r3, [pc, #412]	@ (8001534 <Comms_Process+0x2a8>)
 8001396:	781b      	ldrb	r3, [r3, #0]
 8001398:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800139c:	429a      	cmp	r2, r3
 800139e:	d3eb      	bcc.n	8001378 <Comms_Process+0xec>

                if (crc_calc == b)
 80013a0:	7d3b      	ldrb	r3, [r7, #20]
 80013a2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80013a6:	429a      	cmp	r2, r3
 80013a8:	f040 81fd 	bne.w	80017a6 <Comms_Process+0x51a>
                {
                    last_good_rx_tick = SYSTEM_TICK;
 80013ac:	4b64      	ldr	r3, [pc, #400]	@ (8001540 <Comms_Process+0x2b4>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a64      	ldr	r2, [pc, #400]	@ (8001544 <Comms_Process+0x2b8>)
 80013b2:	6013      	str	r3, [r2, #0]

                    switch (tmp_type)
 80013b4:	4b5d      	ldr	r3, [pc, #372]	@ (800152c <Comms_Process+0x2a0>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	3b10      	subs	r3, #16
 80013ba:	2b11      	cmp	r3, #17
 80013bc:	f200 81e8 	bhi.w	8001790 <Comms_Process+0x504>
 80013c0:	a201      	add	r2, pc, #4	@ (adr r2, 80013c8 <Comms_Process+0x13c>)
 80013c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013c6:	bf00      	nop
 80013c8:	08001411 	.word	0x08001411
 80013cc:	080014e9 	.word	0x080014e9
 80013d0:	08001791 	.word	0x08001791
 80013d4:	08001791 	.word	0x08001791
 80013d8:	08001791 	.word	0x08001791
 80013dc:	08001791 	.word	0x08001791
 80013e0:	08001791 	.word	0x08001791
 80013e4:	08001791 	.word	0x08001791
 80013e8:	08001791 	.word	0x08001791
 80013ec:	08001791 	.word	0x08001791
 80013f0:	08001791 	.word	0x08001791
 80013f4:	08001791 	.word	0x08001791
 80013f8:	08001791 	.word	0x08001791
 80013fc:	08001791 	.word	0x08001791
 8001400:	08001791 	.word	0x08001791
 8001404:	08001791 	.word	0x08001791
 8001408:	080016c3 	.word	0x080016c3
 800140c:	08001737 	.word	0x08001737
                    {

                    case MSG_HANDSHAKE:
						{
							SysState_t st = StateMachine_GetState();
 8001410:	f000 ff42 	bl	8002298 <StateMachine_GetState>
 8001414:	4603      	mov	r3, r0
 8001416:	76fb      	strb	r3, [r7, #27]

							if (st != SYS_PAIRING)
 8001418:	7efb      	ldrb	r3, [r7, #27]
 800141a:	2b01      	cmp	r3, #1
 800141c:	d00b      	beq.n	8001436 <Comms_Process+0x1aa>
							{
								// handshake not allowed in any other state
								if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
 800141e:	4b4a      	ldr	r3, [pc, #296]	@ (8001548 <Comms_Process+0x2bc>)
 8001420:	781b      	ldrb	r3, [r3, #0]
 8001422:	b2db      	uxtb	r3, r3
 8001424:	2b00      	cmp	r3, #0
 8001426:	f000 81c9 	beq.w	80017bc <Comms_Process+0x530>
 800142a:	4b41      	ldr	r3, [pc, #260]	@ (8001530 <Comms_Process+0x2a4>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f7ff fe82 	bl	8001138 <Comms_SendNack>
								break;
 8001434:	e1c2      	b.n	80017bc <Comms_Process+0x530>
							}

							if (tmp_len >= 5)
 8001436:	4b3f      	ldr	r3, [pc, #252]	@ (8001534 <Comms_Process+0x2a8>)
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	2b04      	cmp	r3, #4
 800143c:	d948      	bls.n	80014d0 <Comms_Process+0x244>
							{
								uint16_t hb = (uint16_t)payload_buf[0] | ((uint16_t)payload_buf[1] << 8);
 800143e:	4b3f      	ldr	r3, [pc, #252]	@ (800153c <Comms_Process+0x2b0>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	b21a      	sxth	r2, r3
 8001444:	4b3d      	ldr	r3, [pc, #244]	@ (800153c <Comms_Process+0x2b0>)
 8001446:	785b      	ldrb	r3, [r3, #1]
 8001448:	b21b      	sxth	r3, r3
 800144a:	021b      	lsls	r3, r3, #8
 800144c:	b21b      	sxth	r3, r3
 800144e:	4313      	orrs	r3, r2
 8001450:	b21b      	sxth	r3, r3
 8001452:	833b      	strh	r3, [r7, #24]
								uint16_t tp = (uint16_t)payload_buf[2] | ((uint16_t)payload_buf[3] << 8);
 8001454:	4b39      	ldr	r3, [pc, #228]	@ (800153c <Comms_Process+0x2b0>)
 8001456:	789b      	ldrb	r3, [r3, #2]
 8001458:	b21a      	sxth	r2, r3
 800145a:	4b38      	ldr	r3, [pc, #224]	@ (800153c <Comms_Process+0x2b0>)
 800145c:	78db      	ldrb	r3, [r3, #3]
 800145e:	b21b      	sxth	r3, r3
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	b21b      	sxth	r3, r3
 8001464:	4313      	orrs	r3, r2
 8001466:	b21b      	sxth	r3, r3
 8001468:	82fb      	strh	r3, [r7, #22]
								uint8_t send_ack = payload_buf[4];
 800146a:	4b34      	ldr	r3, [pc, #208]	@ (800153c <Comms_Process+0x2b0>)
 800146c:	791b      	ldrb	r3, [r3, #4]
 800146e:	757b      	strb	r3, [r7, #21]

								heartbeat_period_ms = hb;
 8001470:	4a36      	ldr	r2, [pc, #216]	@ (800154c <Comms_Process+0x2c0>)
 8001472:	8b3b      	ldrh	r3, [r7, #24]
 8001474:	8013      	strh	r3, [r2, #0]
								telemetry_period_ms = tp;
 8001476:	4a36      	ldr	r2, [pc, #216]	@ (8001550 <Comms_Process+0x2c4>)
 8001478:	8afb      	ldrh	r3, [r7, #22]
 800147a:	8013      	strh	r3, [r2, #0]
								send_ack_and_nack_packets = send_ack ? 1 : 0;
 800147c:	7d7b      	ldrb	r3, [r7, #21]
 800147e:	2b00      	cmp	r3, #0
 8001480:	bf14      	ite	ne
 8001482:	2301      	movne	r3, #1
 8001484:	2300      	moveq	r3, #0
 8001486:	b2db      	uxtb	r3, r3
 8001488:	461a      	mov	r2, r3
 800148a:	4b2f      	ldr	r3, [pc, #188]	@ (8001548 <Comms_Process+0x2bc>)
 800148c:	701a      	strb	r2, [r3, #0]

								uint8_t ack_payload[6];
								write_u32_le(&ack_payload[0], SYSTEM_TICK);
 800148e:	4b2c      	ldr	r3, [pc, #176]	@ (8001540 <Comms_Process+0x2b4>)
 8001490:	681a      	ldr	r2, [r3, #0]
 8001492:	f107 030c 	add.w	r3, r7, #12
 8001496:	4611      	mov	r1, r2
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fdfd 	bl	8001098 <write_u32_le>
								ack_payload[4] = (uint8_t)st;
 800149e:	7efb      	ldrb	r3, [r7, #27]
 80014a0:	743b      	strb	r3, [r7, #16]
								ack_payload[5] = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	747b      	strb	r3, [r7, #17]

								_send_frame(MSG_HANDSHAKE_ACK, tmp_seq, ack_payload, sizeof(ack_payload));
 80014a6:	4b22      	ldr	r3, [pc, #136]	@ (8001530 <Comms_Process+0x2a4>)
 80014a8:	7819      	ldrb	r1, [r3, #0]
 80014aa:	f107 020c 	add.w	r2, r7, #12
 80014ae:	2306      	movs	r3, #6
 80014b0:	2012      	movs	r0, #18
 80014b2:	f7ff fd17 	bl	8000ee4 <_send_frame>

								if (handshake_cb) handshake_cb(hb, send_ack);
 80014b6:	4b27      	ldr	r3, [pc, #156]	@ (8001554 <Comms_Process+0x2c8>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d005      	beq.n	80014ca <Comms_Process+0x23e>
 80014be:	4b25      	ldr	r3, [pc, #148]	@ (8001554 <Comms_Process+0x2c8>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	7d79      	ldrb	r1, [r7, #21]
 80014c4:	8b3a      	ldrh	r2, [r7, #24]
 80014c6:	4610      	mov	r0, r2
 80014c8:	4798      	blx	r3

								StateMachine_OnHandshakeAccepted();
 80014ca:	f000 fefd 	bl	80022c8 <StateMachine_OnHandshakeAccepted>
							}
							else
							{
								if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
							}
							break;
 80014ce:	e177      	b.n	80017c0 <Comms_Process+0x534>
								if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
 80014d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001548 <Comms_Process+0x2bc>)
 80014d2:	781b      	ldrb	r3, [r3, #0]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f000 8172 	beq.w	80017c0 <Comms_Process+0x534>
 80014dc:	4b14      	ldr	r3, [pc, #80]	@ (8001530 <Comms_Process+0x2a4>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff fe29 	bl	8001138 <Comms_SendNack>
							break;
 80014e6:	e16b      	b.n	80017c0 <Comms_Process+0x534>
                               Others: ignored

                               Format:
                               [tag][len][value bytes]...[tag][len][value]... */
                        {
                        	SysState_t st = StateMachine_GetState();
 80014e8:	f000 fed6 	bl	8002298 <StateMachine_GetState>
 80014ec:	4603      	mov	r3, r0
 80014ee:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

                        	if (st != SYS_PAIRING && st != SYS_RUNNING_PI)
 80014f2:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d00f      	beq.n	800151a <Comms_Process+0x28e>
 80014fa:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d00b      	beq.n	800151a <Comms_Process+0x28e>
                        	{
                        	    if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
 8001502:	4b11      	ldr	r3, [pc, #68]	@ (8001548 <Comms_Process+0x2bc>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	2b00      	cmp	r3, #0
 800150a:	f000 815b 	beq.w	80017c4 <Comms_Process+0x538>
 800150e:	4b08      	ldr	r3, [pc, #32]	@ (8001530 <Comms_Process+0x2a4>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	4618      	mov	r0, r3
 8001514:	f7ff fe10 	bl	8001138 <Comms_SendNack>
                        	    break;
 8001518:	e154      	b.n	80017c4 <Comms_Process+0x538>
                        	}

                            uint8_t idx = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

                            while (idx + 2 <= tmp_len)
 8001520:	e0b9      	b.n	8001696 <Comms_Process+0x40a>
 8001522:	bf00      	nop
 8001524:	20000214 	.word	0x20000214
 8001528:	20000220 	.word	0x20000220
 800152c:	20000221 	.word	0x20000221
 8001530:	20000222 	.word	0x20000222
 8001534:	20000223 	.word	0x20000223
 8001538:	200002a4 	.word	0x200002a4
 800153c:	20000224 	.word	0x20000224
 8001540:	20003504 	.word	0x20003504
 8001544:	200002a8 	.word	0x200002a8
 8001548:	2000000c 	.word	0x2000000c
 800154c:	2000000a 	.word	0x2000000a
 8001550:	20000008 	.word	0x20000008
 8001554:	2000021c 	.word	0x2000021c
                            {
                                uint8_t tag = payload_buf[idx++];
 8001558:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800155c:	1c5a      	adds	r2, r3, #1
 800155e:	f887 202d 	strb.w	r2, [r7, #45]	@ 0x2d
 8001562:	461a      	mov	r2, r3
 8001564:	4ba4      	ldr	r3, [pc, #656]	@ (80017f8 <Comms_Process+0x56c>)
 8001566:	5c9b      	ldrb	r3, [r3, r2]
 8001568:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                                uint8_t len = payload_buf[idx++];
 800156c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001570:	1c5a      	adds	r2, r3, #1
 8001572:	f887 202d 	strb.w	r2, [r7, #45]	@ 0x2d
 8001576:	461a      	mov	r2, r3
 8001578:	4b9f      	ldr	r3, [pc, #636]	@ (80017f8 <Comms_Process+0x56c>)
 800157a:	5c9b      	ldrb	r3, [r3, r2]
 800157c:	f887 3020 	strb.w	r3, [r7, #32]

                                if (idx + len > tmp_len) break; // malformed -> stop
 8001580:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001584:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001588:	4413      	add	r3, r2
 800158a:	4a9c      	ldr	r2, [pc, #624]	@ (80017fc <Comms_Process+0x570>)
 800158c:	7812      	ldrb	r2, [r2, #0]
 800158e:	4293      	cmp	r3, r2
 8001590:	f300 808a 	bgt.w	80016a8 <Comms_Process+0x41c>

                                switch (tag)
 8001594:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001598:	3b01      	subs	r3, #1
 800159a:	2b04      	cmp	r3, #4
 800159c:	d869      	bhi.n	8001672 <Comms_Process+0x3e6>
 800159e:	a201      	add	r2, pc, #4	@ (adr r2, 80015a4 <Comms_Process+0x318>)
 80015a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015a4:	080015b9 	.word	0x080015b9
 80015a8:	080015e9 	.word	0x080015e9
 80015ac:	08001619 	.word	0x08001619
 80015b0:	08001635 	.word	0x08001635
 80015b4:	08001651 	.word	0x08001651
                                {
                                    case 0x01:
                                        if (len == 2)
 80015b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d15a      	bne.n	8001676 <Comms_Process+0x3ea>
                                        {
                                            uint16_t tp = payload_buf[idx] | ((uint16_t)payload_buf[idx+1] << 8);
 80015c0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80015c4:	4a8c      	ldr	r2, [pc, #560]	@ (80017f8 <Comms_Process+0x56c>)
 80015c6:	5cd3      	ldrb	r3, [r2, r3]
 80015c8:	b21a      	sxth	r2, r3
 80015ca:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80015ce:	3301      	adds	r3, #1
 80015d0:	4989      	ldr	r1, [pc, #548]	@ (80017f8 <Comms_Process+0x56c>)
 80015d2:	5ccb      	ldrb	r3, [r1, r3]
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	021b      	lsls	r3, r3, #8
 80015d8:	b21b      	sxth	r3, r3
 80015da:	4313      	orrs	r3, r2
 80015dc:	b21b      	sxth	r3, r3
 80015de:	83bb      	strh	r3, [r7, #28]
                                            telemetry_period_ms = tp;
 80015e0:	4a87      	ldr	r2, [pc, #540]	@ (8001800 <Comms_Process+0x574>)
 80015e2:	8bbb      	ldrh	r3, [r7, #28]
 80015e4:	8013      	strh	r3, [r2, #0]
                                        }
                                        break;
 80015e6:	e046      	b.n	8001676 <Comms_Process+0x3ea>

                                    case 0x02:
                                        if (len == 2)
 80015e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d144      	bne.n	800167a <Comms_Process+0x3ee>
                                        {
                                            uint16_t hb = payload_buf[idx] | ((uint16_t)payload_buf[idx+1] << 8);
 80015f0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80015f4:	4a80      	ldr	r2, [pc, #512]	@ (80017f8 <Comms_Process+0x56c>)
 80015f6:	5cd3      	ldrb	r3, [r2, r3]
 80015f8:	b21a      	sxth	r2, r3
 80015fa:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80015fe:	3301      	adds	r3, #1
 8001600:	497d      	ldr	r1, [pc, #500]	@ (80017f8 <Comms_Process+0x56c>)
 8001602:	5ccb      	ldrb	r3, [r1, r3]
 8001604:	b21b      	sxth	r3, r3
 8001606:	021b      	lsls	r3, r3, #8
 8001608:	b21b      	sxth	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b21b      	sxth	r3, r3
 800160e:	83fb      	strh	r3, [r7, #30]
                                            heartbeat_period_ms = hb;
 8001610:	4a7c      	ldr	r2, [pc, #496]	@ (8001804 <Comms_Process+0x578>)
 8001612:	8bfb      	ldrh	r3, [r7, #30]
 8001614:	8013      	strh	r3, [r2, #0]
                                        }
                                        break;
 8001616:	e030      	b.n	800167a <Comms_Process+0x3ee>

                                    case 0x03:
                                        if (len == 4)
 8001618:	f897 3020 	ldrb.w	r3, [r7, #32]
 800161c:	2b04      	cmp	r3, #4
 800161e:	d12e      	bne.n	800167e <Comms_Process+0x3f2>
                                        {
                                            float kp;
                                            memcpy(&kp, &payload_buf[idx], 4);
 8001620:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001624:	4a74      	ldr	r2, [pc, #464]	@ (80017f8 <Comms_Process+0x56c>)
 8001626:	4413      	add	r3, r2
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	60bb      	str	r3, [r7, #8]
                                            PI_Kp = kp;
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	4a76      	ldr	r2, [pc, #472]	@ (8001808 <Comms_Process+0x57c>)
 8001630:	6013      	str	r3, [r2, #0]
                                        }
                                        break;
 8001632:	e024      	b.n	800167e <Comms_Process+0x3f2>

                                    case 0x04:
                                        if (len == 4)
 8001634:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001638:	2b04      	cmp	r3, #4
 800163a:	d122      	bne.n	8001682 <Comms_Process+0x3f6>
                                        {
                                            float ki;
                                            memcpy(&ki, &payload_buf[idx], 4);
 800163c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001640:	4a6d      	ldr	r2, [pc, #436]	@ (80017f8 <Comms_Process+0x56c>)
 8001642:	4413      	add	r3, r2
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	607b      	str	r3, [r7, #4]
                                            PI_Ki = ki;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	4a70      	ldr	r2, [pc, #448]	@ (800180c <Comms_Process+0x580>)
 800164c:	6013      	str	r3, [r2, #0]
                                        }
                                        break;
 800164e:	e018      	b.n	8001682 <Comms_Process+0x3f6>

                                    case 0x05:
                                        if (len == 1)
 8001650:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d116      	bne.n	8001686 <Comms_Process+0x3fa>
                                        {
                                            ENABLE_PI_CONTROL = payload_buf[idx] ? 1 : 0;
 8001658:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800165c:	4a66      	ldr	r2, [pc, #408]	@ (80017f8 <Comms_Process+0x56c>)
 800165e:	5cd3      	ldrb	r3, [r2, r3]
 8001660:	2b00      	cmp	r3, #0
 8001662:	bf14      	ite	ne
 8001664:	2301      	movne	r3, #1
 8001666:	2300      	moveq	r3, #0
 8001668:	b2db      	uxtb	r3, r3
 800166a:	461a      	mov	r2, r3
 800166c:	4b68      	ldr	r3, [pc, #416]	@ (8001810 <Comms_Process+0x584>)
 800166e:	701a      	strb	r2, [r3, #0]
                                        }
                                        break;
 8001670:	e009      	b.n	8001686 <Comms_Process+0x3fa>

                                    default:
                                        /* unknown tag -> ignore */
                                        break;
 8001672:	bf00      	nop
 8001674:	e008      	b.n	8001688 <Comms_Process+0x3fc>
                                        break;
 8001676:	bf00      	nop
 8001678:	e006      	b.n	8001688 <Comms_Process+0x3fc>
                                        break;
 800167a:	bf00      	nop
 800167c:	e004      	b.n	8001688 <Comms_Process+0x3fc>
                                        break;
 800167e:	bf00      	nop
 8001680:	e002      	b.n	8001688 <Comms_Process+0x3fc>
                                        break;
 8001682:	bf00      	nop
 8001684:	e000      	b.n	8001688 <Comms_Process+0x3fc>
                                        break;
 8001686:	bf00      	nop
                                }

                                idx += len;
 8001688:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800168c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001690:	4413      	add	r3, r2
 8001692:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                            while (idx + 2 <= tmp_len)
 8001696:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800169a:	3301      	adds	r3, #1
 800169c:	4a57      	ldr	r2, [pc, #348]	@ (80017fc <Comms_Process+0x570>)
 800169e:	7812      	ldrb	r2, [r2, #0]
 80016a0:	4293      	cmp	r3, r2
 80016a2:	f6ff af59 	blt.w	8001558 <Comms_Process+0x2cc>
 80016a6:	e000      	b.n	80016aa <Comms_Process+0x41e>
                                if (idx + len > tmp_len) break; // malformed -> stop
 80016a8:	bf00      	nop
                            }

                            if (send_ack_and_nack_packets) Comms_SendAck(tmp_seq);
 80016aa:	4b5a      	ldr	r3, [pc, #360]	@ (8001814 <Comms_Process+0x588>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	f000 8089 	beq.w	80017c8 <Comms_Process+0x53c>
 80016b6:	4b58      	ldr	r3, [pc, #352]	@ (8001818 <Comms_Process+0x58c>)
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff fd0e 	bl	80010dc <Comms_SendAck>
                        }
                        break;
 80016c0:	e082      	b.n	80017c8 <Comms_Process+0x53c>
                                if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
                            }
                            break; */

                        case MSG_DESIRED_FLOW:
                            if (tmp_len >= 4)
 80016c2:	4b4e      	ldr	r3, [pc, #312]	@ (80017fc <Comms_Process+0x570>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b03      	cmp	r3, #3
 80016c8:	d92a      	bls.n	8001720 <Comms_Process+0x494>
                            {
                                uint32_t flow = (uint32_t)payload_buf[0] |
 80016ca:	4b4b      	ldr	r3, [pc, #300]	@ (80017f8 <Comms_Process+0x56c>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	461a      	mov	r2, r3
                                                ((uint32_t)payload_buf[1] << 8) |
 80016d0:	4b49      	ldr	r3, [pc, #292]	@ (80017f8 <Comms_Process+0x56c>)
 80016d2:	785b      	ldrb	r3, [r3, #1]
 80016d4:	021b      	lsls	r3, r3, #8
                                uint32_t flow = (uint32_t)payload_buf[0] |
 80016d6:	431a      	orrs	r2, r3
                                                ((uint32_t)payload_buf[2] << 16) |
 80016d8:	4b47      	ldr	r3, [pc, #284]	@ (80017f8 <Comms_Process+0x56c>)
 80016da:	789b      	ldrb	r3, [r3, #2]
 80016dc:	041b      	lsls	r3, r3, #16
                                                ((uint32_t)payload_buf[1] << 8) |
 80016de:	431a      	orrs	r2, r3
                                                ((uint32_t)payload_buf[3] << 24);
 80016e0:	4b45      	ldr	r3, [pc, #276]	@ (80017f8 <Comms_Process+0x56c>)
 80016e2:	78db      	ldrb	r3, [r3, #3]
 80016e4:	061b      	lsls	r3, r3, #24
                                uint32_t flow = (uint32_t)payload_buf[0] |
 80016e6:	4313      	orrs	r3, r2
 80016e8:	627b      	str	r3, [r7, #36]	@ 0x24

                                uint8_t ok = FlowSchedule_Push(flow);
 80016ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80016ec:	f000 fa2a 	bl	8001b44 <FlowSchedule_Push>
 80016f0:	4603      	mov	r3, r0
 80016f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

                                if (send_ack_and_nack_packets)
 80016f6:	4b47      	ldr	r3, [pc, #284]	@ (8001814 <Comms_Process+0x588>)
 80016f8:	781b      	ldrb	r3, [r3, #0]
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d065      	beq.n	80017cc <Comms_Process+0x540>
                                {
                                    if (ok) Comms_SendAck(tmp_seq);
 8001700:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001704:	2b00      	cmp	r3, #0
 8001706:	d005      	beq.n	8001714 <Comms_Process+0x488>
 8001708:	4b43      	ldr	r3, [pc, #268]	@ (8001818 <Comms_Process+0x58c>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7ff fce5 	bl	80010dc <Comms_SendAck>
                            }
                            else
                            {
                                if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
                            }
                            break;
 8001712:	e05b      	b.n	80017cc <Comms_Process+0x540>
                                    else Comms_SendNack(tmp_seq);
 8001714:	4b40      	ldr	r3, [pc, #256]	@ (8001818 <Comms_Process+0x58c>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	4618      	mov	r0, r3
 800171a:	f7ff fd0d 	bl	8001138 <Comms_SendNack>
                            break;
 800171e:	e055      	b.n	80017cc <Comms_Process+0x540>
                                if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
 8001720:	4b3c      	ldr	r3, [pc, #240]	@ (8001814 <Comms_Process+0x588>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	b2db      	uxtb	r3, r3
 8001726:	2b00      	cmp	r3, #0
 8001728:	d050      	beq.n	80017cc <Comms_Process+0x540>
 800172a:	4b3b      	ldr	r3, [pc, #236]	@ (8001818 <Comms_Process+0x58c>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fd02 	bl	8001138 <Comms_SendNack>
                            break;
 8001734:	e04a      	b.n	80017cc <Comms_Process+0x540>

                        case MSG_DESIRED_FLOW_IMMEDIATE:
                            if (tmp_len >= 4)
 8001736:	4b31      	ldr	r3, [pc, #196]	@ (80017fc <Comms_Process+0x570>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	2b03      	cmp	r3, #3
 800173c:	d91d      	bls.n	800177a <Comms_Process+0x4ee>
                            {
                                uint32_t flow = (uint32_t)payload_buf[0] |
 800173e:	4b2e      	ldr	r3, [pc, #184]	@ (80017f8 <Comms_Process+0x56c>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	461a      	mov	r2, r3
                                                ((uint32_t)payload_buf[1] << 8) |
 8001744:	4b2c      	ldr	r3, [pc, #176]	@ (80017f8 <Comms_Process+0x56c>)
 8001746:	785b      	ldrb	r3, [r3, #1]
 8001748:	021b      	lsls	r3, r3, #8
                                uint32_t flow = (uint32_t)payload_buf[0] |
 800174a:	431a      	orrs	r2, r3
                                                ((uint32_t)payload_buf[2] << 16) |
 800174c:	4b2a      	ldr	r3, [pc, #168]	@ (80017f8 <Comms_Process+0x56c>)
 800174e:	789b      	ldrb	r3, [r3, #2]
 8001750:	041b      	lsls	r3, r3, #16
                                                ((uint32_t)payload_buf[1] << 8) |
 8001752:	431a      	orrs	r2, r3
                                                ((uint32_t)payload_buf[3] << 24);
 8001754:	4b28      	ldr	r3, [pc, #160]	@ (80017f8 <Comms_Process+0x56c>)
 8001756:	78db      	ldrb	r3, [r3, #3]
 8001758:	061b      	lsls	r3, r3, #24
                                uint32_t flow = (uint32_t)payload_buf[0] |
 800175a:	4313      	orrs	r3, r2
 800175c:	62bb      	str	r3, [r7, #40]	@ 0x28

                                FlowSchedule_PushImmediate(flow);
 800175e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001760:	f000 fa24 	bl	8001bac <FlowSchedule_PushImmediate>

                                if (send_ack_and_nack_packets) Comms_SendAck(tmp_seq);
 8001764:	4b2b      	ldr	r3, [pc, #172]	@ (8001814 <Comms_Process+0x588>)
 8001766:	781b      	ldrb	r3, [r3, #0]
 8001768:	b2db      	uxtb	r3, r3
 800176a:	2b00      	cmp	r3, #0
 800176c:	d030      	beq.n	80017d0 <Comms_Process+0x544>
 800176e:	4b2a      	ldr	r3, [pc, #168]	@ (8001818 <Comms_Process+0x58c>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f7ff fcb2 	bl	80010dc <Comms_SendAck>
                            }
                            else
                            {
                                if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
                            }
                            break;
 8001778:	e02a      	b.n	80017d0 <Comms_Process+0x544>
                                if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
 800177a:	4b26      	ldr	r3, [pc, #152]	@ (8001814 <Comms_Process+0x588>)
 800177c:	781b      	ldrb	r3, [r3, #0]
 800177e:	b2db      	uxtb	r3, r3
 8001780:	2b00      	cmp	r3, #0
 8001782:	d025      	beq.n	80017d0 <Comms_Process+0x544>
 8001784:	4b24      	ldr	r3, [pc, #144]	@ (8001818 <Comms_Process+0x58c>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff fcd5 	bl	8001138 <Comms_SendNack>
                            break;
 800178e:	e01f      	b.n	80017d0 <Comms_Process+0x544>

                        default:
                            if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
 8001790:	4b20      	ldr	r3, [pc, #128]	@ (8001814 <Comms_Process+0x588>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	d01c      	beq.n	80017d4 <Comms_Process+0x548>
 800179a:	4b1f      	ldr	r3, [pc, #124]	@ (8001818 <Comms_Process+0x58c>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fcca 	bl	8001138 <Comms_SendNack>
                            break;
 80017a4:	e016      	b.n	80017d4 <Comms_Process+0x548>
                    } // switch tmp_type
                }
                else
                {
                    /* CRC mismatch */
                    if (send_ack_and_nack_packets) Comms_SendNack(tmp_seq);
 80017a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001814 <Comms_Process+0x588>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d012      	beq.n	80017d6 <Comms_Process+0x54a>
 80017b0:	4b19      	ldr	r3, [pc, #100]	@ (8001818 <Comms_Process+0x58c>)
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff fcbf 	bl	8001138 <Comms_SendNack>
 80017ba:	e00c      	b.n	80017d6 <Comms_Process+0x54a>
								break;
 80017bc:	bf00      	nop
 80017be:	e00a      	b.n	80017d6 <Comms_Process+0x54a>
							break;
 80017c0:	bf00      	nop
 80017c2:	e008      	b.n	80017d6 <Comms_Process+0x54a>
                        	    break;
 80017c4:	bf00      	nop
 80017c6:	e006      	b.n	80017d6 <Comms_Process+0x54a>
                        break;
 80017c8:	bf00      	nop
 80017ca:	e004      	b.n	80017d6 <Comms_Process+0x54a>
                            break;
 80017cc:	bf00      	nop
 80017ce:	e002      	b.n	80017d6 <Comms_Process+0x54a>
                            break;
 80017d0:	bf00      	nop
 80017d2:	e000      	b.n	80017d6 <Comms_Process+0x54a>
                            break;
 80017d4:	bf00      	nop
                }

                /* reset parser */
                pstate = P_IDLE;
 80017d6:	4b11      	ldr	r3, [pc, #68]	@ (800181c <Comms_Process+0x590>)
 80017d8:	2200      	movs	r2, #0
 80017da:	701a      	strb	r2, [r3, #0]
                tmp_len = 0;
 80017dc:	4b07      	ldr	r3, [pc, #28]	@ (80017fc <Comms_Process+0x570>)
 80017de:	2200      	movs	r2, #0
 80017e0:	701a      	strb	r2, [r3, #0]
                payload_idx = 0;
 80017e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001820 <Comms_Process+0x594>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
                break;
 80017e8:	e01d      	b.n	8001826 <Comms_Process+0x59a>
            }

            default:
                pstate = P_IDLE;
 80017ea:	4b0c      	ldr	r3, [pc, #48]	@ (800181c <Comms_Process+0x590>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	701a      	strb	r2, [r3, #0]
                break;
 80017f0:	e019      	b.n	8001826 <Comms_Process+0x59a>
                break;
 80017f2:	bf00      	nop
 80017f4:	e017      	b.n	8001826 <Comms_Process+0x59a>
 80017f6:	bf00      	nop
 80017f8:	20000224 	.word	0x20000224
 80017fc:	20000223 	.word	0x20000223
 8001800:	20000008 	.word	0x20000008
 8001804:	2000000a 	.word	0x2000000a
 8001808:	20000010 	.word	0x20000010
 800180c:	20000014 	.word	0x20000014
 8001810:	20000018 	.word	0x20000018
 8001814:	2000000c 	.word	0x2000000c
 8001818:	20000222 	.word	0x20000222
 800181c:	20000220 	.word	0x20000220
 8001820:	200002a4 	.word	0x200002a4
                break;
 8001824:	bf00      	nop
    while (UartHAL_RxAvailable(comms_uart))
 8001826:	4b08      	ldr	r3, [pc, #32]	@ (8001848 <Comms_Process+0x5bc>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f001 fad8 	bl	8002de0 <UartHAL_RxAvailable>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	f47f ad33 	bne.w	800129e <Comms_Process+0x12>
 8001838:	e002      	b.n	8001840 <Comms_Process+0x5b4>
    if (!comms_uart) return;
 800183a:	bf00      	nop
 800183c:	e000      	b.n	8001840 <Comms_Process+0x5b4>
        if (!_read_byte(&b)) break;
 800183e:	bf00      	nop
        } // switch pstate
    } // while bytes
}
 8001840:	3730      	adds	r7, #48	@ 0x30
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	20000214 	.word	0x20000214

0800184c <Comms_Tick>:

/* Comms tick: called frequently (main loop). Handles heartbeat and telemetry scheduling */
void Comms_Tick(void) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
    static uint32_t last_heartbeat_tick = 0;
    static uint32_t last_telemetry_tick = 0;

    uint32_t now = SYSTEM_TICK;
 8001852:	4b26      	ldr	r3, [pc, #152]	@ (80018ec <Comms_Tick+0xa0>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	60bb      	str	r3, [r7, #8]

    /* Heartbeat must be sent even before handshake to indicate device alive and current state */
    uint32_t hb_period_ticks = MS_TO_TICKS(heartbeat_period_ms);
 8001858:	4b25      	ldr	r3, [pc, #148]	@ (80018f0 <Comms_Tick+0xa4>)
 800185a:	881b      	ldrh	r3, [r3, #0]
 800185c:	b29b      	uxth	r3, r3
 800185e:	461a      	mov	r2, r3
 8001860:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001864:	fb02 f303 	mul.w	r3, r2, r3
 8001868:	4a22      	ldr	r2, [pc, #136]	@ (80018f4 <Comms_Tick+0xa8>)
 800186a:	fba2 2303 	umull	r2, r3, r2, r3
 800186e:	095b      	lsrs	r3, r3, #5
 8001870:	60fb      	str	r3, [r7, #12]
    if (hb_period_ticks == 0) hb_period_ticks = MS_TO_TICKS(DEFAULT_HEARTBEAT_PERIOD_MS);
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d102      	bne.n	800187e <Comms_Tick+0x32>
 8001878:	f241 3388 	movw	r3, #5000	@ 0x1388
 800187c:	60fb      	str	r3, [r7, #12]

    if ((now - last_heartbeat_tick) >= hb_period_ticks) {
 800187e:	4b1e      	ldr	r3, [pc, #120]	@ (80018f8 <Comms_Tick+0xac>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	68ba      	ldr	r2, [r7, #8]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	68fa      	ldr	r2, [r7, #12]
 8001888:	429a      	cmp	r2, r3
 800188a:	d804      	bhi.n	8001896 <Comms_Tick+0x4a>
        last_heartbeat_tick = now;
 800188c:	4a1a      	ldr	r2, [pc, #104]	@ (80018f8 <Comms_Tick+0xac>)
 800188e:	68bb      	ldr	r3, [r7, #8]
 8001890:	6013      	str	r3, [r2, #0]
        Comms_SendHeartbeat();
 8001892:	f7ff fcbb 	bl	800120c <Comms_SendHeartbeat>
    }

    /* Only send telemetry once we've left startup/pairing */
	SysState_t st = StateMachine_GetState();
 8001896:	f000 fcff 	bl	8002298 <StateMachine_GetState>
 800189a:	4603      	mov	r3, r0
 800189c:	71fb      	strb	r3, [r7, #7]
	if (st != SYS_RUNNING_PI && st != SYS_STANDALONE_OPERATION) {
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d002      	beq.n	80018aa <Comms_Tick+0x5e>
 80018a4:	79fb      	ldrb	r3, [r7, #7]
 80018a6:	2b03      	cmp	r3, #3
 80018a8:	d11c      	bne.n	80018e4 <Comms_Tick+0x98>
		return;   // no telemetry yet
	}

    /* Telemetry controlled by telemetry_period_ms (secondary config or default) */
    uint32_t tel_period_ticks = MS_TO_TICKS(telemetry_period_ms);
 80018aa:	4b14      	ldr	r3, [pc, #80]	@ (80018fc <Comms_Tick+0xb0>)
 80018ac:	881b      	ldrh	r3, [r3, #0]
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	461a      	mov	r2, r3
 80018b2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018b6:	fb02 f303 	mul.w	r3, r2, r3
 80018ba:	4a0e      	ldr	r2, [pc, #56]	@ (80018f4 <Comms_Tick+0xa8>)
 80018bc:	fba2 2303 	umull	r2, r3, r2, r3
 80018c0:	095b      	lsrs	r3, r3, #5
 80018c2:	603b      	str	r3, [r7, #0]
    if (tel_period_ticks > 0 && (now - last_telemetry_tick) >= tel_period_ticks) {
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d00d      	beq.n	80018e6 <Comms_Tick+0x9a>
 80018ca:	4b0d      	ldr	r3, [pc, #52]	@ (8001900 <Comms_Tick+0xb4>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	68ba      	ldr	r2, [r7, #8]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	d806      	bhi.n	80018e6 <Comms_Tick+0x9a>
        last_telemetry_tick = now;
 80018d8:	4a09      	ldr	r2, [pc, #36]	@ (8001900 <Comms_Tick+0xb4>)
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	6013      	str	r3, [r2, #0]
        Comms_SendTelemetry();
 80018de:	f7ff fc59 	bl	8001194 <Comms_SendTelemetry>
 80018e2:	e000      	b.n	80018e6 <Comms_Tick+0x9a>
		return;   // no telemetry yet
 80018e4:	bf00      	nop
    }
}
 80018e6:	3710      	adds	r7, #16
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20003504 	.word	0x20003504
 80018f0:	2000000a 	.word	0x2000000a
 80018f4:	51eb851f 	.word	0x51eb851f
 80018f8:	200002ac 	.word	0x200002ac
 80018fc:	20000008 	.word	0x20000008
 8001900:	200002b0 	.word	0x200002b0

08001904 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b088      	sub	sp, #32
 8001908:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	2200      	movs	r2, #0
 8001910:	601a      	str	r2, [r3, #0]
 8001912:	605a      	str	r2, [r3, #4]
 8001914:	609a      	str	r2, [r3, #8]
 8001916:	60da      	str	r2, [r3, #12]
 8001918:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	60bb      	str	r3, [r7, #8]
 800191e:	4b19      	ldr	r3, [pc, #100]	@ (8001984 <MX_GPIO_Init+0x80>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001922:	4a18      	ldr	r2, [pc, #96]	@ (8001984 <MX_GPIO_Init+0x80>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	@ 0x30
 800192a:	4b16      	ldr	r3, [pc, #88]	@ (8001984 <MX_GPIO_Init+0x80>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	60bb      	str	r3, [r7, #8]
 8001934:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	607b      	str	r3, [r7, #4]
 800193a:	4b12      	ldr	r3, [pc, #72]	@ (8001984 <MX_GPIO_Init+0x80>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800193e:	4a11      	ldr	r2, [pc, #68]	@ (8001984 <MX_GPIO_Init+0x80>)
 8001940:	f043 0302 	orr.w	r3, r3, #2
 8001944:	6313      	str	r3, [r2, #48]	@ 0x30
 8001946:	4b0f      	ldr	r3, [pc, #60]	@ (8001984 <MX_GPIO_Init+0x80>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	607b      	str	r3, [r7, #4]
 8001950:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10, GPIO_PIN_RESET);
 8001952:	2200      	movs	r2, #0
 8001954:	f240 4106 	movw	r1, #1030	@ 0x406
 8001958:	480b      	ldr	r0, [pc, #44]	@ (8001988 <MX_GPIO_Init+0x84>)
 800195a:	f001 ffd5 	bl	8003908 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB1 PB2 PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10;
 800195e:	f240 4306 	movw	r3, #1030	@ 0x406
 8001962:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001964:	2301      	movs	r3, #1
 8001966:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196c:	2300      	movs	r3, #0
 800196e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001970:	f107 030c 	add.w	r3, r7, #12
 8001974:	4619      	mov	r1, r3
 8001976:	4804      	ldr	r0, [pc, #16]	@ (8001988 <MX_GPIO_Init+0x84>)
 8001978:	f001 fe42 	bl	8003600 <HAL_GPIO_Init>

}
 800197c:	bf00      	nop
 800197e:	3720      	adds	r7, #32
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40023800 	.word	0x40023800
 8001988:	40020400 	.word	0x40020400

0800198c <FlowMeter_TickHook>:
    Flow_State.delta_accumulator = 0;
    __enable_irq();
}

void FlowMeter_TickHook(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
    Flow_State.delta_accumulator++;
 8001990:	4b1d      	ldr	r3, [pc, #116]	@ (8001a08 <FlowMeter_TickHook+0x7c>)
 8001992:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001996:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
 800199a:	3301      	adds	r3, #1
 800199c:	4a1a      	ldr	r2, [pc, #104]	@ (8001a08 <FlowMeter_TickHook+0x7c>)
 800199e:	f502 5200 	add.w	r2, r2, #8192	@ 0x2000
 80019a2:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0

    if (Flow_State.delta_accumulator >= (PULSE_DELTA_SOFT_MAX + 1)) {
 80019a6:	4b18      	ldr	r3, [pc, #96]	@ (8001a08 <FlowMeter_TickHook+0x7c>)
 80019a8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019ac:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
 80019b0:	f64f 72fa 	movw	r2, #65530	@ 0xfffa
 80019b4:	4293      	cmp	r3, r2
 80019b6:	d921      	bls.n	80019fc <FlowMeter_TickHook+0x70>
        if (Flow_State.pulse_delta_index < LONG_TERM_PULSE_ARRAY_CAPACITY) {
 80019b8:	4b13      	ldr	r3, [pc, #76]	@ (8001a08 <FlowMeter_TickHook+0x7c>)
 80019ba:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019be:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80019c2:	f241 726f 	movw	r2, #5999	@ 0x176f
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d811      	bhi.n	80019ee <FlowMeter_TickHook+0x62>
            Flow_State.pulse_deltas[Flow_State.pulse_delta_index++] = PULSE_OVERFLOW_MARKER;
 80019ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001a08 <FlowMeter_TickHook+0x7c>)
 80019cc:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019d0:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 80019d4:	1c5a      	adds	r2, r3, #1
 80019d6:	490c      	ldr	r1, [pc, #48]	@ (8001a08 <FlowMeter_TickHook+0x7c>)
 80019d8:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 80019dc:	f8c1 2fbc 	str.w	r2, [r1, #4028]	@ 0xfbc
 80019e0:	4a09      	ldr	r2, [pc, #36]	@ (8001a08 <FlowMeter_TickHook+0x7c>)
 80019e2:	336c      	adds	r3, #108	@ 0x6c
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	4413      	add	r3, r2
 80019e8:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 80019ec:	809a      	strh	r2, [r3, #4]
        }
        Flow_State.delta_accumulator = 0;
 80019ee:	4b06      	ldr	r3, [pc, #24]	@ (8001a08 <FlowMeter_TickHook+0x7c>)
 80019f0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019f4:	461a      	mov	r2, r3
 80019f6:	2300      	movs	r3, #0
 80019f8:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0
    }
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	200002b8 	.word	0x200002b8

08001a0c <FlowMeter_PulseCallback>:

/**
 * Call on every pulse (TIM3 IC interrupt)
 */
void FlowMeter_PulseCallback(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001a12:	f001 fc21 	bl	8003258 <HAL_GetTick>
 8001a16:	6078      	str	r0, [r7, #4]

    /* --- Short-term buffer --- */
    Flow_State.short_term_pulses[Flow_State.short_term_index] = now;
 8001a18:	4b3c      	ldr	r3, [pc, #240]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a1a:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	493a      	ldr	r1, [pc, #232]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a22:	3302      	adds	r3, #2
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    Flow_State.short_term_index =
        (Flow_State.short_term_index + 1) % SHORT_TERM_PULSE_BUFFER_SIZE;
 8001a2a:	4b38      	ldr	r3, [pc, #224]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a2c:	f8b3 30d0 	ldrh.w	r3, [r3, #208]	@ 0xd0
 8001a30:	b29b      	uxth	r3, r3
 8001a32:	3301      	adds	r3, #1
 8001a34:	4a36      	ldr	r2, [pc, #216]	@ (8001b10 <FlowMeter_PulseCallback+0x104>)
 8001a36:	fb82 1203 	smull	r1, r2, r2, r3
 8001a3a:	1111      	asrs	r1, r2, #4
 8001a3c:	17da      	asrs	r2, r3, #31
 8001a3e:	1a8a      	subs	r2, r1, r2
 8001a40:	2132      	movs	r1, #50	@ 0x32
 8001a42:	fb01 f202 	mul.w	r2, r1, r2
 8001a46:	1a9a      	subs	r2, r3, r2
    Flow_State.short_term_index =
 8001a48:	b292      	uxth	r2, r2
 8001a4a:	4b30      	ldr	r3, [pc, #192]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a4c:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    if (Flow_State.short_term_count < SHORT_TERM_PULSE_BUFFER_SIZE)
 8001a50:	4b2e      	ldr	r3, [pc, #184]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a52:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8001a56:	b29b      	uxth	r3, r3
 8001a58:	2b31      	cmp	r3, #49	@ 0x31
 8001a5a:	d808      	bhi.n	8001a6e <FlowMeter_PulseCallback+0x62>
        Flow_State.short_term_count++;
 8001a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a5e:	f8b3 30d2 	ldrh.w	r3, [r3, #210]	@ 0xd2
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	3301      	adds	r3, #1
 8001a66:	b29a      	uxth	r2, r3
 8001a68:	4b28      	ldr	r3, [pc, #160]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a6a:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    /* --- Long-term counting --- */
    Flow_State.pulse_count_window++;
 8001a6e:	4b27      	ldr	r3, [pc, #156]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	3301      	adds	r3, #1
 8001a74:	4a25      	ldr	r2, [pc, #148]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a76:	6013      	str	r3, [r2, #0]
    Flow_State.pulse_count_total++;
 8001a78:	4b24      	ldr	r3, [pc, #144]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	4a23      	ldr	r2, [pc, #140]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a80:	6053      	str	r3, [r2, #4]

#if RECORD_PULSE_TIMESTAMPS
    if (Flow_State.pulse_delta_index < LONG_TERM_PULSE_ARRAY_CAPACITY) {
 8001a82:	4b22      	ldr	r3, [pc, #136]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a84:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001a88:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 8001a8c:	f241 726f 	movw	r2, #5999	@ 0x176f
 8001a90:	4293      	cmp	r3, r2
 8001a92:	d830      	bhi.n	8001af6 <FlowMeter_PulseCallback+0xea>
        uint32_t d = Flow_State.delta_accumulator;
 8001a94:	4b1d      	ldr	r3, [pc, #116]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001a96:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001a9a:	f8d3 3fc0 	ldr.w	r3, [r3, #4032]	@ 0xfc0
 8001a9e:	603b      	str	r3, [r7, #0]

        if (d > PULSE_DELTA_SOFT_MAX)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	f64f 72fa 	movw	r2, #65530	@ 0xfffa
 8001aa6:	4293      	cmp	r3, r2
 8001aa8:	d912      	bls.n	8001ad0 <FlowMeter_PulseCallback+0xc4>
            Flow_State.pulse_deltas[Flow_State.pulse_delta_index++] = PULSE_OVERFLOW_MARKER;
 8001aaa:	4b18      	ldr	r3, [pc, #96]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001aac:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001ab0:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 8001ab4:	1c5a      	adds	r2, r3, #1
 8001ab6:	4915      	ldr	r1, [pc, #84]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001ab8:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 8001abc:	f8c1 2fbc 	str.w	r2, [r1, #4028]	@ 0xfbc
 8001ac0:	4a12      	ldr	r2, [pc, #72]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001ac2:	336c      	adds	r3, #108	@ 0x6c
 8001ac4:	005b      	lsls	r3, r3, #1
 8001ac6:	4413      	add	r3, r2
 8001ac8:	f64f 72fb 	movw	r2, #65531	@ 0xfffb
 8001acc:	809a      	strh	r2, [r3, #4]
 8001ace:	e012      	b.n	8001af6 <FlowMeter_PulseCallback+0xea>
        else
            Flow_State.pulse_deltas[Flow_State.pulse_delta_index++] = (uint16_t)d;
 8001ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001ad2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001ad6:	f8d3 3fbc 	ldr.w	r3, [r3, #4028]	@ 0xfbc
 8001ada:	1c5a      	adds	r2, r3, #1
 8001adc:	490b      	ldr	r1, [pc, #44]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001ade:	f501 5100 	add.w	r1, r1, #8192	@ 0x2000
 8001ae2:	f8c1 2fbc 	str.w	r2, [r1, #4028]	@ 0xfbc
 8001ae6:	683a      	ldr	r2, [r7, #0]
 8001ae8:	b291      	uxth	r1, r2
 8001aea:	4a08      	ldr	r2, [pc, #32]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001aec:	336c      	adds	r3, #108	@ 0x6c
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4413      	add	r3, r2
 8001af2:	460a      	mov	r2, r1
 8001af4:	809a      	strh	r2, [r3, #4]
    }
    Flow_State.delta_accumulator = 0;
 8001af6:	4b05      	ldr	r3, [pc, #20]	@ (8001b0c <FlowMeter_PulseCallback+0x100>)
 8001af8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001afc:	461a      	mov	r2, r3
 8001afe:	2300      	movs	r3, #0
 8001b00:	f8c2 3fc0 	str.w	r3, [r2, #4032]	@ 0xfc0
#endif
}
 8001b04:	bf00      	nop
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	200002b8 	.word	0x200002b8
 8001b10:	51eb851f 	.word	0x51eb851f

08001b14 <FlowMeter_GetFlow_mLmin>:
    Flow_State.total_ml =
        ((uint32_t)Flow_State.pulse_count_total * 1000U) / (uint32_t)FLOW_PULSES_PER_LITRE;
}

uint32_t FlowMeter_GetFlow_mLmin(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
    return Flow_State.last_flow_mlmin;
 8001b18:	4b03      	ldr	r3, [pc, #12]	@ (8001b28 <FlowMeter_GetFlow_mLmin+0x14>)
 8001b1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
}
 8001b1e:	4618      	mov	r0, r3
 8001b20:	46bd      	mov	sp, r7
 8001b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b26:	4770      	bx	lr
 8001b28:	200002b8 	.word	0x200002b8

08001b2c <FlowMeter_GetTotal_mL>:

uint32_t FlowMeter_GetTotal_mL(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
    return Flow_State.total_ml;
 8001b30:	4b03      	ldr	r3, [pc, #12]	@ (8001b40 <FlowMeter_GetTotal_mL+0x14>)
 8001b32:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	200002b8 	.word	0x200002b8

08001b44 <FlowSchedule_Push>:
    else
        return FLOW_SCHEDULE_LEN - (head - tail);
}

uint8_t FlowSchedule_Push(uint32_t flow_mlmin)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b085      	sub	sp, #20
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
    uint16_t head = Pump_Control.schedule_head;
 8001b4c:	4b16      	ldr	r3, [pc, #88]	@ (8001ba8 <FlowSchedule_Push+0x64>)
 8001b4e:	f8b3 321c 	ldrh.w	r3, [r3, #540]	@ 0x21c
 8001b52:	81fb      	strh	r3, [r7, #14]
    uint16_t tail = Pump_Control.schedule_tail;
 8001b54:	4b14      	ldr	r3, [pc, #80]	@ (8001ba8 <FlowSchedule_Push+0x64>)
 8001b56:	f8b3 321e 	ldrh.w	r3, [r3, #542]	@ 0x21e
 8001b5a:	81bb      	strh	r3, [r7, #12]
    uint16_t next = (tail + 1) % FLOW_SCHEDULE_LEN;
 8001b5c:	89bb      	ldrh	r3, [r7, #12]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	425a      	negs	r2, r3
 8001b62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b66:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001b6a:	bf58      	it	pl
 8001b6c:	4253      	negpl	r3, r2
 8001b6e:	817b      	strh	r3, [r7, #10]

    if (next == head)
 8001b70:	897a      	ldrh	r2, [r7, #10]
 8001b72:	89fb      	ldrh	r3, [r7, #14]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	d101      	bne.n	8001b7c <FlowSchedule_Push+0x38>
        return 0; // buffer full
 8001b78:	2300      	movs	r3, #0
 8001b7a:	e00e      	b.n	8001b9a <FlowSchedule_Push+0x56>

    Pump_Control.flow_schedule[tail] = flow_mlmin;
 8001b7c:	89bb      	ldrh	r3, [r7, #12]
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ba8 <FlowSchedule_Push+0x64>)
 8001b80:	3306      	adds	r3, #6
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	4413      	add	r3, r2
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	605a      	str	r2, [r3, #4]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001b8a:	f3bf 8f5f 	dmb	sy
}
 8001b8e:	bf00      	nop
    __DMB(); // ensure write completes before tail moves
    Pump_Control.schedule_tail = next;
 8001b90:	4a05      	ldr	r2, [pc, #20]	@ (8001ba8 <FlowSchedule_Push+0x64>)
 8001b92:	897b      	ldrh	r3, [r7, #10]
 8001b94:	f8a2 321e 	strh.w	r3, [r2, #542]	@ 0x21e

    return 1;
 8001b98:	2301      	movs	r3, #1
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	2000327c 	.word	0x2000327c

08001bac <FlowSchedule_PushImmediate>:

uint8_t FlowSchedule_PushImmediate(uint32_t flow_mlmin)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b085      	sub	sp, #20
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bb4:	b672      	cpsid	i
}
 8001bb6:	bf00      	nop
    __disable_irq();
    Pump_Control.schedule_head = 0;
 8001bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001be8 <FlowSchedule_PushImmediate+0x3c>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f8a3 221c 	strh.w	r2, [r3, #540]	@ 0x21c
    Pump_Control.schedule_tail = 0;
 8001bc0:	4b09      	ldr	r3, [pc, #36]	@ (8001be8 <FlowSchedule_PushImmediate+0x3c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f8a3 221e 	strh.w	r2, [r3, #542]	@ 0x21e

    // Push same value enough times to satisfy lookahead
    for (uint16_t i = 0; i < FLOW_SCHEDULE_MIN_LOOKAHEAD; i++) {
 8001bc8:	2300      	movs	r3, #0
 8001bca:	81fb      	strh	r3, [r7, #14]
 8001bcc:	bf00      	nop
        Pump_Control.flow_schedule[i] = flow_mlmin;
    }
    Pump_Control.schedule_tail = FLOW_SCHEDULE_MIN_LOOKAHEAD;
 8001bce:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <FlowSchedule_PushImmediate+0x3c>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f8a3 221e 	strh.w	r2, [r3, #542]	@ 0x21e
  __ASM volatile ("cpsie i" : : : "memory");
 8001bd6:	b662      	cpsie	i
}
 8001bd8:	bf00      	nop
    __enable_irq();

    return 1;
 8001bda:	2301      	movs	r3, #1
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3714      	adds	r7, #20
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	2000327c 	.word	0x2000327c

08001bec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bf0:	f001 facc 	bl	800318c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bf4:	f000 f836 	bl	8001c64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bf8:	f7ff fe84 	bl	8001904 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001bfc:	f000 fd40 	bl	8002680 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001c00:	f000 fd8a 	bl	8002718 <MX_TIM3_Init>
  MX_TIM5_Init();
 8001c04:	f000 fdfe 	bl	8002804 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 8001c08:	f001 f980 	bl	8002f0c <MX_USART6_UART_Init>
  MX_USART2_UART_Init();
 8001c0c:	f001 f952 	bl	8002eb4 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001c10:	f001 f924 	bl	8002e5c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	HAL_TIM_Base_Start_IT(&htim2); // start SYSTEM_TICK system clock
 8001c14:	4810      	ldr	r0, [pc, #64]	@ (8001c58 <main+0x6c>)
 8001c16:	f002 fb39 	bl	800428c <HAL_TIM_Base_Start_IT>
//	// in main() after HAL and peripheral init:
//	
//	// ComputerBridge_Init();    // sets up comms
//	StateMachine_Init();      // sets state to SYS_STARTUP
//	
	Comms_Init(USART1); // set up comms
 8001c1a:	4810      	ldr	r0, [pc, #64]	@ (8001c5c <main+0x70>)
 8001c1c:	f7ff f9f6 	bl	800100c <Comms_Init>
	UartHAL_FlushRx(USART1);
 8001c20:	480e      	ldr	r0, [pc, #56]	@ (8001c5c <main+0x70>)
 8001c22:	f000 ff8f 	bl	8002b44 <UartHAL_FlushRx>
//	// UartHAL_EnableRxIRQ(USART6, 1);  // re-enable RX interrupt

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2102      	movs	r1, #2
 8001c2a:	480d      	ldr	r0, [pc, #52]	@ (8001c60 <main+0x74>)
 8001c2c:	f001 fe6c 	bl	8003908 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8001c30:	2200      	movs	r2, #0
 8001c32:	2104      	movs	r1, #4
 8001c34:	480a      	ldr	r0, [pc, #40]	@ (8001c60 <main+0x74>)
 8001c36:	f001 fe67 	bl	8003908 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 0);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c40:	4807      	ldr	r0, [pc, #28]	@ (8001c60 <main+0x74>)
 8001c42:	f001 fe61 	bl	8003908 <HAL_GPIO_WritePin>
//	//*/

//  
	while (1) {
//		// keep Comms parsing running
	Comms_Process();
 8001c46:	f7ff fb21 	bl	800128c <Comms_Process>

//		// state machine handling for startup/handshake/timeouts
	StateMachine_ProcessTick();
 8001c4a:	f000 fb4f 	bl	80022ec <StateMachine_ProcessTick>

//		// send telemetry and heartbeat packets)
	Comms_Tick();
 8001c4e:	f7ff fdfd 	bl	800184c <Comms_Tick>
	while (1) {
 8001c52:	bf00      	nop
 8001c54:	e7f7      	b.n	8001c46 <main+0x5a>
 8001c56:	bf00      	nop
 8001c58:	20003508 	.word	0x20003508
 8001c5c:	40011000 	.word	0x40011000
 8001c60:	40020400 	.word	0x40020400

08001c64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b094      	sub	sp, #80	@ 0x50
 8001c68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c6a:	f107 0320 	add.w	r3, r7, #32
 8001c6e:	2230      	movs	r2, #48	@ 0x30
 8001c70:	2100      	movs	r1, #0
 8001c72:	4618      	mov	r0, r3
 8001c74:	f005 f82b 	bl	8006cce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c78:	f107 030c 	add.w	r3, r7, #12
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]
 8001c80:	605a      	str	r2, [r3, #4]
 8001c82:	609a      	str	r2, [r3, #8]
 8001c84:	60da      	str	r2, [r3, #12]
 8001c86:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	4b23      	ldr	r3, [pc, #140]	@ (8001d1c <SystemClock_Config+0xb8>)
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c90:	4a22      	ldr	r2, [pc, #136]	@ (8001d1c <SystemClock_Config+0xb8>)
 8001c92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c96:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c98:	4b20      	ldr	r3, [pc, #128]	@ (8001d1c <SystemClock_Config+0xb8>)
 8001c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca0:	60bb      	str	r3, [r7, #8]
 8001ca2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	607b      	str	r3, [r7, #4]
 8001ca8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d20 <SystemClock_Config+0xbc>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001cb0:	4a1b      	ldr	r2, [pc, #108]	@ (8001d20 <SystemClock_Config+0xbc>)
 8001cb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cb6:	6013      	str	r3, [r2, #0]
 8001cb8:	4b19      	ldr	r3, [pc, #100]	@ (8001d20 <SystemClock_Config+0xbc>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ccc:	2310      	movs	r3, #16
 8001cce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cd4:	f107 0320 	add.w	r3, r7, #32
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f001 fe2f 	bl	800393c <HAL_RCC_OscConfig>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8001ce4:	f000 f8be 	bl	8001e64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ce8:	230f      	movs	r3, #15
 8001cea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001cec:	2300      	movs	r3, #0
 8001cee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001cfc:	f107 030c 	add.w	r3, r7, #12
 8001d00:	2100      	movs	r1, #0
 8001d02:	4618      	mov	r0, r3
 8001d04:	f002 f892 	bl	8003e2c <HAL_RCC_ClockConfig>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001d0e:	f000 f8a9 	bl	8001e64 <Error_Handler>
  }
}
 8001d12:	bf00      	nop
 8001d14:	3750      	adds	r7, #80	@ 0x50
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	40007000 	.word	0x40007000

08001d24 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) {
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a06      	ldr	r2, [pc, #24]	@ (8001d4c <HAL_TIM_IC_CaptureCallback+0x28>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d105      	bne.n	8001d42 <HAL_TIM_IC_CaptureCallback+0x1e>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	7f1b      	ldrb	r3, [r3, #28]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d101      	bne.n	8001d42 <HAL_TIM_IC_CaptureCallback+0x1e>
        FlowMeter_PulseCallback(); // call the function directly from the ISR for better real-time timestamping.
 8001d3e:	f7ff fe65 	bl	8001a0c <FlowMeter_PulseCallback>
    }
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40000c00 	.word	0x40000c00

08001d50 <HAL_TIM_PeriodElapsedCallback>:

/* inside HAL_TIM_PeriodElapsedCallback */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d60:	d15f      	bne.n	8001e22 <HAL_TIM_PeriodElapsedCallback+0xd2>
        /* increment the system tick (single timebase used for timestamps) */
    	SYSTEM_TICK++;  // <-- IMPORTANT: TIM2/TIM6 comment mismatch  this is your system tick increment
 8001d62:	4b32      	ldr	r3, [pc, #200]	@ (8001e2c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	3301      	adds	r3, #1
 8001d68:	4a30      	ldr	r2, [pc, #192]	@ (8001e2c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001d6a:	6013      	str	r3, [r2, #0]

        #if RECORD_PULSE_TIMESTAMPS
            FlowMeter_TickHook();
 8001d6c:	f7ff fe0e 	bl	800198c <FlowMeter_TickHook>
        #endif

        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 8001d70:	2201      	movs	r2, #1
 8001d72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d76:	482e      	ldr	r0, [pc, #184]	@ (8001e30 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d78:	f001 fdc6 	bl	8003908 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001d82:	482b      	ldr	r0, [pc, #172]	@ (8001e30 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d84:	f001 fdc0 	bl	8003908 <HAL_GPIO_WritePin>

        hall_check_flag = true;
 8001d88:	4b2a      	ldr	r3, [pc, #168]	@ (8001e34 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	701a      	strb	r2, [r3, #0]
        lasers_flag = true;
 8001d8e:	4b2a      	ldr	r3, [pc, #168]	@ (8001e38 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d90:	2201      	movs	r2, #1
 8001d92:	701a      	strb	r2, [r3, #0]
        stepper_rx_check_flag = true;
 8001d94:	4b29      	ldr	r3, [pc, #164]	@ (8001e3c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001d96:	2201      	movs	r2, #1
 8001d98:	701a      	strb	r2, [r3, #0]
        check_start_flag = true;
 8001d9a:	4b29      	ldr	r3, [pc, #164]	@ (8001e40 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	701a      	strb	r2, [r3, #0]

        /* Convert ms counters to ticks where appropriate in other modules.
           Keep these counters for backward compatibility but they are driven by the ISR tick increments. */

        // simple counters retained but can be refactored to use tim6_tick comparisons
        if (++timer_cnt_1s >= 10000) {
 8001da0:	4b28      	ldr	r3, [pc, #160]	@ (8001e44 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	3301      	adds	r3, #1
 8001da6:	4a27      	ldr	r2, [pc, #156]	@ (8001e44 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001da8:	6013      	str	r3, [r2, #0]
 8001daa:	4b26      	ldr	r3, [pc, #152]	@ (8001e44 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d905      	bls.n	8001dc2 <HAL_TIM_PeriodElapsedCallback+0x72>
            timer_cnt_1s = 0;
 8001db6:	4b23      	ldr	r3, [pc, #140]	@ (8001e44 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	601a      	str	r2, [r3, #0]
            motor_flag = true;
 8001dbc:	4b22      	ldr	r3, [pc, #136]	@ (8001e48 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001dbe:	2201      	movs	r2, #1
 8001dc0:	701a      	strb	r2, [r3, #0]
            usb_serial_timer = 0;
            usb_serial_flag = 1;
        }
#endif

        if (++Pump_Control.pump_counter >= pump_ticks_threshold) {
 8001dc2:	4b22      	ldr	r3, [pc, #136]	@ (8001e4c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001dc4:	891b      	ldrh	r3, [r3, #8]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	3301      	adds	r3, #1
 8001dca:	b29a      	uxth	r2, r3
 8001dcc:	4b1f      	ldr	r3, [pc, #124]	@ (8001e4c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001dce:	4611      	mov	r1, r2
 8001dd0:	8119      	strh	r1, [r3, #8]
 8001dd2:	4b1f      	ldr	r3, [pc, #124]	@ (8001e50 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	d305      	bcc.n	8001de6 <HAL_TIM_PeriodElapsedCallback+0x96>
            Pump_Control.pump_counter = 0;
 8001dda:	4b1c      	ldr	r3, [pc, #112]	@ (8001e4c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	811a      	strh	r2, [r3, #8]
            Pump_Control.pump_flag = 1;
 8001de0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e4c <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001de2:	2201      	movs	r2, #1
 8001de4:	605a      	str	r2, [r3, #4]
        }

        if (++debug_ticker_1 >= 1000) {
 8001de6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e54 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001de8:	881b      	ldrh	r3, [r3, #0]
 8001dea:	b29b      	uxth	r3, r3
 8001dec:	3301      	adds	r3, #1
 8001dee:	b29b      	uxth	r3, r3
 8001df0:	4a18      	ldr	r2, [pc, #96]	@ (8001e54 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001df2:	4619      	mov	r1, r3
 8001df4:	8011      	strh	r1, [r2, #0]
 8001df6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001dfa:	d305      	bcc.n	8001e08 <HAL_TIM_PeriodElapsedCallback+0xb8>
            debug_ticker_1 = 0;
 8001dfc:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	801a      	strh	r2, [r3, #0]
            debug_flag_1 = 1;
 8001e02:	4b15      	ldr	r3, [pc, #84]	@ (8001e58 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001e04:	2201      	movs	r2, #1
 8001e06:	701a      	strb	r2, [r3, #0]
        }

        if (run_state) {
 8001e08:	4b14      	ldr	r3, [pc, #80]	@ (8001e5c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d005      	beq.n	8001e1c <HAL_TIM_PeriodElapsedCallback+0xcc>
            timer_sync_count++;
 8001e10:	4b13      	ldr	r3, [pc, #76]	@ (8001e60 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	3301      	adds	r3, #1
 8001e16:	4a12      	ldr	r2, [pc, #72]	@ (8001e60 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001e18:	6013      	str	r3, [r2, #0]
        } else {
            timer_sync_count = 0;
        }
    }
}
 8001e1a:	e002      	b.n	8001e22 <HAL_TIM_PeriodElapsedCallback+0xd2>
            timer_sync_count = 0;
 8001e1c:	4b10      	ldr	r3, [pc, #64]	@ (8001e60 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
}
 8001e22:	bf00      	nop
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20003504 	.word	0x20003504
 8001e30:	40020400 	.word	0x40020400
 8001e34:	200034a0 	.word	0x200034a0
 8001e38:	200034a1 	.word	0x200034a1
 8001e3c:	200034a3 	.word	0x200034a3
 8001e40:	200034a4 	.word	0x200034a4
 8001e44:	200034a8 	.word	0x200034a8
 8001e48:	200034a2 	.word	0x200034a2
 8001e4c:	2000327c 	.word	0x2000327c
 8001e50:	20000004 	.word	0x20000004
 8001e54:	2000349e 	.word	0x2000349e
 8001e58:	2000349c 	.word	0x2000349c
 8001e5c:	20000000 	.word	0x20000000
 8001e60:	200034ac 	.word	0x200034ac

08001e64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001e68:	b672      	cpsid	i
}
 8001e6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {};
 8001e6c:	bf00      	nop
 8001e6e:	e7fd      	b.n	8001e6c <Error_Handler+0x8>

08001e70 <MKS_BUS>:
// Static variables
static uint8_t txBuffer[64];
static uint8_t rxBuffer[64];

// Private helper
static inline USART_TypeDef* MKS_BUS(void) { return USART2; }
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
 8001e74:	4b02      	ldr	r3, [pc, #8]	@ (8001e80 <MKS_BUS+0x10>)
 8001e76:	4618      	mov	r0, r3
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	40004400 	.word	0x40004400

08001e84 <getCheckSum>:

uint8_t getCheckSum(uint8_t *buffer, uint8_t size) {
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	70fb      	strb	r3, [r7, #3]
    uint16_t sum = 0;
 8001e90:	2300      	movs	r3, #0
 8001e92:	81fb      	strh	r3, [r7, #14]
    for (uint8_t i = 0; i < size; i++) sum += buffer[i];
 8001e94:	2300      	movs	r3, #0
 8001e96:	737b      	strb	r3, [r7, #13]
 8001e98:	e00a      	b.n	8001eb0 <getCheckSum+0x2c>
 8001e9a:	7b7b      	ldrb	r3, [r7, #13]
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	781b      	ldrb	r3, [r3, #0]
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	89fb      	ldrh	r3, [r7, #14]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	81fb      	strh	r3, [r7, #14]
 8001eaa:	7b7b      	ldrb	r3, [r7, #13]
 8001eac:	3301      	adds	r3, #1
 8001eae:	737b      	strb	r3, [r7, #13]
 8001eb0:	7b7a      	ldrb	r2, [r7, #13]
 8001eb2:	78fb      	ldrb	r3, [r7, #3]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	d3f0      	bcc.n	8001e9a <getCheckSum+0x16>
    return (uint8_t)(sum & 0xFF);
 8001eb8:	89fb      	ldrh	r3, [r7, #14]
 8001eba:	b2db      	uxtb	r3, r3
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	3714      	adds	r7, #20
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec6:	4770      	bx	lr

08001ec8 <goHome>:

void goHome(uint8_t slaveAddr) {
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	71fb      	strb	r3, [r7, #7]
    UartHAL_FlushRx(MKS_BUS());
 8001ed2:	f7ff ffcd 	bl	8001e70 <MKS_BUS>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f000 fe33 	bl	8002b44 <UartHAL_FlushRx>
    
    txBuffer[0] = 0xFA;          // Frame header
 8001ede:	4b0e      	ldr	r3, [pc, #56]	@ (8001f18 <goHome+0x50>)
 8001ee0:	22fa      	movs	r2, #250	@ 0xfa
 8001ee2:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = slaveAddr;     // Slave address
 8001ee4:	4a0c      	ldr	r2, [pc, #48]	@ (8001f18 <goHome+0x50>)
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	7053      	strb	r3, [r2, #1]
    txBuffer[2] = 0x91;          // GoHome Function Code
 8001eea:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <goHome+0x50>)
 8001eec:	2291      	movs	r2, #145	@ 0x91
 8001eee:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = getCheckSum(txBuffer, 3); // Checksum
 8001ef0:	2103      	movs	r1, #3
 8001ef2:	4809      	ldr	r0, [pc, #36]	@ (8001f18 <goHome+0x50>)
 8001ef4:	f7ff ffc6 	bl	8001e84 <getCheckSum>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	461a      	mov	r2, r3
 8001efc:	4b06      	ldr	r3, [pc, #24]	@ (8001f18 <goHome+0x50>)
 8001efe:	70da      	strb	r2, [r3, #3]
    
    UartHAL_Send(MKS_BUS(), txBuffer, 4);
 8001f00:	f7ff ffb6 	bl	8001e70 <MKS_BUS>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2204      	movs	r2, #4
 8001f08:	4903      	ldr	r1, [pc, #12]	@ (8001f18 <goHome+0x50>)
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f000 fe7d 	bl	8002c0a <UartHAL_Send>
}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	200034b0 	.word	0x200034b0

08001f1c <readGoHomeFinishAck>:

uint8_t readGoHomeFinishAck(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b084      	sub	sp, #16
 8001f20:	af00      	add	r7, sp, #0
    uint8_t Rx_total = UartHAL_RxAvailable(MKS_BUS());
 8001f22:	f7ff ffa5 	bl	8001e70 <MKS_BUS>
 8001f26:	4603      	mov	r3, r0
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f000 ff59 	bl	8002de0 <UartHAL_RxAvailable>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	72bb      	strb	r3, [r7, #10]
    if (Rx_total < 5) return 0; // Frame is 5 bytes
 8001f32:	7abb      	ldrb	r3, [r7, #10]
 8001f34:	2b04      	cmp	r3, #4
 8001f36:	d801      	bhi.n	8001f3c <readGoHomeFinishAck+0x20>
 8001f38:	2300      	movs	r3, #0
 8001f3a:	e06e      	b.n	800201a <readGoHomeFinishAck+0xfe>
    
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);

    uint8_t success_cnt = 0;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	73fb      	strb	r3, [r7, #15]
    uint8_t buffer[5];
    uint16_t checksum = 0;
 8001f40:	2300      	movs	r3, #0
 8001f42:	81bb      	strh	r3, [r7, #12]

    for (uint8_t i = 0; i < Rx_total; i++) {
 8001f44:	2300      	movs	r3, #0
 8001f46:	72fb      	strb	r3, [r7, #11]
 8001f48:	e062      	b.n	8002010 <readGoHomeFinishAck+0xf4>
        uint8_t temp = UartHAL_Read(MKS_BUS());
 8001f4a:	f7ff ff91 	bl	8001e70 <MKS_BUS>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	4618      	mov	r0, r3
 8001f52:	f000 fe18 	bl	8002b86 <UartHAL_Read>
 8001f56:	4603      	mov	r3, r0
 8001f58:	727b      	strb	r3, [r7, #9]

        // State 0: Frame Header (FB)
        if (success_cnt == 0 && temp == 0xFB) {
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d109      	bne.n	8001f74 <readGoHomeFinishAck+0x58>
 8001f60:	7a7b      	ldrb	r3, [r7, #9]
 8001f62:	2bfb      	cmp	r3, #251	@ 0xfb
 8001f64:	d106      	bne.n	8001f74 <readGoHomeFinishAck+0x58>
            buffer[0] = temp;
 8001f66:	7a7b      	ldrb	r3, [r7, #9]
 8001f68:	703b      	strb	r3, [r7, #0]
            checksum = temp;
 8001f6a:	7a7b      	ldrb	r3, [r7, #9]
 8001f6c:	81bb      	strh	r3, [r7, #12]
            success_cnt = 1;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	73fb      	strb	r3, [r7, #15]
            continue;
 8001f72:	e04a      	b.n	800200a <readGoHomeFinishAck+0xee>
        }
        // State 1: Slave Address (03)
        if (success_cnt == 1) {
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	2b01      	cmp	r3, #1
 8001f78:	d10f      	bne.n	8001f9a <readGoHomeFinishAck+0x7e>
            buffer[1] = temp;
 8001f7a:	7a7b      	ldrb	r3, [r7, #9]
 8001f7c:	707b      	strb	r3, [r7, #1]
            checksum += temp;
 8001f7e:	7a7b      	ldrb	r3, [r7, #9]
 8001f80:	b29a      	uxth	r2, r3
 8001f82:	89bb      	ldrh	r3, [r7, #12]
 8001f84:	4413      	add	r3, r2
 8001f86:	81bb      	strh	r3, [r7, #12]
            if (temp != 0x03) { success_cnt = 0; continue; }
 8001f88:	7a7b      	ldrb	r3, [r7, #9]
 8001f8a:	2b03      	cmp	r3, #3
 8001f8c:	d002      	beq.n	8001f94 <readGoHomeFinishAck+0x78>
 8001f8e:	2300      	movs	r3, #0
 8001f90:	73fb      	strb	r3, [r7, #15]
 8001f92:	e03a      	b.n	800200a <readGoHomeFinishAck+0xee>
            success_cnt = 2;
 8001f94:	2302      	movs	r3, #2
 8001f96:	73fb      	strb	r3, [r7, #15]
            continue;
 8001f98:	e037      	b.n	800200a <readGoHomeFinishAck+0xee>
        }
        // State 2: Function Code (91 - GoHome)
        if (success_cnt == 2) {
 8001f9a:	7bfb      	ldrb	r3, [r7, #15]
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d10f      	bne.n	8001fc0 <readGoHomeFinishAck+0xa4>
            buffer[2] = temp;
 8001fa0:	7a7b      	ldrb	r3, [r7, #9]
 8001fa2:	70bb      	strb	r3, [r7, #2]
            checksum += temp;
 8001fa4:	7a7b      	ldrb	r3, [r7, #9]
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	89bb      	ldrh	r3, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	81bb      	strh	r3, [r7, #12]
            if (temp != 0x91) { success_cnt = 0; continue; }
 8001fae:	7a7b      	ldrb	r3, [r7, #9]
 8001fb0:	2b91      	cmp	r3, #145	@ 0x91
 8001fb2:	d002      	beq.n	8001fba <readGoHomeFinishAck+0x9e>
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	73fb      	strb	r3, [r7, #15]
 8001fb8:	e027      	b.n	800200a <readGoHomeFinishAck+0xee>
            success_cnt = 3;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	73fb      	strb	r3, [r7, #15]
            continue;
 8001fbe:	e024      	b.n	800200a <readGoHomeFinishAck+0xee>
        }
        // State 3: Status Byte
        if (success_cnt == 3) {
 8001fc0:	7bfb      	ldrb	r3, [r7, #15]
 8001fc2:	2b03      	cmp	r3, #3
 8001fc4:	d109      	bne.n	8001fda <readGoHomeFinishAck+0xbe>
            buffer[3] = temp;
 8001fc6:	7a7b      	ldrb	r3, [r7, #9]
 8001fc8:	70fb      	strb	r3, [r7, #3]
            checksum += temp;
 8001fca:	7a7b      	ldrb	r3, [r7, #9]
 8001fcc:	b29a      	uxth	r2, r3
 8001fce:	89bb      	ldrh	r3, [r7, #12]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	81bb      	strh	r3, [r7, #12]
            success_cnt = 4;
 8001fd4:	2304      	movs	r3, #4
 8001fd6:	73fb      	strb	r3, [r7, #15]
            continue;
 8001fd8:	e017      	b.n	800200a <readGoHomeFinishAck+0xee>
        }
        // State 4: Checksum Verification
        if (success_cnt == 4) {
 8001fda:	7bfb      	ldrb	r3, [r7, #15]
 8001fdc:	2b04      	cmp	r3, #4
 8001fde:	d114      	bne.n	800200a <readGoHomeFinishAck+0xee>
            uint8_t receivedChecksum = temp;
 8001fe0:	7a7b      	ldrb	r3, [r7, #9]
 8001fe2:	723b      	strb	r3, [r7, #8]
            if ((checksum & 0xFF) == receivedChecksum) {
 8001fe4:	89bb      	ldrh	r3, [r7, #12]
 8001fe6:	b2da      	uxtb	r2, r3
 8001fe8:	7a3b      	ldrb	r3, [r7, #8]
 8001fea:	429a      	cmp	r2, r3
 8001fec:	d10b      	bne.n	8002006 <readGoHomeFinishAck+0xea>
                uint8_t status = buffer[3];
 8001fee:	78fb      	ldrb	r3, [r7, #3]
 8001ff0:	71fb      	strb	r3, [r7, #7]
                
                // Status 2: Go home success 
                if (status == 2) return 1; 
 8001ff2:	79fb      	ldrb	r3, [r7, #7]
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	d101      	bne.n	8001ffc <readGoHomeFinishAck+0xe0>
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e00e      	b.n	800201a <readGoHomeFinishAck+0xfe>
                
                // Status 0: Go home fail 
                if (status == 0) return 2;
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d101      	bne.n	8002006 <readGoHomeFinishAck+0xea>
 8002002:	2302      	movs	r3, #2
 8002004:	e009      	b.n	800201a <readGoHomeFinishAck+0xfe>

                // Status 1: Go home start (Busy) - We ignore this if waiting for finish
                // and simply reset to look for the next packet.
            }
            success_cnt = 0;
 8002006:	2300      	movs	r3, #0
 8002008:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < Rx_total; i++) {
 800200a:	7afb      	ldrb	r3, [r7, #11]
 800200c:	3301      	adds	r3, #1
 800200e:	72fb      	strb	r3, [r7, #11]
 8002010:	7afa      	ldrb	r2, [r7, #11]
 8002012:	7abb      	ldrb	r3, [r7, #10]
 8002014:	429a      	cmp	r2, r3
 8002016:	d398      	bcc.n	8001f4a <readGoHomeFinishAck+0x2e>
        }
    }
    return 0; // Not finished yet
 8002018:	2300      	movs	r3, #0
}
 800201a:	4618      	mov	r0, r3
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <setZero>:

void setZero(uint8_t slaveAddr) {
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	71fb      	strb	r3, [r7, #7]
    UartHAL_FlushRx(MKS_BUS());
 800202e:	f7ff ff1f 	bl	8001e70 <MKS_BUS>
 8002032:	4603      	mov	r3, r0
 8002034:	4618      	mov	r0, r3
 8002036:	f000 fd85 	bl	8002b44 <UartHAL_FlushRx>
    
    txBuffer[0] = 0xFA;          // Frame header
 800203a:	4b0e      	ldr	r3, [pc, #56]	@ (8002074 <setZero+0x50>)
 800203c:	22fa      	movs	r2, #250	@ 0xfa
 800203e:	701a      	strb	r2, [r3, #0]
    txBuffer[1] = slaveAddr;     // Slave address
 8002040:	4a0c      	ldr	r2, [pc, #48]	@ (8002074 <setZero+0x50>)
 8002042:	79fb      	ldrb	r3, [r7, #7]
 8002044:	7053      	strb	r3, [r2, #1]
    txBuffer[2] = 0x92;          // Set 0 Function Code [cite: 738]
 8002046:	4b0b      	ldr	r3, [pc, #44]	@ (8002074 <setZero+0x50>)
 8002048:	2292      	movs	r2, #146	@ 0x92
 800204a:	709a      	strb	r2, [r3, #2]
    txBuffer[3] = getCheckSum(txBuffer, 3); // Checksum
 800204c:	2103      	movs	r1, #3
 800204e:	4809      	ldr	r0, [pc, #36]	@ (8002074 <setZero+0x50>)
 8002050:	f7ff ff18 	bl	8001e84 <getCheckSum>
 8002054:	4603      	mov	r3, r0
 8002056:	461a      	mov	r2, r3
 8002058:	4b06      	ldr	r3, [pc, #24]	@ (8002074 <setZero+0x50>)
 800205a:	70da      	strb	r2, [r3, #3]
    
    UartHAL_Send(MKS_BUS(), txBuffer, 4);
 800205c:	f7ff ff08 	bl	8001e70 <MKS_BUS>
 8002060:	4603      	mov	r3, r0
 8002062:	2204      	movs	r2, #4
 8002064:	4903      	ldr	r1, [pc, #12]	@ (8002074 <setZero+0x50>)
 8002066:	4618      	mov	r0, r3
 8002068:	f000 fdcf 	bl	8002c0a <UartHAL_Send>
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	200034b0 	.word	0x200034b0

08002078 <readSetZeroAck>:

uint8_t readSetZeroAck(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
    uint8_t Rx_total = UartHAL_RxAvailable(MKS_BUS());
 800207e:	f7ff fef7 	bl	8001e70 <MKS_BUS>
 8002082:	4603      	mov	r3, r0
 8002084:	4618      	mov	r0, r3
 8002086:	f000 feab 	bl	8002de0 <UartHAL_RxAvailable>
 800208a:	4603      	mov	r3, r0
 800208c:	72bb      	strb	r3, [r7, #10]
    if (Rx_total < 5) return 0; // Frame is 5 bytes [cite: 739]
 800208e:	7abb      	ldrb	r3, [r7, #10]
 8002090:	2b04      	cmp	r3, #4
 8002092:	d801      	bhi.n	8002098 <readSetZeroAck+0x20>
 8002094:	2300      	movs	r3, #0
 8002096:	e06e      	b.n	8002176 <readSetZeroAck+0xfe>
    
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 1);
//    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, 0);

    uint8_t success_cnt = 0;
 8002098:	2300      	movs	r3, #0
 800209a:	73fb      	strb	r3, [r7, #15]
    uint8_t buffer[5];
    uint16_t checksum = 0;
 800209c:	2300      	movs	r3, #0
 800209e:	81bb      	strh	r3, [r7, #12]

    for (uint8_t i = 0; i < Rx_total; i++) {
 80020a0:	2300      	movs	r3, #0
 80020a2:	72fb      	strb	r3, [r7, #11]
 80020a4:	e062      	b.n	800216c <readSetZeroAck+0xf4>
        uint8_t temp = UartHAL_Read(MKS_BUS());
 80020a6:	f7ff fee3 	bl	8001e70 <MKS_BUS>
 80020aa:	4603      	mov	r3, r0
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 fd6a 	bl	8002b86 <UartHAL_Read>
 80020b2:	4603      	mov	r3, r0
 80020b4:	727b      	strb	r3, [r7, #9]

        // State 0: Frame Header (FB)
        if (success_cnt == 0 && temp == 0xFB) {
 80020b6:	7bfb      	ldrb	r3, [r7, #15]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d109      	bne.n	80020d0 <readSetZeroAck+0x58>
 80020bc:	7a7b      	ldrb	r3, [r7, #9]
 80020be:	2bfb      	cmp	r3, #251	@ 0xfb
 80020c0:	d106      	bne.n	80020d0 <readSetZeroAck+0x58>
            buffer[0] = temp;
 80020c2:	7a7b      	ldrb	r3, [r7, #9]
 80020c4:	703b      	strb	r3, [r7, #0]
            checksum = temp;
 80020c6:	7a7b      	ldrb	r3, [r7, #9]
 80020c8:	81bb      	strh	r3, [r7, #12]
            success_cnt = 1;
 80020ca:	2301      	movs	r3, #1
 80020cc:	73fb      	strb	r3, [r7, #15]
            continue;
 80020ce:	e04a      	b.n	8002166 <readSetZeroAck+0xee>
        }
        // State 1: Slave Address (03)
        if (success_cnt == 1) {
 80020d0:	7bfb      	ldrb	r3, [r7, #15]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d10f      	bne.n	80020f6 <readSetZeroAck+0x7e>
            buffer[1] = temp;
 80020d6:	7a7b      	ldrb	r3, [r7, #9]
 80020d8:	707b      	strb	r3, [r7, #1]
            checksum += temp;
 80020da:	7a7b      	ldrb	r3, [r7, #9]
 80020dc:	b29a      	uxth	r2, r3
 80020de:	89bb      	ldrh	r3, [r7, #12]
 80020e0:	4413      	add	r3, r2
 80020e2:	81bb      	strh	r3, [r7, #12]
            if (temp != 0x03) { success_cnt = 0; continue; }
 80020e4:	7a7b      	ldrb	r3, [r7, #9]
 80020e6:	2b03      	cmp	r3, #3
 80020e8:	d002      	beq.n	80020f0 <readSetZeroAck+0x78>
 80020ea:	2300      	movs	r3, #0
 80020ec:	73fb      	strb	r3, [r7, #15]
 80020ee:	e03a      	b.n	8002166 <readSetZeroAck+0xee>
            success_cnt = 2;
 80020f0:	2302      	movs	r3, #2
 80020f2:	73fb      	strb	r3, [r7, #15]
            continue;
 80020f4:	e037      	b.n	8002166 <readSetZeroAck+0xee>
        }
        // State 2: Function Code (92 - Set 0)
        if (success_cnt == 2) {
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d10f      	bne.n	800211c <readSetZeroAck+0xa4>
            buffer[2] = temp;
 80020fc:	7a7b      	ldrb	r3, [r7, #9]
 80020fe:	70bb      	strb	r3, [r7, #2]
            checksum += temp;
 8002100:	7a7b      	ldrb	r3, [r7, #9]
 8002102:	b29a      	uxth	r2, r3
 8002104:	89bb      	ldrh	r3, [r7, #12]
 8002106:	4413      	add	r3, r2
 8002108:	81bb      	strh	r3, [r7, #12]
            if (temp != 0x92) { success_cnt = 0; continue; }
 800210a:	7a7b      	ldrb	r3, [r7, #9]
 800210c:	2b92      	cmp	r3, #146	@ 0x92
 800210e:	d002      	beq.n	8002116 <readSetZeroAck+0x9e>
 8002110:	2300      	movs	r3, #0
 8002112:	73fb      	strb	r3, [r7, #15]
 8002114:	e027      	b.n	8002166 <readSetZeroAck+0xee>
            success_cnt = 3;
 8002116:	2303      	movs	r3, #3
 8002118:	73fb      	strb	r3, [r7, #15]
            continue;
 800211a:	e024      	b.n	8002166 <readSetZeroAck+0xee>
        }
        // State 3: Status Byte
        if (success_cnt == 3) {
 800211c:	7bfb      	ldrb	r3, [r7, #15]
 800211e:	2b03      	cmp	r3, #3
 8002120:	d109      	bne.n	8002136 <readSetZeroAck+0xbe>
            buffer[3] = temp;
 8002122:	7a7b      	ldrb	r3, [r7, #9]
 8002124:	70fb      	strb	r3, [r7, #3]
            checksum += temp;
 8002126:	7a7b      	ldrb	r3, [r7, #9]
 8002128:	b29a      	uxth	r2, r3
 800212a:	89bb      	ldrh	r3, [r7, #12]
 800212c:	4413      	add	r3, r2
 800212e:	81bb      	strh	r3, [r7, #12]
            success_cnt = 4;
 8002130:	2304      	movs	r3, #4
 8002132:	73fb      	strb	r3, [r7, #15]
            continue;
 8002134:	e017      	b.n	8002166 <readSetZeroAck+0xee>
        }
        // State 4: Checksum Verification
        if (success_cnt == 4) {
 8002136:	7bfb      	ldrb	r3, [r7, #15]
 8002138:	2b04      	cmp	r3, #4
 800213a:	d114      	bne.n	8002166 <readSetZeroAck+0xee>
            uint8_t receivedChecksum = temp;
 800213c:	7a7b      	ldrb	r3, [r7, #9]
 800213e:	723b      	strb	r3, [r7, #8]
            if ((checksum & 0xFF) == receivedChecksum) {
 8002140:	89bb      	ldrh	r3, [r7, #12]
 8002142:	b2da      	uxtb	r2, r3
 8002144:	7a3b      	ldrb	r3, [r7, #8]
 8002146:	429a      	cmp	r2, r3
 8002148:	d10b      	bne.n	8002162 <readSetZeroAck+0xea>
                uint8_t status = buffer[3];
 800214a:	78fb      	ldrb	r3, [r7, #3]
 800214c:	71fb      	strb	r3, [r7, #7]
                
                if (status == 1) return 1; 
 800214e:	79fb      	ldrb	r3, [r7, #7]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d101      	bne.n	8002158 <readSetZeroAck+0xe0>
 8002154:	2301      	movs	r3, #1
 8002156:	e00e      	b.n	8002176 <readSetZeroAck+0xfe>
                
                if (status == 0) return 2;
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d101      	bne.n	8002162 <readSetZeroAck+0xea>
 800215e:	2302      	movs	r3, #2
 8002160:	e009      	b.n	8002176 <readSetZeroAck+0xfe>
            }
            success_cnt = 0;
 8002162:	2300      	movs	r3, #0
 8002164:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i < Rx_total; i++) {
 8002166:	7afb      	ldrb	r3, [r7, #11]
 8002168:	3301      	adds	r3, #1
 800216a:	72fb      	strb	r3, [r7, #11]
 800216c:	7afa      	ldrb	r2, [r7, #11]
 800216e:	7abb      	ldrb	r3, [r7, #10]
 8002170:	429a      	cmp	r2, r3
 8002172:	d398      	bcc.n	80020a6 <readSetZeroAck+0x2e>
        }
    }
    return 0; // Not finished yet
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <RunStartupSequence>:
extern volatile uint32_t SYSTEM_TICK;
extern volatile uint16_t telemetry_period_ms;
extern volatile uint8_t self_op_enabled;

/* The startup sequence is similar to your earlier RunStartupSequence but uses ticks */
void RunStartupSequence(void) {
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
		}
		startup_step = 0;
		return;
	#endif

    uint32_t now = SYSTEM_TICK;
 8002186:	4b3e      	ldr	r3, [pc, #248]	@ (8002280 <RunStartupSequence+0x100>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	607b      	str	r3, [r7, #4]

    switch (startup_step) {
 800218c:	4b3d      	ldr	r3, [pc, #244]	@ (8002284 <RunStartupSequence+0x104>)
 800218e:	781b      	ldrb	r3, [r3, #0]
 8002190:	2b04      	cmp	r3, #4
 8002192:	d865      	bhi.n	8002260 <RunStartupSequence+0xe0>
 8002194:	a201      	add	r2, pc, #4	@ (adr r2, 800219c <RunStartupSequence+0x1c>)
 8002196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800219a:	bf00      	nop
 800219c:	080021b1 	.word	0x080021b1
 80021a0:	080021c5 	.word	0x080021c5
 80021a4:	080021e7 	.word	0x080021e7
 80021a8:	08002215 	.word	0x08002215
 80021ac:	08002239 	.word	0x08002239
        case 0:
            goHome(0x03);
 80021b0:	2003      	movs	r0, #3
 80021b2:	f7ff fe89 	bl	8001ec8 <goHome>
            step_timer_tick = now;
 80021b6:	4a34      	ldr	r2, [pc, #208]	@ (8002288 <RunStartupSequence+0x108>)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6013      	str	r3, [r2, #0]
            startup_step = 1;
 80021bc:	4b31      	ldr	r3, [pc, #196]	@ (8002284 <RunStartupSequence+0x104>)
 80021be:	2201      	movs	r2, #1
 80021c0:	701a      	strb	r2, [r3, #0]
            break;
 80021c2:	e058      	b.n	8002276 <RunStartupSequence+0xf6>
        case 1:
            if (readGoHomeFinishAck() == 1) {
 80021c4:	f7ff feaa 	bl	8001f1c <readGoHomeFinishAck>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d14c      	bne.n	8002268 <RunStartupSequence+0xe8>
                step_timer_tick = now;
 80021ce:	4a2e      	ldr	r2, [pc, #184]	@ (8002288 <RunStartupSequence+0x108>)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6013      	str	r3, [r2, #0]
                startup_step = 2;
 80021d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002284 <RunStartupSequence+0x104>)
 80021d6:	2202      	movs	r2, #2
 80021d8:	701a      	strb	r2, [r3, #0]
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 80021da:	2201      	movs	r2, #1
 80021dc:	2102      	movs	r1, #2
 80021de:	482b      	ldr	r0, [pc, #172]	@ (800228c <RunStartupSequence+0x10c>)
 80021e0:	f001 fb92 	bl	8003908 <HAL_GPIO_WritePin>
            }
            break;
 80021e4:	e040      	b.n	8002268 <RunStartupSequence+0xe8>
        case 2:
            if ((now - step_timer_tick) >= MS_TO_TICKS(5000)) {
 80021e6:	4b28      	ldr	r3, [pc, #160]	@ (8002288 <RunStartupSequence+0x108>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	687a      	ldr	r2, [r7, #4]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d93a      	bls.n	800226c <RunStartupSequence+0xec>
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 80021f6:	2201      	movs	r2, #1
 80021f8:	2104      	movs	r1, #4
 80021fa:	4824      	ldr	r0, [pc, #144]	@ (800228c <RunStartupSequence+0x10c>)
 80021fc:	f001 fb84 	bl	8003908 <HAL_GPIO_WritePin>
                setZero(0x03);
 8002200:	2003      	movs	r0, #3
 8002202:	f7ff ff0f 	bl	8002024 <setZero>
                step_timer_tick = now;
 8002206:	4a20      	ldr	r2, [pc, #128]	@ (8002288 <RunStartupSequence+0x108>)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6013      	str	r3, [r2, #0]
                startup_step = 3;
 800220c:	4b1d      	ldr	r3, [pc, #116]	@ (8002284 <RunStartupSequence+0x104>)
 800220e:	2203      	movs	r2, #3
 8002210:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002212:	e02b      	b.n	800226c <RunStartupSequence+0xec>
        case 3:
            if (readSetZeroAck() == 1) {
 8002214:	f7ff ff30 	bl	8002078 <readSetZeroAck>
 8002218:	4603      	mov	r3, r0
 800221a:	2b01      	cmp	r3, #1
 800221c:	d128      	bne.n	8002270 <RunStartupSequence+0xf0>
                HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, 1);
 800221e:	2201      	movs	r2, #1
 8002220:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002224:	4819      	ldr	r0, [pc, #100]	@ (800228c <RunStartupSequence+0x10c>)
 8002226:	f001 fb6f 	bl	8003908 <HAL_GPIO_WritePin>
                step_timer_tick = now;
 800222a:	4a17      	ldr	r2, [pc, #92]	@ (8002288 <RunStartupSequence+0x108>)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6013      	str	r3, [r2, #0]
                startup_step = 4;
 8002230:	4b14      	ldr	r3, [pc, #80]	@ (8002284 <RunStartupSequence+0x104>)
 8002232:	2204      	movs	r2, #4
 8002234:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002236:	e01b      	b.n	8002270 <RunStartupSequence+0xf0>
        case 4:
            if ((now - step_timer_tick) >= MS_TO_TICKS(5000)) {
 8002238:	4b13      	ldr	r3, [pc, #76]	@ (8002288 <RunStartupSequence+0x108>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	687a      	ldr	r2, [r7, #4]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8002244:	4293      	cmp	r3, r2
 8002246:	d915      	bls.n	8002274 <RunStartupSequence+0xf4>
                /* Startup finished -> move to PAIRING */
                /* If self_op_enabled then go to STANDALONE, else go to PAIRING and wait for handshake */
                if (self_op_enabled) {
 8002248:	4b11      	ldr	r3, [pc, #68]	@ (8002290 <RunStartupSequence+0x110>)
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	2b00      	cmp	r3, #0
 8002250:	d003      	beq.n	800225a <RunStartupSequence+0xda>
                    cur_state = SYS_STANDALONE_OPERATION;
 8002252:	4b10      	ldr	r3, [pc, #64]	@ (8002294 <RunStartupSequence+0x114>)
 8002254:	2203      	movs	r2, #3
 8002256:	701a      	strb	r2, [r3, #0]
                } else {
                    StateMachine_EnterPairing();
                }
                //startup_step = 0;
            }
            break;
 8002258:	e00c      	b.n	8002274 <RunStartupSequence+0xf4>
                    StateMachine_EnterPairing();
 800225a:	f000 f88f 	bl	800237c <StateMachine_EnterPairing>
            break;
 800225e:	e009      	b.n	8002274 <RunStartupSequence+0xf4>
        default:
            startup_step = 0;
 8002260:	4b08      	ldr	r3, [pc, #32]	@ (8002284 <RunStartupSequence+0x104>)
 8002262:	2200      	movs	r2, #0
 8002264:	701a      	strb	r2, [r3, #0]
            break;
 8002266:	e006      	b.n	8002276 <RunStartupSequence+0xf6>
            break;
 8002268:	bf00      	nop
 800226a:	e004      	b.n	8002276 <RunStartupSequence+0xf6>
            break;
 800226c:	bf00      	nop
 800226e:	e002      	b.n	8002276 <RunStartupSequence+0xf6>
            break;
 8002270:	bf00      	nop
 8002272:	e000      	b.n	8002276 <RunStartupSequence+0xf6>
            break;
 8002274:	bf00      	nop
    }
}
 8002276:	bf00      	nop
 8002278:	3708      	adds	r7, #8
 800227a:	46bd      	mov	sp, r7
 800227c:	bd80      	pop	{r7, pc}
 800227e:	bf00      	nop
 8002280:	20003504 	.word	0x20003504
 8002284:	200034f8 	.word	0x200034f8
 8002288:	200034fc 	.word	0x200034fc
 800228c:	40020400 	.word	0x40020400
 8002290:	200002b4 	.word	0x200002b4
 8002294:	200034f0 	.word	0x200034f0

08002298 <StateMachine_GetState>:
    pairing_enter_tick = 0;
    /* ensure safe outputs disabled until configured */
    // e.g. set pump duty = 0; stepper disable here if required
}

SysState_t StateMachine_GetState(void) {
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
    return cur_state;
 800229c:	4b03      	ldr	r3, [pc, #12]	@ (80022ac <StateMachine_GetState+0x14>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	b2db      	uxtb	r3, r3
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	200034f0 	.word	0x200034f0

080022b0 <StateMachine_GetStartupStep>:

uint8_t StateMachine_GetStartupStep(void) {
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
    return startup_step;
 80022b4:	4b03      	ldr	r3, [pc, #12]	@ (80022c4 <StateMachine_GetStartupStep+0x14>)
 80022b6:	781b      	ldrb	r3, [r3, #0]
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	46bd      	mov	sp, r7
 80022bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c0:	4770      	bx	lr
 80022c2:	bf00      	nop
 80022c4:	200034f8 	.word	0x200034f8

080022c8 <StateMachine_OnHandshakeAccepted>:

/* Called by Comms when a primary handshake is validated and will be explicitly ACKed */
void StateMachine_OnHandshakeAccepted(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
    if (cur_state != SYS_PAIRING)
 80022cc:	4b06      	ldr	r3, [pc, #24]	@ (80022e8 <StateMachine_OnHandshakeAccepted+0x20>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d103      	bne.n	80022de <StateMachine_OnHandshakeAccepted+0x16>
    {
        return; // ignore handshake if not in pairing
    }

    cur_state = SYS_RUNNING_PI;
 80022d6:	4b04      	ldr	r3, [pc, #16]	@ (80022e8 <StateMachine_OnHandshakeAccepted+0x20>)
 80022d8:	2202      	movs	r2, #2
 80022da:	701a      	strb	r2, [r3, #0]
 80022dc:	e000      	b.n	80022e0 <StateMachine_OnHandshakeAccepted+0x18>
        return; // ignore handshake if not in pairing
 80022de:	bf00      	nop
}
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	200034f0 	.word	0x200034f0

080022ec <StateMachine_ProcessTick>:
    FlowSchedule_Clear();
    // user must ensure hardware outputs are disabled by calling appropriate APIs
}

/* call once per main loop iteration (or faster) */
void StateMachine_ProcessTick(void) {
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
    uint32_t now = SYSTEM_TICK;
 80022f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002368 <StateMachine_ProcessTick+0x7c>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	607b      	str	r3, [r7, #4]

    switch (cur_state) {
 80022f8:	4b1c      	ldr	r3, [pc, #112]	@ (800236c <StateMachine_ProcessTick+0x80>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b04      	cmp	r3, #4
 8002300:	d82a      	bhi.n	8002358 <StateMachine_ProcessTick+0x6c>
 8002302:	a201      	add	r2, pc, #4	@ (adr r2, 8002308 <StateMachine_ProcessTick+0x1c>)
 8002304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002308:	0800231d 	.word	0x0800231d
 800230c:	08002323 	.word	0x08002323
 8002310:	08002359 	.word	0x08002359
 8002314:	08002359 	.word	0x08002359
 8002318:	08002359 	.word	0x08002359
        case SYS_STARTUP_SEQUENCE:

            RunStartupSequence();
 800231c:	f7ff ff30 	bl	8002180 <RunStartupSequence>
            break;
 8002320:	e01d      	b.n	800235e <StateMachine_ProcessTick+0x72>

        case SYS_PAIRING:
            /* handshake timeout starts when we entered pairing */
            if (pairing_enter_tick == 0) pairing_enter_tick = now;
 8002322:	4b13      	ldr	r3, [pc, #76]	@ (8002370 <StateMachine_ProcessTick+0x84>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d102      	bne.n	8002330 <StateMachine_ProcessTick+0x44>
 800232a:	4a11      	ldr	r2, [pc, #68]	@ (8002370 <StateMachine_ProcessTick+0x84>)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6013      	str	r3, [r2, #0]
            if ((now - pairing_enter_tick) >= MS_TO_TICKS(handshake_timeout_ms)) {
 8002330:	4b0f      	ldr	r3, [pc, #60]	@ (8002370 <StateMachine_ProcessTick+0x84>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	687a      	ldr	r2, [r7, #4]
 8002336:	1ad2      	subs	r2, r2, r3
 8002338:	4b0e      	ldr	r3, [pc, #56]	@ (8002374 <StateMachine_ProcessTick+0x88>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002340:	fb01 f303 	mul.w	r3, r1, r3
 8002344:	490c      	ldr	r1, [pc, #48]	@ (8002378 <StateMachine_ProcessTick+0x8c>)
 8002346:	fba1 1303 	umull	r1, r3, r1, r3
 800234a:	095b      	lsrs	r3, r3, #5
 800234c:	429a      	cmp	r2, r3
 800234e:	d305      	bcc.n	800235c <StateMachine_ProcessTick+0x70>
                /* timed out without valid handshake -> go to standalone operation */
                cur_state = SYS_STANDALONE_OPERATION;
 8002350:	4b06      	ldr	r3, [pc, #24]	@ (800236c <StateMachine_ProcessTick+0x80>)
 8002352:	2203      	movs	r2, #3
 8002354:	701a      	strb	r2, [r3, #0]
            }
            break;
 8002356:	e001      	b.n	800235c <StateMachine_ProcessTick+0x70>
        case SYS_ERROR_SHUTDOWN:
            /* safe shutdown */
            break;

        default:
            break;
 8002358:	bf00      	nop
 800235a:	e000      	b.n	800235e <StateMachine_ProcessTick+0x72>
            break;
 800235c:	bf00      	nop
    }
}
 800235e:	bf00      	nop
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	20003504 	.word	0x20003504
 800236c:	200034f0 	.word	0x200034f0
 8002370:	200034f4 	.word	0x200034f4
 8002374:	2000001c 	.word	0x2000001c
 8002378:	51eb851f 	.word	0x51eb851f

0800237c <StateMachine_EnterPairing>:

/* Call this to move from startup sequence into PAIRING explicitly (e.g. after startup finished) */
void StateMachine_EnterPairing(void) {
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
    cur_state = SYS_PAIRING;
 8002380:	4b05      	ldr	r3, [pc, #20]	@ (8002398 <StateMachine_EnterPairing+0x1c>)
 8002382:	2201      	movs	r2, #1
 8002384:	701a      	strb	r2, [r3, #0]
    pairing_enter_tick = SYSTEM_TICK;
 8002386:	4b05      	ldr	r3, [pc, #20]	@ (800239c <StateMachine_EnterPairing+0x20>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a05      	ldr	r2, [pc, #20]	@ (80023a0 <StateMachine_EnterPairing+0x24>)
 800238c:	6013      	str	r3, [r2, #0]
}
 800238e:	bf00      	nop
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr
 8002398:	200034f0 	.word	0x200034f0
 800239c:	20003504 	.word	0x20003504
 80023a0:	200034f4 	.word	0x200034f4

080023a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	607b      	str	r3, [r7, #4]
 80023ae:	4b10      	ldr	r3, [pc, #64]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b2:	4a0f      	ldr	r2, [pc, #60]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023ba:	4b0d      	ldr	r3, [pc, #52]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023c2:	607b      	str	r3, [r7, #4]
 80023c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023c6:	2300      	movs	r3, #0
 80023c8:	603b      	str	r3, [r7, #0]
 80023ca:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	4a08      	ldr	r2, [pc, #32]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80023d6:	4b06      	ldr	r3, [pc, #24]	@ (80023f0 <HAL_MspInit+0x4c>)
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023de:	603b      	str	r3, [r7, #0]
 80023e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023e2:	bf00      	nop
 80023e4:	370c      	adds	r7, #12
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800

080023f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <NMI_Handler+0x4>

080023fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <HardFault_Handler+0x4>

08002404 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002408:	bf00      	nop
 800240a:	e7fd      	b.n	8002408 <MemManage_Handler+0x4>

0800240c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002410:	bf00      	nop
 8002412:	e7fd      	b.n	8002410 <BusFault_Handler+0x4>

08002414 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002418:	bf00      	nop
 800241a:	e7fd      	b.n	8002418 <UsageFault_Handler+0x4>

0800241c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002428:	4770      	bx	lr

0800242a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800242a:	b480      	push	{r7}
 800242c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800242e:	bf00      	nop
 8002430:	46bd      	mov	sp, r7
 8002432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002436:	4770      	bx	lr

08002438 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr

08002446 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800244a:	f000 fef1 	bl	8003230 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800244e:	bf00      	nop
 8002450:	bd80      	pop	{r7, pc}
	...

08002454 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002458:	4802      	ldr	r0, [pc, #8]	@ (8002464 <TIM2_IRQHandler+0x10>)
 800245a:	f002 f82b 	bl	80044b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20003508 	.word	0x20003508

08002468 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	UartHAL_IRQHandler(USART1);
 800246c:	4803      	ldr	r0, [pc, #12]	@ (800247c <USART1_IRQHandler+0x14>)
 800246e:	f000 fc31 	bl	8002cd4 <UartHAL_IRQHandler>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002472:	4803      	ldr	r0, [pc, #12]	@ (8002480 <USART1_IRQHandler+0x18>)
 8002474:	f002 ffee 	bl	8005454 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002478:	bf00      	nop
 800247a:	bd80      	pop	{r7, pc}
 800247c:	40011000 	.word	0x40011000
 8002480:	20006640 	.word	0x20006640

08002484 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
  UartHAL_IRQHandler(USART2);
 8002488:	4803      	ldr	r0, [pc, #12]	@ (8002498 <USART2_IRQHandler+0x14>)
 800248a:	f000 fc23 	bl	8002cd4 <UartHAL_IRQHandler>
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800248e:	4803      	ldr	r0, [pc, #12]	@ (800249c <USART2_IRQHandler+0x18>)
 8002490:	f002 ffe0 	bl	8005454 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002494:	bf00      	nop
 8002496:	bd80      	pop	{r7, pc}
 8002498:	40004400 	.word	0x40004400
 800249c:	20006688 	.word	0x20006688

080024a0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80024a4:	4802      	ldr	r0, [pc, #8]	@ (80024b0 <TIM5_IRQHandler+0x10>)
 80024a6:	f002 f805 	bl	80044b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	20003598 	.word	0x20003598

080024b4 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
  UartHAL_IRQHandler(USART6);
 80024b8:	4803      	ldr	r0, [pc, #12]	@ (80024c8 <USART6_IRQHandler+0x14>)
 80024ba:	f000 fc0b 	bl	8002cd4 <UartHAL_IRQHandler>
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80024be:	4803      	ldr	r0, [pc, #12]	@ (80024cc <USART6_IRQHandler+0x18>)
 80024c0:	f002 ffc8 	bl	8005454 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */
  /* USER CODE END USART6_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	40011400 	.word	0x40011400
 80024cc:	200066d0 	.word	0x200066d0

080024d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0
  return 1;
 80024d4:	2301      	movs	r3, #1
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <_kill>:

int _kill(int pid, int sig)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024ea:	f004 fc43 	bl	8006d74 <__errno>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2216      	movs	r2, #22
 80024f2:	601a      	str	r2, [r3, #0]
  return -1;
 80024f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}

08002500 <_exit>:

void _exit (int status)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002508:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f7ff ffe7 	bl	80024e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002512:	bf00      	nop
 8002514:	e7fd      	b.n	8002512 <_exit+0x12>

08002516 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002516:	b580      	push	{r7, lr}
 8002518:	b086      	sub	sp, #24
 800251a:	af00      	add	r7, sp, #0
 800251c:	60f8      	str	r0, [r7, #12]
 800251e:	60b9      	str	r1, [r7, #8]
 8002520:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002522:	2300      	movs	r3, #0
 8002524:	617b      	str	r3, [r7, #20]
 8002526:	e00a      	b.n	800253e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002528:	f3af 8000 	nop.w
 800252c:	4601      	mov	r1, r0
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	1c5a      	adds	r2, r3, #1
 8002532:	60ba      	str	r2, [r7, #8]
 8002534:	b2ca      	uxtb	r2, r1
 8002536:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	3301      	adds	r3, #1
 800253c:	617b      	str	r3, [r7, #20]
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	429a      	cmp	r2, r3
 8002544:	dbf0      	blt.n	8002528 <_read+0x12>
  }

  return len;
 8002546:	687b      	ldr	r3, [r7, #4]
}
 8002548:	4618      	mov	r0, r3
 800254a:	3718      	adds	r7, #24
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}

08002550 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	60f8      	str	r0, [r7, #12]
 8002558:	60b9      	str	r1, [r7, #8]
 800255a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]
 8002560:	e009      	b.n	8002576 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	1c5a      	adds	r2, r3, #1
 8002566:	60ba      	str	r2, [r7, #8]
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	3301      	adds	r3, #1
 8002574:	617b      	str	r3, [r7, #20]
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	429a      	cmp	r2, r3
 800257c:	dbf1      	blt.n	8002562 <_write+0x12>
  }
  return len;
 800257e:	687b      	ldr	r3, [r7, #4]
}
 8002580:	4618      	mov	r0, r3
 8002582:	3718      	adds	r7, #24
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <_close>:

int _close(int file)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002590:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002594:	4618      	mov	r0, r3
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025b0:	605a      	str	r2, [r3, #4]
  return 0;
 80025b2:	2300      	movs	r3, #0
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <_isatty>:

int _isatty(int file)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025c8:	2301      	movs	r3, #1
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	370c      	adds	r7, #12
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr

080025d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025d6:	b480      	push	{r7}
 80025d8:	b085      	sub	sp, #20
 80025da:	af00      	add	r7, sp, #0
 80025dc:	60f8      	str	r0, [r7, #12]
 80025de:	60b9      	str	r1, [r7, #8]
 80025e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3714      	adds	r7, #20
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025f8:	4a14      	ldr	r2, [pc, #80]	@ (800264c <_sbrk+0x5c>)
 80025fa:	4b15      	ldr	r3, [pc, #84]	@ (8002650 <_sbrk+0x60>)
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002604:	4b13      	ldr	r3, [pc, #76]	@ (8002654 <_sbrk+0x64>)
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d102      	bne.n	8002612 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800260c:	4b11      	ldr	r3, [pc, #68]	@ (8002654 <_sbrk+0x64>)
 800260e:	4a12      	ldr	r2, [pc, #72]	@ (8002658 <_sbrk+0x68>)
 8002610:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002612:	4b10      	ldr	r3, [pc, #64]	@ (8002654 <_sbrk+0x64>)
 8002614:	681a      	ldr	r2, [r3, #0]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4413      	add	r3, r2
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	429a      	cmp	r2, r3
 800261e:	d207      	bcs.n	8002630 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002620:	f004 fba8 	bl	8006d74 <__errno>
 8002624:	4603      	mov	r3, r0
 8002626:	220c      	movs	r2, #12
 8002628:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800262a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800262e:	e009      	b.n	8002644 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002630:	4b08      	ldr	r3, [pc, #32]	@ (8002654 <_sbrk+0x64>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002636:	4b07      	ldr	r3, [pc, #28]	@ (8002654 <_sbrk+0x64>)
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4413      	add	r3, r2
 800263e:	4a05      	ldr	r2, [pc, #20]	@ (8002654 <_sbrk+0x64>)
 8002640:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002642:	68fb      	ldr	r3, [r7, #12]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3718      	adds	r7, #24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	20010000 	.word	0x20010000
 8002650:	00000400 	.word	0x00000400
 8002654:	20003500 	.word	0x20003500
 8002658:	20006868 	.word	0x20006868

0800265c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002660:	4b06      	ldr	r3, [pc, #24]	@ (800267c <SystemInit+0x20>)
 8002662:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002666:	4a05      	ldr	r2, [pc, #20]	@ (800267c <SystemInit+0x20>)
 8002668:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800266c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002670:	bf00      	nop
 8002672:	46bd      	mov	sp, r7
 8002674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002678:	4770      	bx	lr
 800267a:	bf00      	nop
 800267c:	e000ed00 	.word	0xe000ed00

08002680 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim5;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b086      	sub	sp, #24
 8002684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002686:	f107 0308 	add.w	r3, r7, #8
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	605a      	str	r2, [r3, #4]
 8002690:	609a      	str	r2, [r3, #8]
 8002692:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002694:	463b      	mov	r3, r7
 8002696:	2200      	movs	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800269c:	4b1d      	ldr	r3, [pc, #116]	@ (8002714 <MX_TIM2_Init+0x94>)
 800269e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80026a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 80026a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002714 <MX_TIM2_Init+0x94>)
 80026a6:	220f      	movs	r2, #15
 80026a8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026aa:	4b1a      	ldr	r3, [pc, #104]	@ (8002714 <MX_TIM2_Init+0x94>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80026b0:	4b18      	ldr	r3, [pc, #96]	@ (8002714 <MX_TIM2_Init+0x94>)
 80026b2:	2263      	movs	r2, #99	@ 0x63
 80026b4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026b6:	4b17      	ldr	r3, [pc, #92]	@ (8002714 <MX_TIM2_Init+0x94>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026bc:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <MX_TIM2_Init+0x94>)
 80026be:	2200      	movs	r2, #0
 80026c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80026c2:	4814      	ldr	r0, [pc, #80]	@ (8002714 <MX_TIM2_Init+0x94>)
 80026c4:	f001 fd92 	bl	80041ec <HAL_TIM_Base_Init>
 80026c8:	4603      	mov	r3, r0
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d001      	beq.n	80026d2 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 80026ce:	f7ff fbc9 	bl	8001e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80026d8:	f107 0308 	add.w	r3, r7, #8
 80026dc:	4619      	mov	r1, r3
 80026de:	480d      	ldr	r0, [pc, #52]	@ (8002714 <MX_TIM2_Init+0x94>)
 80026e0:	f002 f936 	bl	8004950 <HAL_TIM_ConfigClockSource>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 80026ea:	f7ff fbbb 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ee:	2300      	movs	r3, #0
 80026f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026f2:	2300      	movs	r3, #0
 80026f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80026f6:	463b      	mov	r3, r7
 80026f8:	4619      	mov	r1, r3
 80026fa:	4806      	ldr	r0, [pc, #24]	@ (8002714 <MX_TIM2_Init+0x94>)
 80026fc:	f002 fdd8 	bl	80052b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002700:	4603      	mov	r3, r0
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8002706:	f7ff fbad 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800270a:	bf00      	nop
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20003508 	.word	0x20003508

08002718 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08e      	sub	sp, #56	@ 0x38
 800271c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800271e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	605a      	str	r2, [r3, #4]
 8002728:	609a      	str	r2, [r3, #8]
 800272a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800272c:	f107 0320 	add.w	r3, r7, #32
 8002730:	2200      	movs	r2, #0
 8002732:	601a      	str	r2, [r3, #0]
 8002734:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002736:	1d3b      	adds	r3, r7, #4
 8002738:	2200      	movs	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	605a      	str	r2, [r3, #4]
 800273e:	609a      	str	r2, [r3, #8]
 8002740:	60da      	str	r2, [r3, #12]
 8002742:	611a      	str	r2, [r3, #16]
 8002744:	615a      	str	r2, [r3, #20]
 8002746:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002748:	4b2c      	ldr	r3, [pc, #176]	@ (80027fc <MX_TIM3_Init+0xe4>)
 800274a:	4a2d      	ldr	r2, [pc, #180]	@ (8002800 <MX_TIM3_Init+0xe8>)
 800274c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 800274e:	4b2b      	ldr	r3, [pc, #172]	@ (80027fc <MX_TIM3_Init+0xe4>)
 8002750:	220f      	movs	r2, #15
 8002752:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002754:	4b29      	ldr	r3, [pc, #164]	@ (80027fc <MX_TIM3_Init+0xe4>)
 8002756:	2200      	movs	r2, #0
 8002758:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 800275a:	4b28      	ldr	r3, [pc, #160]	@ (80027fc <MX_TIM3_Init+0xe4>)
 800275c:	2263      	movs	r2, #99	@ 0x63
 800275e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002760:	4b26      	ldr	r3, [pc, #152]	@ (80027fc <MX_TIM3_Init+0xe4>)
 8002762:	2200      	movs	r2, #0
 8002764:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002766:	4b25      	ldr	r3, [pc, #148]	@ (80027fc <MX_TIM3_Init+0xe4>)
 8002768:	2200      	movs	r2, #0
 800276a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800276c:	4823      	ldr	r0, [pc, #140]	@ (80027fc <MX_TIM3_Init+0xe4>)
 800276e:	f001 fd3d 	bl	80041ec <HAL_TIM_Base_Init>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002778:	f7ff fb74 	bl	8001e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800277c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002780:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002782:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002786:	4619      	mov	r1, r3
 8002788:	481c      	ldr	r0, [pc, #112]	@ (80027fc <MX_TIM3_Init+0xe4>)
 800278a:	f002 f8e1 	bl	8004950 <HAL_TIM_ConfigClockSource>
 800278e:	4603      	mov	r3, r0
 8002790:	2b00      	cmp	r3, #0
 8002792:	d001      	beq.n	8002798 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8002794:	f7ff fb66 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002798:	4818      	ldr	r0, [pc, #96]	@ (80027fc <MX_TIM3_Init+0xe4>)
 800279a:	f001 fdd9 	bl	8004350 <HAL_TIM_PWM_Init>
 800279e:	4603      	mov	r3, r0
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d001      	beq.n	80027a8 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80027a4:	f7ff fb5e 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027a8:	2300      	movs	r3, #0
 80027aa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027ac:	2300      	movs	r3, #0
 80027ae:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027b0:	f107 0320 	add.w	r3, r7, #32
 80027b4:	4619      	mov	r1, r3
 80027b6:	4811      	ldr	r0, [pc, #68]	@ (80027fc <MX_TIM3_Init+0xe4>)
 80027b8:	f002 fd7a 	bl	80052b0 <HAL_TIMEx_MasterConfigSynchronization>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80027c2:	f7ff fb4f 	bl	8001e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027c6:	2360      	movs	r3, #96	@ 0x60
 80027c8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80027ca:	2300      	movs	r3, #0
 80027cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027ce:	2300      	movs	r3, #0
 80027d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027d2:	2300      	movs	r3, #0
 80027d4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027d6:	1d3b      	adds	r3, r7, #4
 80027d8:	2200      	movs	r2, #0
 80027da:	4619      	mov	r1, r3
 80027dc:	4807      	ldr	r0, [pc, #28]	@ (80027fc <MX_TIM3_Init+0xe4>)
 80027de:	f001 fff5 	bl	80047cc <HAL_TIM_PWM_ConfigChannel>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d001      	beq.n	80027ec <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 80027e8:	f7ff fb3c 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80027ec:	4803      	ldr	r0, [pc, #12]	@ (80027fc <MX_TIM3_Init+0xe4>)
 80027ee:	f000 f8fd 	bl	80029ec <HAL_TIM_MspPostInit>

}
 80027f2:	bf00      	nop
 80027f4:	3738      	adds	r7, #56	@ 0x38
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20003550 	.word	0x20003550
 8002800:	40000400 	.word	0x40000400

08002804 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b08a      	sub	sp, #40	@ 0x28
 8002808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800280a:	f107 0318 	add.w	r3, r7, #24
 800280e:	2200      	movs	r2, #0
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	605a      	str	r2, [r3, #4]
 8002814:	609a      	str	r2, [r3, #8]
 8002816:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002818:	f107 0310 	add.w	r3, r7, #16
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]
 8002820:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002822:	463b      	mov	r3, r7
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]
 8002828:	605a      	str	r2, [r3, #4]
 800282a:	609a      	str	r2, [r3, #8]
 800282c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800282e:	4b2c      	ldr	r3, [pc, #176]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 8002830:	4a2c      	ldr	r2, [pc, #176]	@ (80028e4 <MX_TIM5_Init+0xe0>)
 8002832:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 3199;
 8002834:	4b2a      	ldr	r3, [pc, #168]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 8002836:	f640 427f 	movw	r2, #3199	@ 0xc7f
 800283a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800283c:	4b28      	ldr	r3, [pc, #160]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 800283e:	2200      	movs	r2, #0
 8002840:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002842:	4b27      	ldr	r3, [pc, #156]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 8002844:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002848:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800284a:	4b25      	ldr	r3, [pc, #148]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 800284c:	2200      	movs	r2, #0
 800284e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002850:	4b23      	ldr	r3, [pc, #140]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 8002852:	2200      	movs	r2, #0
 8002854:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002856:	4822      	ldr	r0, [pc, #136]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 8002858:	f001 fcc8 	bl	80041ec <HAL_TIM_Base_Init>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d001      	beq.n	8002866 <MX_TIM5_Init+0x62>
  {
    Error_Handler();
 8002862:	f7ff faff 	bl	8001e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002866:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800286a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800286c:	f107 0318 	add.w	r3, r7, #24
 8002870:	4619      	mov	r1, r3
 8002872:	481b      	ldr	r0, [pc, #108]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 8002874:	f002 f86c 	bl	8004950 <HAL_TIM_ConfigClockSource>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d001      	beq.n	8002882 <MX_TIM5_Init+0x7e>
  {
    Error_Handler();
 800287e:	f7ff faf1 	bl	8001e64 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002882:	4817      	ldr	r0, [pc, #92]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 8002884:	f001 fdbd 	bl	8004402 <HAL_TIM_IC_Init>
 8002888:	4603      	mov	r3, r0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d001      	beq.n	8002892 <MX_TIM5_Init+0x8e>
  {
    Error_Handler();
 800288e:	f7ff fae9 	bl	8001e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002892:	2300      	movs	r3, #0
 8002894:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002896:	2300      	movs	r3, #0
 8002898:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800289a:	f107 0310 	add.w	r3, r7, #16
 800289e:	4619      	mov	r1, r3
 80028a0:	480f      	ldr	r0, [pc, #60]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 80028a2:	f002 fd05 	bl	80052b0 <HAL_TIMEx_MasterConfigSynchronization>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <MX_TIM5_Init+0xac>
  {
    Error_Handler();
 80028ac:	f7ff fada 	bl	8001e64 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80028b0:	2300      	movs	r3, #0
 80028b2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80028b4:	2301      	movs	r3, #1
 80028b6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80028b8:	2300      	movs	r3, #0
 80028ba:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80028bc:	2300      	movs	r3, #0
 80028be:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80028c0:	463b      	mov	r3, r7
 80028c2:	2200      	movs	r2, #0
 80028c4:	4619      	mov	r1, r3
 80028c6:	4806      	ldr	r0, [pc, #24]	@ (80028e0 <MX_TIM5_Init+0xdc>)
 80028c8:	f001 fee4 	bl	8004694 <HAL_TIM_IC_ConfigChannel>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_TIM5_Init+0xd2>
  {
    Error_Handler();
 80028d2:	f7ff fac7 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80028d6:	bf00      	nop
 80028d8:	3728      	adds	r7, #40	@ 0x28
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	20003598 	.word	0x20003598
 80028e4:	40000c00 	.word	0x40000c00

080028e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08c      	sub	sp, #48	@ 0x30
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f0:	f107 031c 	add.w	r3, r7, #28
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	605a      	str	r2, [r3, #4]
 80028fa:	609a      	str	r2, [r3, #8]
 80028fc:	60da      	str	r2, [r3, #12]
 80028fe:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002908:	d116      	bne.n	8002938 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	61bb      	str	r3, [r7, #24]
 800290e:	4b33      	ldr	r3, [pc, #204]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 8002910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002912:	4a32      	ldr	r2, [pc, #200]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 8002914:	f043 0301 	orr.w	r3, r3, #1
 8002918:	6413      	str	r3, [r2, #64]	@ 0x40
 800291a:	4b30      	ldr	r3, [pc, #192]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	61bb      	str	r3, [r7, #24]
 8002924:	69bb      	ldr	r3, [r7, #24]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002926:	2200      	movs	r2, #0
 8002928:	2100      	movs	r1, #0
 800292a:	201c      	movs	r0, #28
 800292c:	f000 fd9f 	bl	800346e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002930:	201c      	movs	r0, #28
 8002932:	f000 fdb8 	bl	80034a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002936:	e04c      	b.n	80029d2 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM3)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4a28      	ldr	r2, [pc, #160]	@ (80029e0 <HAL_TIM_Base_MspInit+0xf8>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d10e      	bne.n	8002960 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002942:	2300      	movs	r3, #0
 8002944:	617b      	str	r3, [r7, #20]
 8002946:	4b25      	ldr	r3, [pc, #148]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	4a24      	ldr	r2, [pc, #144]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 800294c:	f043 0302 	orr.w	r3, r3, #2
 8002950:	6413      	str	r3, [r2, #64]	@ 0x40
 8002952:	4b22      	ldr	r3, [pc, #136]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 8002954:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002956:	f003 0302 	and.w	r3, r3, #2
 800295a:	617b      	str	r3, [r7, #20]
 800295c:	697b      	ldr	r3, [r7, #20]
}
 800295e:	e038      	b.n	80029d2 <HAL_TIM_Base_MspInit+0xea>
  else if(tim_baseHandle->Instance==TIM5)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a1f      	ldr	r2, [pc, #124]	@ (80029e4 <HAL_TIM_Base_MspInit+0xfc>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d133      	bne.n	80029d2 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	613b      	str	r3, [r7, #16]
 800296e:	4b1b      	ldr	r3, [pc, #108]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 8002970:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002972:	4a1a      	ldr	r2, [pc, #104]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 8002974:	f043 0308 	orr.w	r3, r3, #8
 8002978:	6413      	str	r3, [r2, #64]	@ 0x40
 800297a:	4b18      	ldr	r3, [pc, #96]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 800297c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	613b      	str	r3, [r7, #16]
 8002984:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002986:	2300      	movs	r3, #0
 8002988:	60fb      	str	r3, [r7, #12]
 800298a:	4b14      	ldr	r3, [pc, #80]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800298e:	4a13      	ldr	r2, [pc, #76]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 8002990:	f043 0301 	orr.w	r3, r3, #1
 8002994:	6313      	str	r3, [r2, #48]	@ 0x30
 8002996:	4b11      	ldr	r3, [pc, #68]	@ (80029dc <HAL_TIM_Base_MspInit+0xf4>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	60fb      	str	r3, [r7, #12]
 80029a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80029a2:	2301      	movs	r3, #1
 80029a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a6:	2302      	movs	r3, #2
 80029a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029aa:	2300      	movs	r3, #0
 80029ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ae:	2300      	movs	r3, #0
 80029b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80029b2:	2302      	movs	r3, #2
 80029b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b6:	f107 031c 	add.w	r3, r7, #28
 80029ba:	4619      	mov	r1, r3
 80029bc:	480a      	ldr	r0, [pc, #40]	@ (80029e8 <HAL_TIM_Base_MspInit+0x100>)
 80029be:	f000 fe1f 	bl	8003600 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80029c2:	2200      	movs	r2, #0
 80029c4:	2100      	movs	r1, #0
 80029c6:	2032      	movs	r0, #50	@ 0x32
 80029c8:	f000 fd51 	bl	800346e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80029cc:	2032      	movs	r0, #50	@ 0x32
 80029ce:	f000 fd6a 	bl	80034a6 <HAL_NVIC_EnableIRQ>
}
 80029d2:	bf00      	nop
 80029d4:	3730      	adds	r7, #48	@ 0x30
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40023800 	.word	0x40023800
 80029e0:	40000400 	.word	0x40000400
 80029e4:	40000c00 	.word	0x40000c00
 80029e8:	40020000 	.word	0x40020000

080029ec <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f4:	f107 030c 	add.w	r3, r7, #12
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	60da      	str	r2, [r3, #12]
 8002a02:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a12      	ldr	r2, [pc, #72]	@ (8002a54 <HAL_TIM_MspPostInit+0x68>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d11d      	bne.n	8002a4a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a0e:	2300      	movs	r3, #0
 8002a10:	60bb      	str	r3, [r7, #8]
 8002a12:	4b11      	ldr	r3, [pc, #68]	@ (8002a58 <HAL_TIM_MspPostInit+0x6c>)
 8002a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a16:	4a10      	ldr	r2, [pc, #64]	@ (8002a58 <HAL_TIM_MspPostInit+0x6c>)
 8002a18:	f043 0302 	orr.w	r3, r3, #2
 8002a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a58 <HAL_TIM_MspPostInit+0x6c>)
 8002a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a22:	f003 0302 	and.w	r3, r3, #2
 8002a26:	60bb      	str	r3, [r7, #8]
 8002a28:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a2a:	2310      	movs	r3, #16
 8002a2c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2e:	2302      	movs	r3, #2
 8002a30:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a36:	2300      	movs	r3, #0
 8002a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a3a:	2302      	movs	r3, #2
 8002a3c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a3e:	f107 030c 	add.w	r3, r7, #12
 8002a42:	4619      	mov	r1, r3
 8002a44:	4805      	ldr	r0, [pc, #20]	@ (8002a5c <HAL_TIM_MspPostInit+0x70>)
 8002a46:	f000 fddb 	bl	8003600 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002a4a:	bf00      	nop
 8002a4c:	3720      	adds	r7, #32
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	40000400 	.word	0x40000400
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40020400 	.word	0x40020400

08002a60 <_get_port>:
    uint8_t attached;
} UartHAL_Port;

static UartHAL_Port _ports[6];

static inline UartHAL_Port* _get_port(USART_TypeDef *inst) {
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
    if (inst == USART1) return &_ports[0];
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a0c      	ldr	r2, [pc, #48]	@ (8002a9c <_get_port+0x3c>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d101      	bne.n	8002a74 <_get_port+0x14>
 8002a70:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa0 <_get_port+0x40>)
 8002a72:	e00c      	b.n	8002a8e <_get_port+0x2e>
    if (inst == USART2) return &_ports[1];
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4a0b      	ldr	r2, [pc, #44]	@ (8002aa4 <_get_port+0x44>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d101      	bne.n	8002a80 <_get_port+0x20>
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8002aa8 <_get_port+0x48>)
 8002a7e:	e006      	b.n	8002a8e <_get_port+0x2e>
    if (inst == USART6) return &_ports[2];
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a0a      	ldr	r2, [pc, #40]	@ (8002aac <_get_port+0x4c>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d101      	bne.n	8002a8c <_get_port+0x2c>
 8002a88:	4b09      	ldr	r3, [pc, #36]	@ (8002ab0 <_get_port+0x50>)
 8002a8a:	e000      	b.n	8002a8e <_get_port+0x2e>
    return NULL;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	370c      	adds	r7, #12
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop
 8002a9c:	40011000 	.word	0x40011000
 8002aa0:	200035e0 	.word	0x200035e0
 8002aa4:	40004400 	.word	0x40004400
 8002aa8:	20003df0 	.word	0x20003df0
 8002aac:	40011400 	.word	0x40011400
 8002ab0:	20004600 	.word	0x20004600

08002ab4 <_nxt>:

static inline uint16_t _nxt(uint16_t i, uint16_t mod) { return (uint16_t)((i + 1u) % mod); }
 8002ab4:	b480      	push	{r7}
 8002ab6:	b083      	sub	sp, #12
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	4603      	mov	r3, r0
 8002abc:	460a      	mov	r2, r1
 8002abe:	80fb      	strh	r3, [r7, #6]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	80bb      	strh	r3, [r7, #4]
 8002ac4:	88fb      	ldrh	r3, [r7, #6]
 8002ac6:	3301      	adds	r3, #1
 8002ac8:	88ba      	ldrh	r2, [r7, #4]
 8002aca:	fbb3 f1f2 	udiv	r1, r3, r2
 8002ace:	fb01 f202 	mul.w	r2, r1, r2
 8002ad2:	1a9b      	subs	r3, r3, r2
 8002ad4:	b29b      	uxth	r3, r3
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <UartHAL_Attach>:

void UartHAL_Attach(USART_TypeDef *inst) {
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b084      	sub	sp, #16
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f7ff ffb8 	bl	8002a60 <_get_port>
 8002af0:	60f8      	str	r0, [r7, #12]
    if (!p) return;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d021      	beq.n	8002b3c <UartHAL_Attach+0x5a>
    p->inst = inst;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	601a      	str	r2, [r3, #0]
    p->rx_head = p->rx_tail = 0;
 8002afe:	2100      	movs	r1, #0
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	460a      	mov	r2, r1
 8002b04:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	460a      	mov	r2, r1
 8002b0c:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
    p->tx_head = p->tx_tail = 0;
 8002b10:	2100      	movs	r1, #0
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	460a      	mov	r2, r1
 8002b16:	f8a3 280a 	strh.w	r2, [r3, #2058]	@ 0x80a
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	460a      	mov	r2, r1
 8002b1e:	f8a3 2808 	strh.w	r2, [r3, #2056]	@ 0x808
    p->attached = 1u;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2201      	movs	r2, #1
 8002b26:	f883 280c 	strb.w	r2, [r3, #2060]	@ 0x80c

    // Enable RXNE interrupt so RX is always captured
    // (CubeMX already enabled clocks/GPIO/IRQ; MX_USARTx_Init called before.)
    p->inst->CR1 |= USART_CR1_RXNEIE;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	68da      	ldr	r2, [r3, #12]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f042 0220 	orr.w	r2, r2, #32
 8002b38:	60da      	str	r2, [r3, #12]
 8002b3a:	e000      	b.n	8002b3e <UartHAL_Attach+0x5c>
    if (!p) return;
 8002b3c:	bf00      	nop
}
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <UartHAL_FlushRx>:
    if (!p || !p->attached) return;
    if (enable) p->inst->CR1 |= USART_CR1_RXNEIE;
    else        p->inst->CR1 &= ~USART_CR1_RXNEIE;
}

void UartHAL_FlushRx(USART_TypeDef *inst) {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002b4c:	6878      	ldr	r0, [r7, #4]
 8002b4e:	f7ff ff87 	bl	8002a60 <_get_port>
 8002b52:	60f8      	str	r0, [r7, #12]
    if (!p || !p->attached) return;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d011      	beq.n	8002b7e <UartHAL_FlushRx+0x3a>
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d00c      	beq.n	8002b7e <UartHAL_FlushRx+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 8002b64:	b672      	cpsid	i
}
 8002b66:	bf00      	nop
    __disable_irq();
    p->rx_head = p->rx_tail = 0;
 8002b68:	2100      	movs	r1, #0
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	460a      	mov	r2, r1
 8002b6e:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	460a      	mov	r2, r1
 8002b76:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
  __ASM volatile ("cpsie i" : : : "memory");
 8002b7a:	b662      	cpsie	i
}
 8002b7c:	e000      	b.n	8002b80 <UartHAL_FlushRx+0x3c>
    if (!p || !p->attached) return;
 8002b7e:	bf00      	nop
    __enable_irq();
}
 8002b80:	3710      	adds	r7, #16
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}

08002b86 <UartHAL_Read>:

int16_t UartHAL_Read(USART_TypeDef *inst) {
 8002b86:	b580      	push	{r7, lr}
 8002b88:	b084      	sub	sp, #16
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002b8e:	6878      	ldr	r0, [r7, #4]
 8002b90:	f7ff ff66 	bl	8002a60 <_get_port>
 8002b94:	60b8      	str	r0, [r7, #8]
    if (!p || !p->attached) return -1;
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d004      	beq.n	8002ba6 <UartHAL_Read+0x20>
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d102      	bne.n	8002bac <UartHAL_Read+0x26>
 8002ba6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002baa:	e02a      	b.n	8002c02 <UartHAL_Read+0x7c>
    int16_t out = -1;
 8002bac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002bb0:	81fb      	strh	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8002bb2:	b672      	cpsid	i
}
 8002bb4:	bf00      	nop
    __disable_irq();
    if (p->rx_head != p->rx_tail) {
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002bbc:	b29a      	uxth	r2, r3
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002bc4:	b29b      	uxth	r3, r3
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d017      	beq.n	8002bfa <UartHAL_Read+0x74>
        out = p->rx[p->rx_tail];
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	791b      	ldrb	r3, [r3, #4]
 8002bda:	b2db      	uxtb	r3, r3
 8002bdc:	81fb      	strh	r3, [r7, #14]
        p->rx_tail = _nxt(p->rx_tail, UART_HAL_RX_SZ);
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002bea:	4618      	mov	r0, r3
 8002bec:	f7ff ff62 	bl	8002ab4 <_nxt>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
  __ASM volatile ("cpsie i" : : : "memory");
 8002bfa:	b662      	cpsie	i
}
 8002bfc:	bf00      	nop
    }
    __enable_irq();
    return out;
 8002bfe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <UartHAL_Send>:

uint16_t UartHAL_Send(USART_TypeDef *inst, const uint8_t *buf, uint16_t len) {
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b088      	sub	sp, #32
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	60f8      	str	r0, [r7, #12]
 8002c12:	60b9      	str	r1, [r7, #8]
 8002c14:	4613      	mov	r3, r2
 8002c16:	80fb      	strh	r3, [r7, #6]
    UartHAL_Port *p = _get_port(inst);
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	f7ff ff21 	bl	8002a60 <_get_port>
 8002c1e:	61b8      	str	r0, [r7, #24]
    if (!p || !p->attached || !buf || !len) return 0;
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00a      	beq.n	8002c3c <UartHAL_Send+0x32>
 8002c26:	69bb      	ldr	r3, [r7, #24]
 8002c28:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d005      	beq.n	8002c3c <UartHAL_Send+0x32>
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d002      	beq.n	8002c3c <UartHAL_Send+0x32>
 8002c36:	88fb      	ldrh	r3, [r7, #6]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d101      	bne.n	8002c40 <UartHAL_Send+0x36>
 8002c3c:	2300      	movs	r3, #0
 8002c3e:	e045      	b.n	8002ccc <UartHAL_Send+0xc2>

    uint16_t accepted = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	83fb      	strh	r3, [r7, #30]
  __ASM volatile ("cpsid i" : : : "memory");
 8002c44:	b672      	cpsid	i
}
 8002c46:	bf00      	nop
    __disable_irq();
    for (; accepted < len; ++accepted) {
 8002c48:	e025      	b.n	8002c96 <UartHAL_Send+0x8c>
        uint16_t n = _nxt(p->tx_head, UART_HAL_TX_SZ);
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff ff2c 	bl	8002ab4 <_nxt>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	82fb      	strh	r3, [r7, #22]
        if (n == p->tx_tail) break; // full
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002c66:	b29b      	uxth	r3, r3
 8002c68:	8afa      	ldrh	r2, [r7, #22]
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d018      	beq.n	8002ca0 <UartHAL_Send+0x96>
        p->tx[p->tx_head] = buf[accepted];
 8002c6e:	8bfb      	ldrh	r3, [r7, #30]
 8002c70:	68ba      	ldr	r2, [r7, #8]
 8002c72:	4413      	add	r3, r2
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	f8b2 2808 	ldrh.w	r2, [r2, #2056]	@ 0x808
 8002c7a:	b292      	uxth	r2, r2
 8002c7c:	4611      	mov	r1, r2
 8002c7e:	781a      	ldrb	r2, [r3, #0]
 8002c80:	69bb      	ldr	r3, [r7, #24]
 8002c82:	440b      	add	r3, r1
 8002c84:	f883 2408 	strb.w	r2, [r3, #1032]	@ 0x408
        p->tx_head = n;
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	8afa      	ldrh	r2, [r7, #22]
 8002c8c:	f8a3 2808 	strh.w	r2, [r3, #2056]	@ 0x808
    for (; accepted < len; ++accepted) {
 8002c90:	8bfb      	ldrh	r3, [r7, #30]
 8002c92:	3301      	adds	r3, #1
 8002c94:	83fb      	strh	r3, [r7, #30]
 8002c96:	8bfa      	ldrh	r2, [r7, #30]
 8002c98:	88fb      	ldrh	r3, [r7, #6]
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d3d5      	bcc.n	8002c4a <UartHAL_Send+0x40>
 8002c9e:	e000      	b.n	8002ca2 <UartHAL_Send+0x98>
        if (n == p->tx_tail) break; // full
 8002ca0:	bf00      	nop
    }
    // Kick TXE interrupt to start draining
    if (p->tx_head != p->tx_tail) {
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002ca8:	b29a      	uxth	r2, r3
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002cb0:	b29b      	uxth	r3, r3
 8002cb2:	429a      	cmp	r2, r3
 8002cb4:	d007      	beq.n	8002cc6 <UartHAL_Send+0xbc>
        p->inst->CR1 |= USART_CR1_TXEIE;
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68da      	ldr	r2, [r3, #12]
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002cc4:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 8002cc6:	b662      	cpsie	i
}
 8002cc8:	bf00      	nop
    }
    __enable_irq();
    return accepted;
 8002cca:	8bfb      	ldrh	r3, [r7, #30]
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3720      	adds	r7, #32
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <UartHAL_IRQHandler>:

void UartHAL_IRQHandler(USART_TypeDef *inst) {
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	f7ff febf 	bl	8002a60 <_get_port>
 8002ce2:	6178      	str	r0, [r7, #20]
    if (!p || !p->attached) return;
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d076      	beq.n	8002dd8 <UartHAL_IRQHandler+0x104>
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d071      	beq.n	8002dd8 <UartHAL_IRQHandler+0x104>

    uint32_t sr = p->inst->SR;
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	613b      	str	r3, [r7, #16]

    // RXNE: data available
    if (sr & USART_SR_RXNE) {
 8002cfc:	693b      	ldr	r3, [r7, #16]
 8002cfe:	f003 0320 	and.w	r3, r3, #32
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d022      	beq.n	8002d4c <UartHAL_IRQHandler+0x78>
        uint8_t b = (uint8_t)p->inst->DR; // read DR clears RXNE
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	73fb      	strb	r3, [r7, #15]
        uint16_t n = _nxt(p->rx_head, UART_HAL_RX_SZ);
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002d14:	b29b      	uxth	r3, r3
 8002d16:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	f7ff feca 	bl	8002ab4 <_nxt>
 8002d20:	4603      	mov	r3, r0
 8002d22:	81bb      	strh	r3, [r7, #12]
        if (n != p->rx_tail) {
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	89ba      	ldrh	r2, [r7, #12]
 8002d2e:	429a      	cmp	r2, r3
 8002d30:	d00c      	beq.n	8002d4c <UartHAL_IRQHandler+0x78>
            p->rx[p->rx_head] = b;
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002d38:	b29b      	uxth	r3, r3
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	4413      	add	r3, r2
 8002d40:	7bfa      	ldrb	r2, [r7, #15]
 8002d42:	711a      	strb	r2, [r3, #4]
            p->rx_head = n;
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	89ba      	ldrh	r2, [r7, #12]
 8002d48:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
            // overflow -> drop byte
        }
    }

    // TXE: data register empty -> send next if any
    if ((p->inst->CR1 & USART_CR1_TXEIE) && (sr & USART_SR_TXE)) {
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	68db      	ldr	r3, [r3, #12]
 8002d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d032      	beq.n	8002dc0 <UartHAL_IRQHandler+0xec>
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d02d      	beq.n	8002dc0 <UartHAL_IRQHandler+0xec>
        if (p->tx_tail != p->tx_head) {
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	@ 0x808
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d01b      	beq.n	8002db0 <UartHAL_IRQHandler+0xdc>
            p->inst->DR = p->tx[p->tx_tail];
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	461a      	mov	r2, r3
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	4413      	add	r3, r2
 8002d86:	f893 3408 	ldrb.w	r3, [r3, #1032]	@ 0x408
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	605a      	str	r2, [r3, #4]
            p->tx_tail = _nxt(p->tx_tail, UART_HAL_TX_SZ);
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	@ 0x80a
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7ff fe88 	bl	8002ab4 <_nxt>
 8002da4:	4603      	mov	r3, r0
 8002da6:	461a      	mov	r2, r3
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	f8a3 280a 	strh.w	r2, [r3, #2058]	@ 0x80a
 8002dae:	e007      	b.n	8002dc0 <UartHAL_IRQHandler+0xec>
        } else {
            // nothing to send -> disable TXE interrupt
            p->inst->CR1 &= ~USART_CR1_TXEIE;
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	68da      	ldr	r2, [r3, #12]
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002dbe:	60da      	str	r2, [r3, #12]
            // We do NOT use TCIE; simpler and fine for full-duplex UART buses.
        }
    }

    // Optional: handle ORE by reading DR if needed; RXNE path already reads DR.
    if (sr & USART_SR_ORE) { volatile uint8_t dummy = p->inst->DR; (void)dummy; }
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	f003 0308 	and.w	r3, r3, #8
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d007      	beq.n	8002dda <UartHAL_IRQHandler+0x106>
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	72fb      	strb	r3, [r7, #11]
 8002dd4:	7afb      	ldrb	r3, [r7, #11]
 8002dd6:	e000      	b.n	8002dda <UartHAL_IRQHandler+0x106>
    if (!p || !p->attached) return;
 8002dd8:	bf00      	nop
}
 8002dda:	3718      	adds	r7, #24
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}

08002de0 <UartHAL_RxAvailable>:

// Add to uart_hal.c
uint16_t UartHAL_RxAvailable(USART_TypeDef *inst)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
    UartHAL_Port *p = _get_port(inst);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f7ff fe39 	bl	8002a60 <_get_port>
 8002dee:	60f8      	str	r0, [r7, #12]
    if (!p || !p->attached) return 0;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d004      	beq.n	8002e00 <UartHAL_RxAvailable+0x20>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	f893 380c 	ldrb.w	r3, [r3, #2060]	@ 0x80c
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d101      	bne.n	8002e04 <UartHAL_RxAvailable+0x24>
 8002e00:	2300      	movs	r3, #0
 8002e02:	e027      	b.n	8002e54 <UartHAL_RxAvailable+0x74>
  __ASM volatile ("cpsid i" : : : "memory");
 8002e04:	b672      	cpsid	i
}
 8002e06:	bf00      	nop
    
    __disable_irq();
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d30a      	bcc.n	8002e32 <UartHAL_RxAvailable+0x52>
                       (p->rx_head - p->rx_tail) : 
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002e2a:	b29b      	uxth	r3, r3
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	b29b      	uxth	r3, r3
 8002e30:	e00c      	b.n	8002e4c <UartHAL_RxAvailable+0x6c>
                       (UART_HAL_RX_SZ - p->rx_tail + p->rx_head);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	f8b3 3404 	ldrh.w	r3, [r3, #1028]	@ 0x404
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8002e40:	b29b      	uxth	r3, r3
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	b29b      	uxth	r3, r3
    uint16_t available = (p->rx_head >= p->rx_tail) ? 
 8002e46:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	817b      	strh	r3, [r7, #10]
  __ASM volatile ("cpsie i" : : : "memory");
 8002e4e:	b662      	cpsie	i
}
 8002e50:	bf00      	nop
    __enable_irq();
    
    return available;
 8002e52:	897b      	ldrh	r3, [r7, #10]
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3710      	adds	r7, #16
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}

08002e5c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart6;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e60:	4b12      	ldr	r3, [pc, #72]	@ (8002eac <MX_USART1_UART_Init+0x50>)
 8002e62:	4a13      	ldr	r2, [pc, #76]	@ (8002eb0 <MX_USART1_UART_Init+0x54>)
 8002e64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 256000;
 8002e66:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <MX_USART1_UART_Init+0x50>)
 8002e68:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 8002e6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8002eac <MX_USART1_UART_Init+0x50>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e74:	4b0d      	ldr	r3, [pc, #52]	@ (8002eac <MX_USART1_UART_Init+0x50>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002eac <MX_USART1_UART_Init+0x50>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e80:	4b0a      	ldr	r3, [pc, #40]	@ (8002eac <MX_USART1_UART_Init+0x50>)
 8002e82:	220c      	movs	r2, #12
 8002e84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e86:	4b09      	ldr	r3, [pc, #36]	@ (8002eac <MX_USART1_UART_Init+0x50>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e8c:	4b07      	ldr	r3, [pc, #28]	@ (8002eac <MX_USART1_UART_Init+0x50>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e92:	4806      	ldr	r0, [pc, #24]	@ (8002eac <MX_USART1_UART_Init+0x50>)
 8002e94:	f002 fa8e 	bl	80053b4 <HAL_UART_Init>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002e9e:	f7fe ffe1 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  UartHAL_Attach(USART1);
 8002ea2:	4803      	ldr	r0, [pc, #12]	@ (8002eb0 <MX_USART1_UART_Init+0x54>)
 8002ea4:	f7ff fe1d 	bl	8002ae2 <UartHAL_Attach>
  /* USER CODE END USART1_Init 2 */

}
 8002ea8:	bf00      	nop
 8002eaa:	bd80      	pop	{r7, pc}
 8002eac:	20006640 	.word	0x20006640
 8002eb0:	40011000 	.word	0x40011000

08002eb4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002eb8:	4b12      	ldr	r3, [pc, #72]	@ (8002f04 <MX_USART2_UART_Init+0x50>)
 8002eba:	4a13      	ldr	r2, [pc, #76]	@ (8002f08 <MX_USART2_UART_Init+0x54>)
 8002ebc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 256000;
 8002ebe:	4b11      	ldr	r3, [pc, #68]	@ (8002f04 <MX_USART2_UART_Init+0x50>)
 8002ec0:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 8002ec4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ec6:	4b0f      	ldr	r3, [pc, #60]	@ (8002f04 <MX_USART2_UART_Init+0x50>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8002f04 <MX_USART2_UART_Init+0x50>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8002f04 <MX_USART2_UART_Init+0x50>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8002f04 <MX_USART2_UART_Init+0x50>)
 8002eda:	220c      	movs	r2, #12
 8002edc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ede:	4b09      	ldr	r3, [pc, #36]	@ (8002f04 <MX_USART2_UART_Init+0x50>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ee4:	4b07      	ldr	r3, [pc, #28]	@ (8002f04 <MX_USART2_UART_Init+0x50>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002eea:	4806      	ldr	r0, [pc, #24]	@ (8002f04 <MX_USART2_UART_Init+0x50>)
 8002eec:	f002 fa62 	bl	80053b4 <HAL_UART_Init>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d001      	beq.n	8002efa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002ef6:	f7fe ffb5 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  UartHAL_Attach(USART2);
 8002efa:	4803      	ldr	r0, [pc, #12]	@ (8002f08 <MX_USART2_UART_Init+0x54>)
 8002efc:	f7ff fdf1 	bl	8002ae2 <UartHAL_Attach>
  /* USER CODE END USART2_Init 2 */

}
 8002f00:	bf00      	nop
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	20006688 	.word	0x20006688
 8002f08:	40004400 	.word	0x40004400

08002f0c <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002f10:	4b12      	ldr	r3, [pc, #72]	@ (8002f5c <MX_USART6_UART_Init+0x50>)
 8002f12:	4a13      	ldr	r2, [pc, #76]	@ (8002f60 <MX_USART6_UART_Init+0x54>)
 8002f14:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 256000;
 8002f16:	4b11      	ldr	r3, [pc, #68]	@ (8002f5c <MX_USART6_UART_Init+0x50>)
 8002f18:	f44f 327a 	mov.w	r2, #256000	@ 0x3e800
 8002f1c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002f1e:	4b0f      	ldr	r3, [pc, #60]	@ (8002f5c <MX_USART6_UART_Init+0x50>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002f24:	4b0d      	ldr	r3, [pc, #52]	@ (8002f5c <MX_USART6_UART_Init+0x50>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f5c <MX_USART6_UART_Init+0x50>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002f30:	4b0a      	ldr	r3, [pc, #40]	@ (8002f5c <MX_USART6_UART_Init+0x50>)
 8002f32:	220c      	movs	r2, #12
 8002f34:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f36:	4b09      	ldr	r3, [pc, #36]	@ (8002f5c <MX_USART6_UART_Init+0x50>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f3c:	4b07      	ldr	r3, [pc, #28]	@ (8002f5c <MX_USART6_UART_Init+0x50>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002f42:	4806      	ldr	r0, [pc, #24]	@ (8002f5c <MX_USART6_UART_Init+0x50>)
 8002f44:	f002 fa36 	bl	80053b4 <HAL_UART_Init>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002f4e:	f7fe ff89 	bl	8001e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */
  // UartHAL_EnableRxIRQ(USART6,1);
  UartHAL_Attach(USART6);
 8002f52:	4803      	ldr	r0, [pc, #12]	@ (8002f60 <MX_USART6_UART_Init+0x54>)
 8002f54:	f7ff fdc5 	bl	8002ae2 <UartHAL_Attach>

  // HAL_UART_Receive_IT(&huart6, &rxByte, 1);
  //
  /* USER CODE END USART6_Init 2 */

}
 8002f58:	bf00      	nop
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	200066d0 	.word	0x200066d0
 8002f60:	40011400 	.word	0x40011400

08002f64 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b08e      	sub	sp, #56	@ 0x38
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	605a      	str	r2, [r3, #4]
 8002f76:	609a      	str	r2, [r3, #8]
 8002f78:	60da      	str	r2, [r3, #12]
 8002f7a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a67      	ldr	r2, [pc, #412]	@ (8003120 <HAL_UART_MspInit+0x1bc>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d153      	bne.n	800302e <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002f86:	2300      	movs	r3, #0
 8002f88:	623b      	str	r3, [r7, #32]
 8002f8a:	4b66      	ldr	r3, [pc, #408]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8e:	4a65      	ldr	r2, [pc, #404]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8002f90:	f043 0310 	orr.w	r3, r3, #16
 8002f94:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f96:	4b63      	ldr	r3, [pc, #396]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8002f98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f9a:	f003 0310 	and.w	r3, r3, #16
 8002f9e:	623b      	str	r3, [r7, #32]
 8002fa0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	61fb      	str	r3, [r7, #28]
 8002fa6:	4b5f      	ldr	r3, [pc, #380]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8002fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002faa:	4a5e      	ldr	r2, [pc, #376]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fb2:	4b5c      	ldr	r3, [pc, #368]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	f003 0301 	and.w	r3, r3, #1
 8002fba:	61fb      	str	r3, [r7, #28]
 8002fbc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61bb      	str	r3, [r7, #24]
 8002fc2:	4b58      	ldr	r3, [pc, #352]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	4a57      	ldr	r2, [pc, #348]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8002fc8:	f043 0302 	orr.w	r3, r3, #2
 8002fcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fce:	4b55      	ldr	r3, [pc, #340]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8002fd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd2:	f003 0302 	and.w	r3, r3, #2
 8002fd6:	61bb      	str	r3, [r7, #24]
 8002fd8:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002fda:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002fde:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fec:	2307      	movs	r3, #7
 8002fee:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ff0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002ff4:	4619      	mov	r1, r3
 8002ff6:	484c      	ldr	r0, [pc, #304]	@ (8003128 <HAL_UART_MspInit+0x1c4>)
 8002ff8:	f000 fb02 	bl	8003600 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002ffc:	2380      	movs	r3, #128	@ 0x80
 8002ffe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003000:	2302      	movs	r3, #2
 8003002:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003004:	2300      	movs	r3, #0
 8003006:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003008:	2303      	movs	r3, #3
 800300a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800300c:	2307      	movs	r3, #7
 800300e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003010:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003014:	4619      	mov	r1, r3
 8003016:	4845      	ldr	r0, [pc, #276]	@ (800312c <HAL_UART_MspInit+0x1c8>)
 8003018:	f000 faf2 	bl	8003600 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800301c:	2200      	movs	r2, #0
 800301e:	2100      	movs	r1, #0
 8003020:	2025      	movs	r0, #37	@ 0x25
 8003022:	f000 fa24 	bl	800346e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003026:	2025      	movs	r0, #37	@ 0x25
 8003028:	f000 fa3d 	bl	80034a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 800302c:	e073      	b.n	8003116 <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART2)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a3f      	ldr	r2, [pc, #252]	@ (8003130 <HAL_UART_MspInit+0x1cc>)
 8003034:	4293      	cmp	r3, r2
 8003036:	d134      	bne.n	80030a2 <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]
 800303c:	4b39      	ldr	r3, [pc, #228]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 800303e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003040:	4a38      	ldr	r2, [pc, #224]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8003042:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003046:	6413      	str	r3, [r2, #64]	@ 0x40
 8003048:	4b36      	ldr	r3, [pc, #216]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 800304a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003050:	617b      	str	r3, [r7, #20]
 8003052:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003054:	2300      	movs	r3, #0
 8003056:	613b      	str	r3, [r7, #16]
 8003058:	4b32      	ldr	r3, [pc, #200]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 800305a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800305c:	4a31      	ldr	r2, [pc, #196]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 800305e:	f043 0301 	orr.w	r3, r3, #1
 8003062:	6313      	str	r3, [r2, #48]	@ 0x30
 8003064:	4b2f      	ldr	r3, [pc, #188]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 8003066:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003068:	f003 0301 	and.w	r3, r3, #1
 800306c:	613b      	str	r3, [r7, #16]
 800306e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003070:	230c      	movs	r3, #12
 8003072:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003074:	2302      	movs	r3, #2
 8003076:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003078:	2300      	movs	r3, #0
 800307a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800307c:	2303      	movs	r3, #3
 800307e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003080:	2307      	movs	r3, #7
 8003082:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003084:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003088:	4619      	mov	r1, r3
 800308a:	4827      	ldr	r0, [pc, #156]	@ (8003128 <HAL_UART_MspInit+0x1c4>)
 800308c:	f000 fab8 	bl	8003600 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003090:	2200      	movs	r2, #0
 8003092:	2100      	movs	r1, #0
 8003094:	2026      	movs	r0, #38	@ 0x26
 8003096:	f000 f9ea 	bl	800346e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800309a:	2026      	movs	r0, #38	@ 0x26
 800309c:	f000 fa03 	bl	80034a6 <HAL_NVIC_EnableIRQ>
}
 80030a0:	e039      	b.n	8003116 <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART6)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a23      	ldr	r2, [pc, #140]	@ (8003134 <HAL_UART_MspInit+0x1d0>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d134      	bne.n	8003116 <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART6_CLK_ENABLE();
 80030ac:	2300      	movs	r3, #0
 80030ae:	60fb      	str	r3, [r7, #12]
 80030b0:	4b1c      	ldr	r3, [pc, #112]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 80030b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 80030b6:	f043 0320 	orr.w	r3, r3, #32
 80030ba:	6453      	str	r3, [r2, #68]	@ 0x44
 80030bc:	4b19      	ldr	r3, [pc, #100]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 80030be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c0:	f003 0320 	and.w	r3, r3, #32
 80030c4:	60fb      	str	r3, [r7, #12]
 80030c6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c8:	2300      	movs	r3, #0
 80030ca:	60bb      	str	r3, [r7, #8]
 80030cc:	4b15      	ldr	r3, [pc, #84]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 80030ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d0:	4a14      	ldr	r2, [pc, #80]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 80030d2:	f043 0301 	orr.w	r3, r3, #1
 80030d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80030d8:	4b12      	ldr	r3, [pc, #72]	@ (8003124 <HAL_UART_MspInit+0x1c0>)
 80030da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	60bb      	str	r3, [r7, #8]
 80030e2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80030e4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80030e8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ea:	2302      	movs	r3, #2
 80030ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ee:	2300      	movs	r3, #0
 80030f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030f2:	2303      	movs	r3, #3
 80030f4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80030f6:	2308      	movs	r3, #8
 80030f8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80030fe:	4619      	mov	r1, r3
 8003100:	4809      	ldr	r0, [pc, #36]	@ (8003128 <HAL_UART_MspInit+0x1c4>)
 8003102:	f000 fa7d 	bl	8003600 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8003106:	2200      	movs	r2, #0
 8003108:	2100      	movs	r1, #0
 800310a:	2047      	movs	r0, #71	@ 0x47
 800310c:	f000 f9af 	bl	800346e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8003110:	2047      	movs	r0, #71	@ 0x47
 8003112:	f000 f9c8 	bl	80034a6 <HAL_NVIC_EnableIRQ>
}
 8003116:	bf00      	nop
 8003118:	3738      	adds	r7, #56	@ 0x38
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	40011000 	.word	0x40011000
 8003124:	40023800 	.word	0x40023800
 8003128:	40020000 	.word	0x40020000
 800312c:	40020400 	.word	0x40020400
 8003130:	40004400 	.word	0x40004400
 8003134:	40011400 	.word	0x40011400

08003138 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003138:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003170 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800313c:	f7ff fa8e 	bl	800265c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003140:	480c      	ldr	r0, [pc, #48]	@ (8003174 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003142:	490d      	ldr	r1, [pc, #52]	@ (8003178 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003144:	4a0d      	ldr	r2, [pc, #52]	@ (800317c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003146:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003148:	e002      	b.n	8003150 <LoopCopyDataInit>

0800314a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800314a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800314c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800314e:	3304      	adds	r3, #4

08003150 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003150:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003152:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003154:	d3f9      	bcc.n	800314a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003156:	4a0a      	ldr	r2, [pc, #40]	@ (8003180 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003158:	4c0a      	ldr	r4, [pc, #40]	@ (8003184 <LoopFillZerobss+0x22>)
  movs r3, #0
 800315a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800315c:	e001      	b.n	8003162 <LoopFillZerobss>

0800315e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800315e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003160:	3204      	adds	r2, #4

08003162 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003162:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003164:	d3fb      	bcc.n	800315e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003166:	f003 fe0b 	bl	8006d80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800316a:	f7fe fd3f 	bl	8001bec <main>
  bx  lr    
 800316e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003170:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003174:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003178:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 800317c:	08008ed4 	.word	0x08008ed4
  ldr r2, =_sbss
 8003180:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 8003184:	20006868 	.word	0x20006868

08003188 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003188:	e7fe      	b.n	8003188 <ADC_IRQHandler>
	...

0800318c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003190:	4b0e      	ldr	r3, [pc, #56]	@ (80031cc <HAL_Init+0x40>)
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a0d      	ldr	r2, [pc, #52]	@ (80031cc <HAL_Init+0x40>)
 8003196:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800319a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800319c:	4b0b      	ldr	r3, [pc, #44]	@ (80031cc <HAL_Init+0x40>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a0a      	ldr	r2, [pc, #40]	@ (80031cc <HAL_Init+0x40>)
 80031a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80031a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80031a8:	4b08      	ldr	r3, [pc, #32]	@ (80031cc <HAL_Init+0x40>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a07      	ldr	r2, [pc, #28]	@ (80031cc <HAL_Init+0x40>)
 80031ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80031b4:	2003      	movs	r0, #3
 80031b6:	f000 f94f 	bl	8003458 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80031ba:	200f      	movs	r0, #15
 80031bc:	f000 f808 	bl	80031d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80031c0:	f7ff f8f0 	bl	80023a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	bf00      	nop
 80031cc:	40023c00 	.word	0x40023c00

080031d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031d8:	4b12      	ldr	r3, [pc, #72]	@ (8003224 <HAL_InitTick+0x54>)
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	4b12      	ldr	r3, [pc, #72]	@ (8003228 <HAL_InitTick+0x58>)
 80031de:	781b      	ldrb	r3, [r3, #0]
 80031e0:	4619      	mov	r1, r3
 80031e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80031e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80031ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80031ee:	4618      	mov	r0, r3
 80031f0:	f000 f967 	bl	80034c2 <HAL_SYSTICK_Config>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e00e      	b.n	800321c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2b0f      	cmp	r3, #15
 8003202:	d80a      	bhi.n	800321a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003204:	2200      	movs	r2, #0
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800320c:	f000 f92f 	bl	800346e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003210:	4a06      	ldr	r2, [pc, #24]	@ (800322c <HAL_InitTick+0x5c>)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003216:	2300      	movs	r3, #0
 8003218:	e000      	b.n	800321c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800321a:	2301      	movs	r3, #1
}
 800321c:	4618      	mov	r0, r3
 800321e:	3708      	adds	r7, #8
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}
 8003224:	20000020 	.word	0x20000020
 8003228:	20000028 	.word	0x20000028
 800322c:	20000024 	.word	0x20000024

08003230 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003234:	4b06      	ldr	r3, [pc, #24]	@ (8003250 <HAL_IncTick+0x20>)
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	461a      	mov	r2, r3
 800323a:	4b06      	ldr	r3, [pc, #24]	@ (8003254 <HAL_IncTick+0x24>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4413      	add	r3, r2
 8003240:	4a04      	ldr	r2, [pc, #16]	@ (8003254 <HAL_IncTick+0x24>)
 8003242:	6013      	str	r3, [r2, #0]
}
 8003244:	bf00      	nop
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	20000028 	.word	0x20000028
 8003254:	20006718 	.word	0x20006718

08003258 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003258:	b480      	push	{r7}
 800325a:	af00      	add	r7, sp, #0
  return uwTick;
 800325c:	4b03      	ldr	r3, [pc, #12]	@ (800326c <HAL_GetTick+0x14>)
 800325e:	681b      	ldr	r3, [r3, #0]
}
 8003260:	4618      	mov	r0, r3
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
 800326a:	bf00      	nop
 800326c:	20006718 	.word	0x20006718

08003270 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b084      	sub	sp, #16
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003278:	f7ff ffee 	bl	8003258 <HAL_GetTick>
 800327c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003288:	d005      	beq.n	8003296 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800328a:	4b0a      	ldr	r3, [pc, #40]	@ (80032b4 <HAL_Delay+0x44>)
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	461a      	mov	r2, r3
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	4413      	add	r3, r2
 8003294:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003296:	bf00      	nop
 8003298:	f7ff ffde 	bl	8003258 <HAL_GetTick>
 800329c:	4602      	mov	r2, r0
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	1ad3      	subs	r3, r2, r3
 80032a2:	68fa      	ldr	r2, [r7, #12]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d8f7      	bhi.n	8003298 <HAL_Delay+0x28>
  {
  }
}
 80032a8:	bf00      	nop
 80032aa:	bf00      	nop
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	20000028 	.word	0x20000028

080032b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	f003 0307 	and.w	r3, r3, #7
 80032c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032c8:	4b0c      	ldr	r3, [pc, #48]	@ (80032fc <__NVIC_SetPriorityGrouping+0x44>)
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032ce:	68ba      	ldr	r2, [r7, #8]
 80032d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032d4:	4013      	ands	r3, r2
 80032d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032ea:	4a04      	ldr	r2, [pc, #16]	@ (80032fc <__NVIC_SetPriorityGrouping+0x44>)
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	60d3      	str	r3, [r2, #12]
}
 80032f0:	bf00      	nop
 80032f2:	3714      	adds	r7, #20
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr
 80032fc:	e000ed00 	.word	0xe000ed00

08003300 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003304:	4b04      	ldr	r3, [pc, #16]	@ (8003318 <__NVIC_GetPriorityGrouping+0x18>)
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	0a1b      	lsrs	r3, r3, #8
 800330a:	f003 0307 	and.w	r3, r3, #7
}
 800330e:	4618      	mov	r0, r3
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	e000ed00 	.word	0xe000ed00

0800331c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	4603      	mov	r3, r0
 8003324:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332a:	2b00      	cmp	r3, #0
 800332c:	db0b      	blt.n	8003346 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800332e:	79fb      	ldrb	r3, [r7, #7]
 8003330:	f003 021f 	and.w	r2, r3, #31
 8003334:	4907      	ldr	r1, [pc, #28]	@ (8003354 <__NVIC_EnableIRQ+0x38>)
 8003336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333a:	095b      	lsrs	r3, r3, #5
 800333c:	2001      	movs	r0, #1
 800333e:	fa00 f202 	lsl.w	r2, r0, r2
 8003342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003346:	bf00      	nop
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
 8003352:	bf00      	nop
 8003354:	e000e100 	.word	0xe000e100

08003358 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003358:	b480      	push	{r7}
 800335a:	b083      	sub	sp, #12
 800335c:	af00      	add	r7, sp, #0
 800335e:	4603      	mov	r3, r0
 8003360:	6039      	str	r1, [r7, #0]
 8003362:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003364:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003368:	2b00      	cmp	r3, #0
 800336a:	db0a      	blt.n	8003382 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	b2da      	uxtb	r2, r3
 8003370:	490c      	ldr	r1, [pc, #48]	@ (80033a4 <__NVIC_SetPriority+0x4c>)
 8003372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003376:	0112      	lsls	r2, r2, #4
 8003378:	b2d2      	uxtb	r2, r2
 800337a:	440b      	add	r3, r1
 800337c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003380:	e00a      	b.n	8003398 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	b2da      	uxtb	r2, r3
 8003386:	4908      	ldr	r1, [pc, #32]	@ (80033a8 <__NVIC_SetPriority+0x50>)
 8003388:	79fb      	ldrb	r3, [r7, #7]
 800338a:	f003 030f 	and.w	r3, r3, #15
 800338e:	3b04      	subs	r3, #4
 8003390:	0112      	lsls	r2, r2, #4
 8003392:	b2d2      	uxtb	r2, r2
 8003394:	440b      	add	r3, r1
 8003396:	761a      	strb	r2, [r3, #24]
}
 8003398:	bf00      	nop
 800339a:	370c      	adds	r7, #12
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr
 80033a4:	e000e100 	.word	0xe000e100
 80033a8:	e000ed00 	.word	0xe000ed00

080033ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b089      	sub	sp, #36	@ 0x24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f003 0307 	and.w	r3, r3, #7
 80033be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	f1c3 0307 	rsb	r3, r3, #7
 80033c6:	2b04      	cmp	r3, #4
 80033c8:	bf28      	it	cs
 80033ca:	2304      	movcs	r3, #4
 80033cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	3304      	adds	r3, #4
 80033d2:	2b06      	cmp	r3, #6
 80033d4:	d902      	bls.n	80033dc <NVIC_EncodePriority+0x30>
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	3b03      	subs	r3, #3
 80033da:	e000      	b.n	80033de <NVIC_EncodePriority+0x32>
 80033dc:	2300      	movs	r3, #0
 80033de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033e0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43da      	mvns	r2, r3
 80033ec:	68bb      	ldr	r3, [r7, #8]
 80033ee:	401a      	ands	r2, r3
 80033f0:	697b      	ldr	r3, [r7, #20]
 80033f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80033f4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	fa01 f303 	lsl.w	r3, r1, r3
 80033fe:	43d9      	mvns	r1, r3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003404:	4313      	orrs	r3, r2
         );
}
 8003406:	4618      	mov	r0, r3
 8003408:	3724      	adds	r7, #36	@ 0x24
 800340a:	46bd      	mov	sp, r7
 800340c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003410:	4770      	bx	lr
	...

08003414 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	b082      	sub	sp, #8
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	3b01      	subs	r3, #1
 8003420:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003424:	d301      	bcc.n	800342a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003426:	2301      	movs	r3, #1
 8003428:	e00f      	b.n	800344a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800342a:	4a0a      	ldr	r2, [pc, #40]	@ (8003454 <SysTick_Config+0x40>)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3b01      	subs	r3, #1
 8003430:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003432:	210f      	movs	r1, #15
 8003434:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003438:	f7ff ff8e 	bl	8003358 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800343c:	4b05      	ldr	r3, [pc, #20]	@ (8003454 <SysTick_Config+0x40>)
 800343e:	2200      	movs	r2, #0
 8003440:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003442:	4b04      	ldr	r3, [pc, #16]	@ (8003454 <SysTick_Config+0x40>)
 8003444:	2207      	movs	r2, #7
 8003446:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003448:	2300      	movs	r3, #0
}
 800344a:	4618      	mov	r0, r3
 800344c:	3708      	adds	r7, #8
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	e000e010 	.word	0xe000e010

08003458 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003460:	6878      	ldr	r0, [r7, #4]
 8003462:	f7ff ff29 	bl	80032b8 <__NVIC_SetPriorityGrouping>
}
 8003466:	bf00      	nop
 8003468:	3708      	adds	r7, #8
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}

0800346e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800346e:	b580      	push	{r7, lr}
 8003470:	b086      	sub	sp, #24
 8003472:	af00      	add	r7, sp, #0
 8003474:	4603      	mov	r3, r0
 8003476:	60b9      	str	r1, [r7, #8]
 8003478:	607a      	str	r2, [r7, #4]
 800347a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800347c:	2300      	movs	r3, #0
 800347e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003480:	f7ff ff3e 	bl	8003300 <__NVIC_GetPriorityGrouping>
 8003484:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	68b9      	ldr	r1, [r7, #8]
 800348a:	6978      	ldr	r0, [r7, #20]
 800348c:	f7ff ff8e 	bl	80033ac <NVIC_EncodePriority>
 8003490:	4602      	mov	r2, r0
 8003492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003496:	4611      	mov	r1, r2
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff ff5d 	bl	8003358 <__NVIC_SetPriority>
}
 800349e:	bf00      	nop
 80034a0:	3718      	adds	r7, #24
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}

080034a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034a6:	b580      	push	{r7, lr}
 80034a8:	b082      	sub	sp, #8
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	4603      	mov	r3, r0
 80034ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff ff31 	bl	800331c <__NVIC_EnableIRQ>
}
 80034ba:	bf00      	nop
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}

080034c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034c2:	b580      	push	{r7, lr}
 80034c4:	b082      	sub	sp, #8
 80034c6:	af00      	add	r7, sp, #0
 80034c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7ff ffa2 	bl	8003414 <SysTick_Config>
 80034d0:	4603      	mov	r3, r0
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3708      	adds	r7, #8
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}

080034da <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80034da:	b580      	push	{r7, lr}
 80034dc:	b084      	sub	sp, #16
 80034de:	af00      	add	r7, sp, #0
 80034e0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80034e8:	f7ff feb6 	bl	8003258 <HAL_GetTick>
 80034ec:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d008      	beq.n	800350c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2280      	movs	r2, #128	@ 0x80
 80034fe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e052      	b.n	80035b2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0216 	bic.w	r2, r2, #22
 800351a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	695a      	ldr	r2, [r3, #20]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800352a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003530:	2b00      	cmp	r3, #0
 8003532:	d103      	bne.n	800353c <HAL_DMA_Abort+0x62>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003538:	2b00      	cmp	r3, #0
 800353a:	d007      	beq.n	800354c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f022 0208 	bic.w	r2, r2, #8
 800354a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681a      	ldr	r2, [r3, #0]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f022 0201 	bic.w	r2, r2, #1
 800355a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800355c:	e013      	b.n	8003586 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800355e:	f7ff fe7b 	bl	8003258 <HAL_GetTick>
 8003562:	4602      	mov	r2, r0
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	1ad3      	subs	r3, r2, r3
 8003568:	2b05      	cmp	r3, #5
 800356a:	d90c      	bls.n	8003586 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2220      	movs	r2, #32
 8003570:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	2203      	movs	r2, #3
 8003576:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e015      	b.n	80035b2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0301 	and.w	r3, r3, #1
 8003590:	2b00      	cmp	r3, #0
 8003592:	d1e4      	bne.n	800355e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003598:	223f      	movs	r2, #63	@ 0x3f
 800359a:	409a      	lsls	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d004      	beq.n	80035d8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2280      	movs	r2, #128	@ 0x80
 80035d2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e00c      	b.n	80035f2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2205      	movs	r2, #5
 80035dc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 0201 	bic.w	r2, r2, #1
 80035ee:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
	...

08003600 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003600:	b480      	push	{r7}
 8003602:	b089      	sub	sp, #36	@ 0x24
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800360a:	2300      	movs	r3, #0
 800360c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800360e:	2300      	movs	r3, #0
 8003610:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003612:	2300      	movs	r3, #0
 8003614:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003616:	2300      	movs	r3, #0
 8003618:	61fb      	str	r3, [r7, #28]
 800361a:	e159      	b.n	80038d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800361c:	2201      	movs	r2, #1
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4013      	ands	r3, r2
 800362e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	429a      	cmp	r2, r3
 8003636:	f040 8148 	bne.w	80038ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	f003 0303 	and.w	r3, r3, #3
 8003642:	2b01      	cmp	r3, #1
 8003644:	d005      	beq.n	8003652 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800364e:	2b02      	cmp	r3, #2
 8003650:	d130      	bne.n	80036b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	689b      	ldr	r3, [r3, #8]
 8003656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003658:	69fb      	ldr	r3, [r7, #28]
 800365a:	005b      	lsls	r3, r3, #1
 800365c:	2203      	movs	r2, #3
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	43db      	mvns	r3, r3
 8003664:	69ba      	ldr	r2, [r7, #24]
 8003666:	4013      	ands	r3, r2
 8003668:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	68da      	ldr	r2, [r3, #12]
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	005b      	lsls	r3, r3, #1
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	4313      	orrs	r3, r2
 800367a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003688:	2201      	movs	r2, #1
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	43db      	mvns	r3, r3
 8003692:	69ba      	ldr	r2, [r7, #24]
 8003694:	4013      	ands	r3, r2
 8003696:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	091b      	lsrs	r3, r3, #4
 800369e:	f003 0201 	and.w	r2, r3, #1
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f003 0303 	and.w	r3, r3, #3
 80036bc:	2b03      	cmp	r3, #3
 80036be:	d017      	beq.n	80036f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036c6:	69fb      	ldr	r3, [r7, #28]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	2203      	movs	r2, #3
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	43db      	mvns	r3, r3
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	4013      	ands	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	689a      	ldr	r2, [r3, #8]
 80036dc:	69fb      	ldr	r3, [r7, #28]
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	fa02 f303 	lsl.w	r3, r2, r3
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	4313      	orrs	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	69ba      	ldr	r2, [r7, #24]
 80036ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f003 0303 	and.w	r3, r3, #3
 80036f8:	2b02      	cmp	r3, #2
 80036fa:	d123      	bne.n	8003744 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	08da      	lsrs	r2, r3, #3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	3208      	adds	r2, #8
 8003704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003708:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	220f      	movs	r2, #15
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	43db      	mvns	r3, r3
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4013      	ands	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	691a      	ldr	r2, [r3, #16]
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4313      	orrs	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	08da      	lsrs	r2, r3, #3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	3208      	adds	r2, #8
 800373e:	69b9      	ldr	r1, [r7, #24]
 8003740:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	2203      	movs	r2, #3
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	43db      	mvns	r3, r3
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4013      	ands	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f003 0203 	and.w	r2, r3, #3
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	4313      	orrs	r3, r2
 8003770:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 80a2 	beq.w	80038ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003786:	2300      	movs	r3, #0
 8003788:	60fb      	str	r3, [r7, #12]
 800378a:	4b57      	ldr	r3, [pc, #348]	@ (80038e8 <HAL_GPIO_Init+0x2e8>)
 800378c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378e:	4a56      	ldr	r2, [pc, #344]	@ (80038e8 <HAL_GPIO_Init+0x2e8>)
 8003790:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003794:	6453      	str	r3, [r2, #68]	@ 0x44
 8003796:	4b54      	ldr	r3, [pc, #336]	@ (80038e8 <HAL_GPIO_Init+0x2e8>)
 8003798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800379e:	60fb      	str	r3, [r7, #12]
 80037a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037a2:	4a52      	ldr	r2, [pc, #328]	@ (80038ec <HAL_GPIO_Init+0x2ec>)
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	089b      	lsrs	r3, r3, #2
 80037a8:	3302      	adds	r3, #2
 80037aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	220f      	movs	r2, #15
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	43db      	mvns	r3, r3
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	4013      	ands	r3, r2
 80037c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a49      	ldr	r2, [pc, #292]	@ (80038f0 <HAL_GPIO_Init+0x2f0>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d019      	beq.n	8003802 <HAL_GPIO_Init+0x202>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a48      	ldr	r2, [pc, #288]	@ (80038f4 <HAL_GPIO_Init+0x2f4>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d013      	beq.n	80037fe <HAL_GPIO_Init+0x1fe>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a47      	ldr	r2, [pc, #284]	@ (80038f8 <HAL_GPIO_Init+0x2f8>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d00d      	beq.n	80037fa <HAL_GPIO_Init+0x1fa>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a46      	ldr	r2, [pc, #280]	@ (80038fc <HAL_GPIO_Init+0x2fc>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d007      	beq.n	80037f6 <HAL_GPIO_Init+0x1f6>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a45      	ldr	r2, [pc, #276]	@ (8003900 <HAL_GPIO_Init+0x300>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d101      	bne.n	80037f2 <HAL_GPIO_Init+0x1f2>
 80037ee:	2304      	movs	r3, #4
 80037f0:	e008      	b.n	8003804 <HAL_GPIO_Init+0x204>
 80037f2:	2307      	movs	r3, #7
 80037f4:	e006      	b.n	8003804 <HAL_GPIO_Init+0x204>
 80037f6:	2303      	movs	r3, #3
 80037f8:	e004      	b.n	8003804 <HAL_GPIO_Init+0x204>
 80037fa:	2302      	movs	r3, #2
 80037fc:	e002      	b.n	8003804 <HAL_GPIO_Init+0x204>
 80037fe:	2301      	movs	r3, #1
 8003800:	e000      	b.n	8003804 <HAL_GPIO_Init+0x204>
 8003802:	2300      	movs	r3, #0
 8003804:	69fa      	ldr	r2, [r7, #28]
 8003806:	f002 0203 	and.w	r2, r2, #3
 800380a:	0092      	lsls	r2, r2, #2
 800380c:	4093      	lsls	r3, r2
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	4313      	orrs	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003814:	4935      	ldr	r1, [pc, #212]	@ (80038ec <HAL_GPIO_Init+0x2ec>)
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	089b      	lsrs	r3, r3, #2
 800381a:	3302      	adds	r3, #2
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003822:	4b38      	ldr	r3, [pc, #224]	@ (8003904 <HAL_GPIO_Init+0x304>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	43db      	mvns	r3, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	4013      	ands	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	4313      	orrs	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003846:	4a2f      	ldr	r2, [pc, #188]	@ (8003904 <HAL_GPIO_Init+0x304>)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800384c:	4b2d      	ldr	r3, [pc, #180]	@ (8003904 <HAL_GPIO_Init+0x304>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	43db      	mvns	r3, r3
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	4013      	ands	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	4313      	orrs	r3, r2
 800386e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003870:	4a24      	ldr	r2, [pc, #144]	@ (8003904 <HAL_GPIO_Init+0x304>)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003876:	4b23      	ldr	r3, [pc, #140]	@ (8003904 <HAL_GPIO_Init+0x304>)
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	43db      	mvns	r3, r3
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	4013      	ands	r3, r2
 8003884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	4313      	orrs	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800389a:	4a1a      	ldr	r2, [pc, #104]	@ (8003904 <HAL_GPIO_Init+0x304>)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038a0:	4b18      	ldr	r3, [pc, #96]	@ (8003904 <HAL_GPIO_Init+0x304>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	43db      	mvns	r3, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4013      	ands	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d003      	beq.n	80038c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038c4:	4a0f      	ldr	r2, [pc, #60]	@ (8003904 <HAL_GPIO_Init+0x304>)
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	3301      	adds	r3, #1
 80038ce:	61fb      	str	r3, [r7, #28]
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	2b0f      	cmp	r3, #15
 80038d4:	f67f aea2 	bls.w	800361c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038d8:	bf00      	nop
 80038da:	bf00      	nop
 80038dc:	3724      	adds	r7, #36	@ 0x24
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	40023800 	.word	0x40023800
 80038ec:	40013800 	.word	0x40013800
 80038f0:	40020000 	.word	0x40020000
 80038f4:	40020400 	.word	0x40020400
 80038f8:	40020800 	.word	0x40020800
 80038fc:	40020c00 	.word	0x40020c00
 8003900:	40021000 	.word	0x40021000
 8003904:	40013c00 	.word	0x40013c00

08003908 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	460b      	mov	r3, r1
 8003912:	807b      	strh	r3, [r7, #2]
 8003914:	4613      	mov	r3, r2
 8003916:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003918:	787b      	ldrb	r3, [r7, #1]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d003      	beq.n	8003926 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800391e:	887a      	ldrh	r2, [r7, #2]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003924:	e003      	b.n	800392e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003926:	887b      	ldrh	r3, [r7, #2]
 8003928:	041a      	lsls	r2, r3, #16
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	619a      	str	r2, [r3, #24]
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
	...

0800393c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e267      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d075      	beq.n	8003a46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800395a:	4b88      	ldr	r3, [pc, #544]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 030c 	and.w	r3, r3, #12
 8003962:	2b04      	cmp	r3, #4
 8003964:	d00c      	beq.n	8003980 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003966:	4b85      	ldr	r3, [pc, #532]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800396e:	2b08      	cmp	r3, #8
 8003970:	d112      	bne.n	8003998 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003972:	4b82      	ldr	r3, [pc, #520]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800397a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800397e:	d10b      	bne.n	8003998 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003980:	4b7e      	ldr	r3, [pc, #504]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003988:	2b00      	cmp	r3, #0
 800398a:	d05b      	beq.n	8003a44 <HAL_RCC_OscConfig+0x108>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d157      	bne.n	8003a44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003994:	2301      	movs	r3, #1
 8003996:	e242      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80039a0:	d106      	bne.n	80039b0 <HAL_RCC_OscConfig+0x74>
 80039a2:	4b76      	ldr	r3, [pc, #472]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	4a75      	ldr	r2, [pc, #468]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039ac:	6013      	str	r3, [r2, #0]
 80039ae:	e01d      	b.n	80039ec <HAL_RCC_OscConfig+0xb0>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039b8:	d10c      	bne.n	80039d4 <HAL_RCC_OscConfig+0x98>
 80039ba:	4b70      	ldr	r3, [pc, #448]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a6f      	ldr	r2, [pc, #444]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039c0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039c4:	6013      	str	r3, [r2, #0]
 80039c6:	4b6d      	ldr	r3, [pc, #436]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a6c      	ldr	r2, [pc, #432]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039d0:	6013      	str	r3, [r2, #0]
 80039d2:	e00b      	b.n	80039ec <HAL_RCC_OscConfig+0xb0>
 80039d4:	4b69      	ldr	r3, [pc, #420]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4a68      	ldr	r2, [pc, #416]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039de:	6013      	str	r3, [r2, #0]
 80039e0:	4b66      	ldr	r3, [pc, #408]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a65      	ldr	r2, [pc, #404]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 80039e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039ea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d013      	beq.n	8003a1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f4:	f7ff fc30 	bl	8003258 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039fc:	f7ff fc2c 	bl	8003258 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b64      	cmp	r3, #100	@ 0x64
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e207      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a0e:	4b5b      	ldr	r3, [pc, #364]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d0f0      	beq.n	80039fc <HAL_RCC_OscConfig+0xc0>
 8003a1a:	e014      	b.n	8003a46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a1c:	f7ff fc1c 	bl	8003258 <HAL_GetTick>
 8003a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a22:	e008      	b.n	8003a36 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a24:	f7ff fc18 	bl	8003258 <HAL_GetTick>
 8003a28:	4602      	mov	r2, r0
 8003a2a:	693b      	ldr	r3, [r7, #16]
 8003a2c:	1ad3      	subs	r3, r2, r3
 8003a2e:	2b64      	cmp	r3, #100	@ 0x64
 8003a30:	d901      	bls.n	8003a36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a32:	2303      	movs	r3, #3
 8003a34:	e1f3      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a36:	4b51      	ldr	r3, [pc, #324]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d1f0      	bne.n	8003a24 <HAL_RCC_OscConfig+0xe8>
 8003a42:	e000      	b.n	8003a46 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d063      	beq.n	8003b1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a52:	4b4a      	ldr	r3, [pc, #296]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	f003 030c 	and.w	r3, r3, #12
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00b      	beq.n	8003a76 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a5e:	4b47      	ldr	r3, [pc, #284]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a66:	2b08      	cmp	r3, #8
 8003a68:	d11c      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a6a:	4b44      	ldr	r3, [pc, #272]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d116      	bne.n	8003aa4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a76:	4b41      	ldr	r3, [pc, #260]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0302 	and.w	r3, r3, #2
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d005      	beq.n	8003a8e <HAL_RCC_OscConfig+0x152>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d001      	beq.n	8003a8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e1c7      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	00db      	lsls	r3, r3, #3
 8003a9c:	4937      	ldr	r1, [pc, #220]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003aa2:	e03a      	b.n	8003b1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d020      	beq.n	8003aee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aac:	4b34      	ldr	r3, [pc, #208]	@ (8003b80 <HAL_RCC_OscConfig+0x244>)
 8003aae:	2201      	movs	r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab2:	f7ff fbd1 	bl	8003258 <HAL_GetTick>
 8003ab6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab8:	e008      	b.n	8003acc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aba:	f7ff fbcd 	bl	8003258 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d901      	bls.n	8003acc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e1a8      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003acc:	4b2b      	ldr	r3, [pc, #172]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d0f0      	beq.n	8003aba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ad8:	4b28      	ldr	r3, [pc, #160]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	4925      	ldr	r1, [pc, #148]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	600b      	str	r3, [r1, #0]
 8003aec:	e015      	b.n	8003b1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aee:	4b24      	ldr	r3, [pc, #144]	@ (8003b80 <HAL_RCC_OscConfig+0x244>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af4:	f7ff fbb0 	bl	8003258 <HAL_GetTick>
 8003af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003afa:	e008      	b.n	8003b0e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003afc:	f7ff fbac 	bl	8003258 <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d901      	bls.n	8003b0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	e187      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b0e:	4b1b      	ldr	r3, [pc, #108]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d1f0      	bne.n	8003afc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0308 	and.w	r3, r3, #8
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d036      	beq.n	8003b94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d016      	beq.n	8003b5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b2e:	4b15      	ldr	r3, [pc, #84]	@ (8003b84 <HAL_RCC_OscConfig+0x248>)
 8003b30:	2201      	movs	r2, #1
 8003b32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b34:	f7ff fb90 	bl	8003258 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b3a:	e008      	b.n	8003b4e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b3c:	f7ff fb8c 	bl	8003258 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e167      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8003b7c <HAL_RCC_OscConfig+0x240>)
 8003b50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b52:	f003 0302 	and.w	r3, r3, #2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d0f0      	beq.n	8003b3c <HAL_RCC_OscConfig+0x200>
 8003b5a:	e01b      	b.n	8003b94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b5c:	4b09      	ldr	r3, [pc, #36]	@ (8003b84 <HAL_RCC_OscConfig+0x248>)
 8003b5e:	2200      	movs	r2, #0
 8003b60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b62:	f7ff fb79 	bl	8003258 <HAL_GetTick>
 8003b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b68:	e00e      	b.n	8003b88 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b6a:	f7ff fb75 	bl	8003258 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d907      	bls.n	8003b88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e150      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
 8003b7c:	40023800 	.word	0x40023800
 8003b80:	42470000 	.word	0x42470000
 8003b84:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b88:	4b88      	ldr	r3, [pc, #544]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003b8a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b8c:	f003 0302 	and.w	r3, r3, #2
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d1ea      	bne.n	8003b6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f003 0304 	and.w	r3, r3, #4
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f000 8097 	beq.w	8003cd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ba6:	4b81      	ldr	r3, [pc, #516]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003ba8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003baa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10f      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	60bb      	str	r3, [r7, #8]
 8003bb6:	4b7d      	ldr	r3, [pc, #500]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bba:	4a7c      	ldr	r2, [pc, #496]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003bbc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bc2:	4b7a      	ldr	r3, [pc, #488]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bca:	60bb      	str	r3, [r7, #8]
 8003bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd2:	4b77      	ldr	r3, [pc, #476]	@ (8003db0 <HAL_RCC_OscConfig+0x474>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d118      	bne.n	8003c10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bde:	4b74      	ldr	r3, [pc, #464]	@ (8003db0 <HAL_RCC_OscConfig+0x474>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a73      	ldr	r2, [pc, #460]	@ (8003db0 <HAL_RCC_OscConfig+0x474>)
 8003be4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bea:	f7ff fb35 	bl	8003258 <HAL_GetTick>
 8003bee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf0:	e008      	b.n	8003c04 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf2:	f7ff fb31 	bl	8003258 <HAL_GetTick>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	693b      	ldr	r3, [r7, #16]
 8003bfa:	1ad3      	subs	r3, r2, r3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d901      	bls.n	8003c04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e10c      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c04:	4b6a      	ldr	r3, [pc, #424]	@ (8003db0 <HAL_RCC_OscConfig+0x474>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d0f0      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d106      	bne.n	8003c26 <HAL_RCC_OscConfig+0x2ea>
 8003c18:	4b64      	ldr	r3, [pc, #400]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c1c:	4a63      	ldr	r2, [pc, #396]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c1e:	f043 0301 	orr.w	r3, r3, #1
 8003c22:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c24:	e01c      	b.n	8003c60 <HAL_RCC_OscConfig+0x324>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	2b05      	cmp	r3, #5
 8003c2c:	d10c      	bne.n	8003c48 <HAL_RCC_OscConfig+0x30c>
 8003c2e:	4b5f      	ldr	r3, [pc, #380]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c32:	4a5e      	ldr	r2, [pc, #376]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c34:	f043 0304 	orr.w	r3, r3, #4
 8003c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c3a:	4b5c      	ldr	r3, [pc, #368]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3e:	4a5b      	ldr	r2, [pc, #364]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c40:	f043 0301 	orr.w	r3, r3, #1
 8003c44:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c46:	e00b      	b.n	8003c60 <HAL_RCC_OscConfig+0x324>
 8003c48:	4b58      	ldr	r3, [pc, #352]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c4c:	4a57      	ldr	r2, [pc, #348]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c4e:	f023 0301 	bic.w	r3, r3, #1
 8003c52:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c54:	4b55      	ldr	r3, [pc, #340]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c58:	4a54      	ldr	r2, [pc, #336]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c5a:	f023 0304 	bic.w	r3, r3, #4
 8003c5e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d015      	beq.n	8003c94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c68:	f7ff faf6 	bl	8003258 <HAL_GetTick>
 8003c6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c6e:	e00a      	b.n	8003c86 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c70:	f7ff faf2 	bl	8003258 <HAL_GetTick>
 8003c74:	4602      	mov	r2, r0
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	1ad3      	subs	r3, r2, r3
 8003c7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e0cb      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c86:	4b49      	ldr	r3, [pc, #292]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0ee      	beq.n	8003c70 <HAL_RCC_OscConfig+0x334>
 8003c92:	e014      	b.n	8003cbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c94:	f7ff fae0 	bl	8003258 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c9a:	e00a      	b.n	8003cb2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c9c:	f7ff fadc 	bl	8003258 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e0b5      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cb2:	4b3e      	ldr	r3, [pc, #248]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003cb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d1ee      	bne.n	8003c9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cbe:	7dfb      	ldrb	r3, [r7, #23]
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d105      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc4:	4b39      	ldr	r3, [pc, #228]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc8:	4a38      	ldr	r2, [pc, #224]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003cca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cce:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	699b      	ldr	r3, [r3, #24]
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	f000 80a1 	beq.w	8003e1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cda:	4b34      	ldr	r3, [pc, #208]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b08      	cmp	r3, #8
 8003ce4:	d05c      	beq.n	8003da0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d141      	bne.n	8003d72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cee:	4b31      	ldr	r3, [pc, #196]	@ (8003db4 <HAL_RCC_OscConfig+0x478>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf4:	f7ff fab0 	bl	8003258 <HAL_GetTick>
 8003cf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cfa:	e008      	b.n	8003d0e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cfc:	f7ff faac 	bl	8003258 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	2b02      	cmp	r3, #2
 8003d08:	d901      	bls.n	8003d0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e087      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d0e:	4b27      	ldr	r3, [pc, #156]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d1f0      	bne.n	8003cfc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	69da      	ldr	r2, [r3, #28]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	431a      	orrs	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d28:	019b      	lsls	r3, r3, #6
 8003d2a:	431a      	orrs	r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d30:	085b      	lsrs	r3, r3, #1
 8003d32:	3b01      	subs	r3, #1
 8003d34:	041b      	lsls	r3, r3, #16
 8003d36:	431a      	orrs	r2, r3
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d3c:	061b      	lsls	r3, r3, #24
 8003d3e:	491b      	ldr	r1, [pc, #108]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003d40:	4313      	orrs	r3, r2
 8003d42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d44:	4b1b      	ldr	r3, [pc, #108]	@ (8003db4 <HAL_RCC_OscConfig+0x478>)
 8003d46:	2201      	movs	r2, #1
 8003d48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d4a:	f7ff fa85 	bl	8003258 <HAL_GetTick>
 8003d4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d50:	e008      	b.n	8003d64 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d52:	f7ff fa81 	bl	8003258 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d901      	bls.n	8003d64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	e05c      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d64:	4b11      	ldr	r3, [pc, #68]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0f0      	beq.n	8003d52 <HAL_RCC_OscConfig+0x416>
 8003d70:	e054      	b.n	8003e1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d72:	4b10      	ldr	r3, [pc, #64]	@ (8003db4 <HAL_RCC_OscConfig+0x478>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d78:	f7ff fa6e 	bl	8003258 <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d7e:	e008      	b.n	8003d92 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d80:	f7ff fa6a 	bl	8003258 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d901      	bls.n	8003d92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	e045      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d92:	4b06      	ldr	r3, [pc, #24]	@ (8003dac <HAL_RCC_OscConfig+0x470>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1f0      	bne.n	8003d80 <HAL_RCC_OscConfig+0x444>
 8003d9e:	e03d      	b.n	8003e1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d107      	bne.n	8003db8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e038      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
 8003dac:	40023800 	.word	0x40023800
 8003db0:	40007000 	.word	0x40007000
 8003db4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003db8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e28 <HAL_RCC_OscConfig+0x4ec>)
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	699b      	ldr	r3, [r3, #24]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d028      	beq.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d121      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dde:	429a      	cmp	r2, r3
 8003de0:	d11a      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003de2:	68fa      	ldr	r2, [r7, #12]
 8003de4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003de8:	4013      	ands	r3, r2
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003dee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d111      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dfe:	085b      	lsrs	r3, r3, #1
 8003e00:	3b01      	subs	r3, #1
 8003e02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e04:	429a      	cmp	r2, r3
 8003e06:	d107      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e14:	429a      	cmp	r2, r3
 8003e16:	d001      	beq.n	8003e1c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e000      	b.n	8003e1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3718      	adds	r7, #24
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
 8003e26:	bf00      	nop
 8003e28:	40023800 	.word	0x40023800

08003e2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e0cc      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e40:	4b68      	ldr	r3, [pc, #416]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d90c      	bls.n	8003e68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4e:	4b65      	ldr	r3, [pc, #404]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e50:	683a      	ldr	r2, [r7, #0]
 8003e52:	b2d2      	uxtb	r2, r2
 8003e54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e56:	4b63      	ldr	r3, [pc, #396]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0307 	and.w	r3, r3, #7
 8003e5e:	683a      	ldr	r2, [r7, #0]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d001      	beq.n	8003e68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e0b8      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0302 	and.w	r3, r3, #2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d020      	beq.n	8003eb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0304 	and.w	r3, r3, #4
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d005      	beq.n	8003e8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e80:	4b59      	ldr	r3, [pc, #356]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	4a58      	ldr	r2, [pc, #352]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e86:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e8a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f003 0308 	and.w	r3, r3, #8
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e98:	4b53      	ldr	r3, [pc, #332]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	689b      	ldr	r3, [r3, #8]
 8003e9c:	4a52      	ldr	r2, [pc, #328]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ea2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea4:	4b50      	ldr	r3, [pc, #320]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	494d      	ldr	r1, [pc, #308]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb2:	4313      	orrs	r3, r2
 8003eb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d044      	beq.n	8003f4c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d107      	bne.n	8003eda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eca:	4b47      	ldr	r3, [pc, #284]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d119      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e07f      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d003      	beq.n	8003eea <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ee6:	2b03      	cmp	r3, #3
 8003ee8:	d107      	bne.n	8003efa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003eea:	4b3f      	ldr	r3, [pc, #252]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d109      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e06f      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efa:	4b3b      	ldr	r3, [pc, #236]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d101      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e067      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f0a:	4b37      	ldr	r3, [pc, #220]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f023 0203 	bic.w	r2, r3, #3
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	4934      	ldr	r1, [pc, #208]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f1c:	f7ff f99c 	bl	8003258 <HAL_GetTick>
 8003f20:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f22:	e00a      	b.n	8003f3a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f24:	f7ff f998 	bl	8003258 <HAL_GetTick>
 8003f28:	4602      	mov	r2, r0
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	1ad3      	subs	r3, r2, r3
 8003f2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e04f      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f003 020c 	and.w	r2, r3, #12
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d1eb      	bne.n	8003f24 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f4c:	4b25      	ldr	r3, [pc, #148]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0307 	and.w	r3, r3, #7
 8003f54:	683a      	ldr	r2, [r7, #0]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d20c      	bcs.n	8003f74 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f5a:	4b22      	ldr	r3, [pc, #136]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f5c:	683a      	ldr	r2, [r7, #0]
 8003f5e:	b2d2      	uxtb	r2, r2
 8003f60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f62:	4b20      	ldr	r3, [pc, #128]	@ (8003fe4 <HAL_RCC_ClockConfig+0x1b8>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0307 	and.w	r3, r3, #7
 8003f6a:	683a      	ldr	r2, [r7, #0]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d001      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e032      	b.n	8003fda <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0304 	and.w	r3, r3, #4
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d008      	beq.n	8003f92 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f80:	4b19      	ldr	r3, [pc, #100]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	4916      	ldr	r1, [pc, #88]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0308 	and.w	r3, r3, #8
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d009      	beq.n	8003fb2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f9e:	4b12      	ldr	r3, [pc, #72]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	691b      	ldr	r3, [r3, #16]
 8003faa:	00db      	lsls	r3, r3, #3
 8003fac:	490e      	ldr	r1, [pc, #56]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fb2:	f000 f821 	bl	8003ff8 <HAL_RCC_GetSysClockFreq>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe8 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	091b      	lsrs	r3, r3, #4
 8003fbe:	f003 030f 	and.w	r3, r3, #15
 8003fc2:	490a      	ldr	r1, [pc, #40]	@ (8003fec <HAL_RCC_ClockConfig+0x1c0>)
 8003fc4:	5ccb      	ldrb	r3, [r1, r3]
 8003fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8003fca:	4a09      	ldr	r2, [pc, #36]	@ (8003ff0 <HAL_RCC_ClockConfig+0x1c4>)
 8003fcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003fce:	4b09      	ldr	r3, [pc, #36]	@ (8003ff4 <HAL_RCC_ClockConfig+0x1c8>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7ff f8fc 	bl	80031d0 <HAL_InitTick>

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	40023c00 	.word	0x40023c00
 8003fe8:	40023800 	.word	0x40023800
 8003fec:	08008b38 	.word	0x08008b38
 8003ff0:	20000020 	.word	0x20000020
 8003ff4:	20000024 	.word	0x20000024

08003ff8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ff8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ffc:	b090      	sub	sp, #64	@ 0x40
 8003ffe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004000:	2300      	movs	r3, #0
 8004002:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800400c:	2300      	movs	r3, #0
 800400e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004010:	4b59      	ldr	r3, [pc, #356]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f003 030c 	and.w	r3, r3, #12
 8004018:	2b08      	cmp	r3, #8
 800401a:	d00d      	beq.n	8004038 <HAL_RCC_GetSysClockFreq+0x40>
 800401c:	2b08      	cmp	r3, #8
 800401e:	f200 80a1 	bhi.w	8004164 <HAL_RCC_GetSysClockFreq+0x16c>
 8004022:	2b00      	cmp	r3, #0
 8004024:	d002      	beq.n	800402c <HAL_RCC_GetSysClockFreq+0x34>
 8004026:	2b04      	cmp	r3, #4
 8004028:	d003      	beq.n	8004032 <HAL_RCC_GetSysClockFreq+0x3a>
 800402a:	e09b      	b.n	8004164 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800402c:	4b53      	ldr	r3, [pc, #332]	@ (800417c <HAL_RCC_GetSysClockFreq+0x184>)
 800402e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004030:	e09b      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004032:	4b53      	ldr	r3, [pc, #332]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x188>)
 8004034:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004036:	e098      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004038:	4b4f      	ldr	r3, [pc, #316]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 800403a:	685b      	ldr	r3, [r3, #4]
 800403c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004040:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004042:	4b4d      	ldr	r3, [pc, #308]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d028      	beq.n	80040a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800404e:	4b4a      	ldr	r3, [pc, #296]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	099b      	lsrs	r3, r3, #6
 8004054:	2200      	movs	r2, #0
 8004056:	623b      	str	r3, [r7, #32]
 8004058:	627a      	str	r2, [r7, #36]	@ 0x24
 800405a:	6a3b      	ldr	r3, [r7, #32]
 800405c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004060:	2100      	movs	r1, #0
 8004062:	4b47      	ldr	r3, [pc, #284]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x188>)
 8004064:	fb03 f201 	mul.w	r2, r3, r1
 8004068:	2300      	movs	r3, #0
 800406a:	fb00 f303 	mul.w	r3, r0, r3
 800406e:	4413      	add	r3, r2
 8004070:	4a43      	ldr	r2, [pc, #268]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x188>)
 8004072:	fba0 1202 	umull	r1, r2, r0, r2
 8004076:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004078:	460a      	mov	r2, r1
 800407a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800407c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800407e:	4413      	add	r3, r2
 8004080:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004084:	2200      	movs	r2, #0
 8004086:	61bb      	str	r3, [r7, #24]
 8004088:	61fa      	str	r2, [r7, #28]
 800408a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800408e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004092:	f7fc fd91 	bl	8000bb8 <__aeabi_uldivmod>
 8004096:	4602      	mov	r2, r0
 8004098:	460b      	mov	r3, r1
 800409a:	4613      	mov	r3, r2
 800409c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800409e:	e053      	b.n	8004148 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a0:	4b35      	ldr	r3, [pc, #212]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	099b      	lsrs	r3, r3, #6
 80040a6:	2200      	movs	r2, #0
 80040a8:	613b      	str	r3, [r7, #16]
 80040aa:	617a      	str	r2, [r7, #20]
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80040b2:	f04f 0b00 	mov.w	fp, #0
 80040b6:	4652      	mov	r2, sl
 80040b8:	465b      	mov	r3, fp
 80040ba:	f04f 0000 	mov.w	r0, #0
 80040be:	f04f 0100 	mov.w	r1, #0
 80040c2:	0159      	lsls	r1, r3, #5
 80040c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040c8:	0150      	lsls	r0, r2, #5
 80040ca:	4602      	mov	r2, r0
 80040cc:	460b      	mov	r3, r1
 80040ce:	ebb2 080a 	subs.w	r8, r2, sl
 80040d2:	eb63 090b 	sbc.w	r9, r3, fp
 80040d6:	f04f 0200 	mov.w	r2, #0
 80040da:	f04f 0300 	mov.w	r3, #0
 80040de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80040e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80040e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80040ea:	ebb2 0408 	subs.w	r4, r2, r8
 80040ee:	eb63 0509 	sbc.w	r5, r3, r9
 80040f2:	f04f 0200 	mov.w	r2, #0
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	00eb      	lsls	r3, r5, #3
 80040fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004100:	00e2      	lsls	r2, r4, #3
 8004102:	4614      	mov	r4, r2
 8004104:	461d      	mov	r5, r3
 8004106:	eb14 030a 	adds.w	r3, r4, sl
 800410a:	603b      	str	r3, [r7, #0]
 800410c:	eb45 030b 	adc.w	r3, r5, fp
 8004110:	607b      	str	r3, [r7, #4]
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	f04f 0300 	mov.w	r3, #0
 800411a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800411e:	4629      	mov	r1, r5
 8004120:	028b      	lsls	r3, r1, #10
 8004122:	4621      	mov	r1, r4
 8004124:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004128:	4621      	mov	r1, r4
 800412a:	028a      	lsls	r2, r1, #10
 800412c:	4610      	mov	r0, r2
 800412e:	4619      	mov	r1, r3
 8004130:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004132:	2200      	movs	r2, #0
 8004134:	60bb      	str	r3, [r7, #8]
 8004136:	60fa      	str	r2, [r7, #12]
 8004138:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800413c:	f7fc fd3c 	bl	8000bb8 <__aeabi_uldivmod>
 8004140:	4602      	mov	r2, r0
 8004142:	460b      	mov	r3, r1
 8004144:	4613      	mov	r3, r2
 8004146:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004148:	4b0b      	ldr	r3, [pc, #44]	@ (8004178 <HAL_RCC_GetSysClockFreq+0x180>)
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	0c1b      	lsrs	r3, r3, #16
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	3301      	adds	r3, #1
 8004154:	005b      	lsls	r3, r3, #1
 8004156:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004158:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800415a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004160:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004162:	e002      	b.n	800416a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004164:	4b05      	ldr	r3, [pc, #20]	@ (800417c <HAL_RCC_GetSysClockFreq+0x184>)
 8004166:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800416a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800416c:	4618      	mov	r0, r3
 800416e:	3740      	adds	r7, #64	@ 0x40
 8004170:	46bd      	mov	sp, r7
 8004172:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004176:	bf00      	nop
 8004178:	40023800 	.word	0x40023800
 800417c:	00f42400 	.word	0x00f42400
 8004180:	017d7840 	.word	0x017d7840

08004184 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004188:	4b03      	ldr	r3, [pc, #12]	@ (8004198 <HAL_RCC_GetHCLKFreq+0x14>)
 800418a:	681b      	ldr	r3, [r3, #0]
}
 800418c:	4618      	mov	r0, r3
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	20000020 	.word	0x20000020

0800419c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041a0:	f7ff fff0 	bl	8004184 <HAL_RCC_GetHCLKFreq>
 80041a4:	4602      	mov	r2, r0
 80041a6:	4b05      	ldr	r3, [pc, #20]	@ (80041bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	0a9b      	lsrs	r3, r3, #10
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	4903      	ldr	r1, [pc, #12]	@ (80041c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b2:	5ccb      	ldrb	r3, [r1, r3]
 80041b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40023800 	.word	0x40023800
 80041c0:	08008b48 	.word	0x08008b48

080041c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041c8:	f7ff ffdc 	bl	8004184 <HAL_RCC_GetHCLKFreq>
 80041cc:	4602      	mov	r2, r0
 80041ce:	4b05      	ldr	r3, [pc, #20]	@ (80041e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	0b5b      	lsrs	r3, r3, #13
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	4903      	ldr	r1, [pc, #12]	@ (80041e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041da:	5ccb      	ldrb	r3, [r1, r3]
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40023800 	.word	0x40023800
 80041e8:	08008b48 	.word	0x08008b48

080041ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b082      	sub	sp, #8
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d101      	bne.n	80041fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e041      	b.n	8004282 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d106      	bne.n	8004218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fe fb68 	bl	80028e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681a      	ldr	r2, [r3, #0]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	3304      	adds	r3, #4
 8004228:	4619      	mov	r1, r3
 800422a:	4610      	mov	r0, r2
 800422c:	f000 fc76 	bl	8004b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2201      	movs	r2, #1
 8004244:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2201      	movs	r2, #1
 8004254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2201      	movs	r2, #1
 800426c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004280:	2300      	movs	r3, #0
}
 8004282:	4618      	mov	r0, r3
 8004284:	3708      	adds	r7, #8
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
	...

0800428c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b01      	cmp	r3, #1
 800429e:	d001      	beq.n	80042a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e044      	b.n	800432e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68da      	ldr	r2, [r3, #12]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f042 0201 	orr.w	r2, r2, #1
 80042ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a1e      	ldr	r2, [pc, #120]	@ (800433c <HAL_TIM_Base_Start_IT+0xb0>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d018      	beq.n	80042f8 <HAL_TIM_Base_Start_IT+0x6c>
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042ce:	d013      	beq.n	80042f8 <HAL_TIM_Base_Start_IT+0x6c>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	4a1a      	ldr	r2, [pc, #104]	@ (8004340 <HAL_TIM_Base_Start_IT+0xb4>)
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d00e      	beq.n	80042f8 <HAL_TIM_Base_Start_IT+0x6c>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	4a19      	ldr	r2, [pc, #100]	@ (8004344 <HAL_TIM_Base_Start_IT+0xb8>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d009      	beq.n	80042f8 <HAL_TIM_Base_Start_IT+0x6c>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a17      	ldr	r2, [pc, #92]	@ (8004348 <HAL_TIM_Base_Start_IT+0xbc>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d004      	beq.n	80042f8 <HAL_TIM_Base_Start_IT+0x6c>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	4a16      	ldr	r2, [pc, #88]	@ (800434c <HAL_TIM_Base_Start_IT+0xc0>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	d111      	bne.n	800431c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	689b      	ldr	r3, [r3, #8]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2b06      	cmp	r3, #6
 8004308:	d010      	beq.n	800432c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f042 0201 	orr.w	r2, r2, #1
 8004318:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800431a:	e007      	b.n	800432c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f042 0201 	orr.w	r2, r2, #1
 800432a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3714      	adds	r7, #20
 8004332:	46bd      	mov	sp, r7
 8004334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004338:	4770      	bx	lr
 800433a:	bf00      	nop
 800433c:	40010000 	.word	0x40010000
 8004340:	40000400 	.word	0x40000400
 8004344:	40000800 	.word	0x40000800
 8004348:	40000c00 	.word	0x40000c00
 800434c:	40014000 	.word	0x40014000

08004350 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b082      	sub	sp, #8
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e041      	b.n	80043e6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004368:	b2db      	uxtb	r3, r3
 800436a:	2b00      	cmp	r3, #0
 800436c:	d106      	bne.n	800437c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f839 	bl	80043ee <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2202      	movs	r2, #2
 8004380:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	3304      	adds	r3, #4
 800438c:	4619      	mov	r1, r3
 800438e:	4610      	mov	r0, r2
 8004390:	f000 fbc4 	bl	8004b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3708      	adds	r7, #8
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80043ee:	b480      	push	{r7}
 80043f0:	b083      	sub	sp, #12
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80043f6:	bf00      	nop
 80043f8:	370c      	adds	r7, #12
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr

08004402 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004402:	b580      	push	{r7, lr}
 8004404:	b082      	sub	sp, #8
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d101      	bne.n	8004414 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e041      	b.n	8004498 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800441a:	b2db      	uxtb	r3, r3
 800441c:	2b00      	cmp	r3, #0
 800441e:	d106      	bne.n	800442e <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f000 f839 	bl	80044a0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2202      	movs	r2, #2
 8004432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	3304      	adds	r3, #4
 800443e:	4619      	mov	r1, r3
 8004440:	4610      	mov	r0, r2
 8004442:	f000 fb6b 	bl	8004b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2201      	movs	r2, #1
 8004462:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2201      	movs	r2, #1
 800446a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2201      	movs	r2, #1
 800447a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2201      	movs	r2, #1
 8004482:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2201      	movs	r2, #1
 800448a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2201      	movs	r2, #1
 8004492:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004496:	2300      	movs	r3, #0
}
 8004498:	4618      	mov	r0, r3
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}

080044a0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80044a8:	bf00      	nop
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b084      	sub	sp, #16
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68db      	ldr	r3, [r3, #12]
 80044c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d020      	beq.n	8004518 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d01b      	beq.n	8004518 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f06f 0202 	mvn.w	r2, #2
 80044e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2201      	movs	r2, #1
 80044ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	699b      	ldr	r3, [r3, #24]
 80044f6:	f003 0303 	and.w	r3, r3, #3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d003      	beq.n	8004506 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f7fd fc10 	bl	8001d24 <HAL_TIM_IC_CaptureCallback>
 8004504:	e005      	b.n	8004512 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 fae9 	bl	8004ade <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 faf0 	bl	8004af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2200      	movs	r2, #0
 8004516:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	f003 0304 	and.w	r3, r3, #4
 800451e:	2b00      	cmp	r3, #0
 8004520:	d020      	beq.n	8004564 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f003 0304 	and.w	r3, r3, #4
 8004528:	2b00      	cmp	r3, #0
 800452a:	d01b      	beq.n	8004564 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f06f 0204 	mvn.w	r2, #4
 8004534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2202      	movs	r2, #2
 800453a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004546:	2b00      	cmp	r3, #0
 8004548:	d003      	beq.n	8004552 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fd fbea 	bl	8001d24 <HAL_TIM_IC_CaptureCallback>
 8004550:	e005      	b.n	800455e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f000 fac3 	bl	8004ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 faca 	bl	8004af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2200      	movs	r2, #0
 8004562:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f003 0308 	and.w	r3, r3, #8
 800456a:	2b00      	cmp	r3, #0
 800456c:	d020      	beq.n	80045b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f003 0308 	and.w	r3, r3, #8
 8004574:	2b00      	cmp	r3, #0
 8004576:	d01b      	beq.n	80045b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f06f 0208 	mvn.w	r2, #8
 8004580:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2204      	movs	r2, #4
 8004586:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	69db      	ldr	r3, [r3, #28]
 800458e:	f003 0303 	and.w	r3, r3, #3
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7fd fbc4 	bl	8001d24 <HAL_TIM_IC_CaptureCallback>
 800459c:	e005      	b.n	80045aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fa9d 	bl	8004ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 faa4 	bl	8004af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80045b0:	68bb      	ldr	r3, [r7, #8]
 80045b2:	f003 0310 	and.w	r3, r3, #16
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d020      	beq.n	80045fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	f003 0310 	and.w	r3, r3, #16
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d01b      	beq.n	80045fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f06f 0210 	mvn.w	r2, #16
 80045cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2208      	movs	r2, #8
 80045d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	69db      	ldr	r3, [r3, #28]
 80045da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d003      	beq.n	80045ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7fd fb9e 	bl	8001d24 <HAL_TIM_IC_CaptureCallback>
 80045e8:	e005      	b.n	80045f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f000 fa77 	bl	8004ade <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045f0:	6878      	ldr	r0, [r7, #4]
 80045f2:	f000 fa7e 	bl	8004af2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00c      	beq.n	8004620 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	f003 0301 	and.w	r3, r3, #1
 800460c:	2b00      	cmp	r3, #0
 800460e:	d007      	beq.n	8004620 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f06f 0201 	mvn.w	r2, #1
 8004618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f7fd fb98 	bl	8001d50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00c      	beq.n	8004644 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004630:	2b00      	cmp	r3, #0
 8004632:	d007      	beq.n	8004644 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800463c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 feae 	bl	80053a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800464a:	2b00      	cmp	r3, #0
 800464c:	d00c      	beq.n	8004668 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004660:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 fa4f 	bl	8004b06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	f003 0320 	and.w	r3, r3, #32
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00c      	beq.n	800468c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b00      	cmp	r3, #0
 800467a:	d007      	beq.n	800468c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f06f 0220 	mvn.w	r2, #32
 8004684:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 fe80 	bl	800538c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800468c:	bf00      	nop
 800468e:	3710      	adds	r7, #16
 8004690:	46bd      	mov	sp, r7
 8004692:	bd80      	pop	{r7, pc}

08004694 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b086      	sub	sp, #24
 8004698:	af00      	add	r7, sp, #0
 800469a:	60f8      	str	r0, [r7, #12]
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046a0:	2300      	movs	r3, #0
 80046a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_TIM_IC_ConfigChannel+0x1e>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e088      	b.n	80047c4 <HAL_TIM_IC_ConfigChannel+0x130>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d11b      	bne.n	80046f8 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80046d0:	f000 fc36 	bl	8004f40 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	699a      	ldr	r2, [r3, #24]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 020c 	bic.w	r2, r2, #12
 80046e2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	6999      	ldr	r1, [r3, #24]
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	689a      	ldr	r2, [r3, #8]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	430a      	orrs	r2, r1
 80046f4:	619a      	str	r2, [r3, #24]
 80046f6:	e060      	b.n	80047ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2b04      	cmp	r3, #4
 80046fc:	d11c      	bne.n	8004738 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800470e:	f000 fcae 	bl	800506e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	699a      	ldr	r2, [r3, #24]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004720:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	6999      	ldr	r1, [r3, #24]
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	021a      	lsls	r2, r3, #8
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	619a      	str	r2, [r3, #24]
 8004736:	e040      	b.n	80047ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b08      	cmp	r3, #8
 800473c:	d11b      	bne.n	8004776 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800474a:	68bb      	ldr	r3, [r7, #8]
 800474c:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800474e:	f000 fcfb 	bl	8005148 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	69da      	ldr	r2, [r3, #28]
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f022 020c 	bic.w	r2, r2, #12
 8004760:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	69d9      	ldr	r1, [r3, #28]
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	430a      	orrs	r2, r1
 8004772:	61da      	str	r2, [r3, #28]
 8004774:	e021      	b.n	80047ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b0c      	cmp	r3, #12
 800477a:	d11c      	bne.n	80047b6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800478c:	f000 fd18 	bl	80051c0 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	69da      	ldr	r2, [r3, #28]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800479e:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	69d9      	ldr	r1, [r3, #28]
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	689b      	ldr	r3, [r3, #8]
 80047aa:	021a      	lsls	r2, r3, #8
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	61da      	str	r2, [r3, #28]
 80047b4:	e001      	b.n	80047ba <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80047b6:	2301      	movs	r3, #1
 80047b8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80047c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3718      	adds	r7, #24
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047d8:	2300      	movs	r3, #0
 80047da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d101      	bne.n	80047ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80047e6:	2302      	movs	r3, #2
 80047e8:	e0ae      	b.n	8004948 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2b0c      	cmp	r3, #12
 80047f6:	f200 809f 	bhi.w	8004938 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80047fa:	a201      	add	r2, pc, #4	@ (adr r2, 8004800 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80047fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004800:	08004835 	.word	0x08004835
 8004804:	08004939 	.word	0x08004939
 8004808:	08004939 	.word	0x08004939
 800480c:	08004939 	.word	0x08004939
 8004810:	08004875 	.word	0x08004875
 8004814:	08004939 	.word	0x08004939
 8004818:	08004939 	.word	0x08004939
 800481c:	08004939 	.word	0x08004939
 8004820:	080048b7 	.word	0x080048b7
 8004824:	08004939 	.word	0x08004939
 8004828:	08004939 	.word	0x08004939
 800482c:	08004939 	.word	0x08004939
 8004830:	080048f7 	.word	0x080048f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68b9      	ldr	r1, [r7, #8]
 800483a:	4618      	mov	r0, r3
 800483c:	f000 f9f4 	bl	8004c28 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699a      	ldr	r2, [r3, #24]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f042 0208 	orr.w	r2, r2, #8
 800484e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	699a      	ldr	r2, [r3, #24]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f022 0204 	bic.w	r2, r2, #4
 800485e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6999      	ldr	r1, [r3, #24]
 8004866:	68bb      	ldr	r3, [r7, #8]
 8004868:	691a      	ldr	r2, [r3, #16]
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	430a      	orrs	r2, r1
 8004870:	619a      	str	r2, [r3, #24]
      break;
 8004872:	e064      	b.n	800493e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68b9      	ldr	r1, [r7, #8]
 800487a:	4618      	mov	r0, r3
 800487c:	f000 fa3a 	bl	8004cf4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	699a      	ldr	r2, [r3, #24]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800488e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	699a      	ldr	r2, [r3, #24]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800489e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	6999      	ldr	r1, [r3, #24]
 80048a6:	68bb      	ldr	r3, [r7, #8]
 80048a8:	691b      	ldr	r3, [r3, #16]
 80048aa:	021a      	lsls	r2, r3, #8
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	430a      	orrs	r2, r1
 80048b2:	619a      	str	r2, [r3, #24]
      break;
 80048b4:	e043      	b.n	800493e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68b9      	ldr	r1, [r7, #8]
 80048bc:	4618      	mov	r0, r3
 80048be:	f000 fa85 	bl	8004dcc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	69da      	ldr	r2, [r3, #28]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0208 	orr.w	r2, r2, #8
 80048d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	69da      	ldr	r2, [r3, #28]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f022 0204 	bic.w	r2, r2, #4
 80048e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	69d9      	ldr	r1, [r3, #28]
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	691a      	ldr	r2, [r3, #16]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	430a      	orrs	r2, r1
 80048f2:	61da      	str	r2, [r3, #28]
      break;
 80048f4:	e023      	b.n	800493e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68b9      	ldr	r1, [r7, #8]
 80048fc:	4618      	mov	r0, r3
 80048fe:	f000 facf 	bl	8004ea0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	69da      	ldr	r2, [r3, #28]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004910:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	69da      	ldr	r2, [r3, #28]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004920:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	69d9      	ldr	r1, [r3, #28]
 8004928:	68bb      	ldr	r3, [r7, #8]
 800492a:	691b      	ldr	r3, [r3, #16]
 800492c:	021a      	lsls	r2, r3, #8
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	430a      	orrs	r2, r1
 8004934:	61da      	str	r2, [r3, #28]
      break;
 8004936:	e002      	b.n	800493e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	75fb      	strb	r3, [r7, #23]
      break;
 800493c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004946:	7dfb      	ldrb	r3, [r7, #23]
}
 8004948:	4618      	mov	r0, r3
 800494a:	3718      	adds	r7, #24
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}

08004950 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800495a:	2300      	movs	r3, #0
 800495c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004964:	2b01      	cmp	r3, #1
 8004966:	d101      	bne.n	800496c <HAL_TIM_ConfigClockSource+0x1c>
 8004968:	2302      	movs	r3, #2
 800496a:	e0b4      	b.n	8004ad6 <HAL_TIM_ConfigClockSource+0x186>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2202      	movs	r2, #2
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800498a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004992:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049a4:	d03e      	beq.n	8004a24 <HAL_TIM_ConfigClockSource+0xd4>
 80049a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049aa:	f200 8087 	bhi.w	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049b2:	f000 8086 	beq.w	8004ac2 <HAL_TIM_ConfigClockSource+0x172>
 80049b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049ba:	d87f      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049bc:	2b70      	cmp	r3, #112	@ 0x70
 80049be:	d01a      	beq.n	80049f6 <HAL_TIM_ConfigClockSource+0xa6>
 80049c0:	2b70      	cmp	r3, #112	@ 0x70
 80049c2:	d87b      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049c4:	2b60      	cmp	r3, #96	@ 0x60
 80049c6:	d050      	beq.n	8004a6a <HAL_TIM_ConfigClockSource+0x11a>
 80049c8:	2b60      	cmp	r3, #96	@ 0x60
 80049ca:	d877      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049cc:	2b50      	cmp	r3, #80	@ 0x50
 80049ce:	d03c      	beq.n	8004a4a <HAL_TIM_ConfigClockSource+0xfa>
 80049d0:	2b50      	cmp	r3, #80	@ 0x50
 80049d2:	d873      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049d4:	2b40      	cmp	r3, #64	@ 0x40
 80049d6:	d058      	beq.n	8004a8a <HAL_TIM_ConfigClockSource+0x13a>
 80049d8:	2b40      	cmp	r3, #64	@ 0x40
 80049da:	d86f      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049dc:	2b30      	cmp	r3, #48	@ 0x30
 80049de:	d064      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x15a>
 80049e0:	2b30      	cmp	r3, #48	@ 0x30
 80049e2:	d86b      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049e4:	2b20      	cmp	r3, #32
 80049e6:	d060      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x15a>
 80049e8:	2b20      	cmp	r3, #32
 80049ea:	d867      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d05c      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x15a>
 80049f0:	2b10      	cmp	r3, #16
 80049f2:	d05a      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x15a>
 80049f4:	e062      	b.n	8004abc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a06:	f000 fc33 	bl	8005270 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	609a      	str	r2, [r3, #8]
      break;
 8004a22:	e04f      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a34:	f000 fc1c 	bl	8005270 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689a      	ldr	r2, [r3, #8]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a46:	609a      	str	r2, [r3, #8]
      break;
 8004a48:	e03c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a56:	461a      	mov	r2, r3
 8004a58:	f000 fada 	bl	8005010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2150      	movs	r1, #80	@ 0x50
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fbe9 	bl	800523a <TIM_ITRx_SetConfig>
      break;
 8004a68:	e02c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a76:	461a      	mov	r2, r3
 8004a78:	f000 fb36 	bl	80050e8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2160      	movs	r1, #96	@ 0x60
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 fbd9 	bl	800523a <TIM_ITRx_SetConfig>
      break;
 8004a88:	e01c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a96:	461a      	mov	r2, r3
 8004a98:	f000 faba 	bl	8005010 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2140      	movs	r1, #64	@ 0x40
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 fbc9 	bl	800523a <TIM_ITRx_SetConfig>
      break;
 8004aa8:	e00c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4610      	mov	r0, r2
 8004ab6:	f000 fbc0 	bl	800523a <TIM_ITRx_SetConfig>
      break;
 8004aba:	e003      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	73fb      	strb	r3, [r7, #15]
      break;
 8004ac0:	e000      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ac2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3710      	adds	r7, #16
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ade:	b480      	push	{r7}
 8004ae0:	b083      	sub	sp, #12
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ae6:	bf00      	nop
 8004ae8:	370c      	adds	r7, #12
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr

08004af2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004af2:	b480      	push	{r7}
 8004af4:	b083      	sub	sp, #12
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004afa:	bf00      	nop
 8004afc:	370c      	adds	r7, #12
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b083      	sub	sp, #12
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b0e:	bf00      	nop
 8004b10:	370c      	adds	r7, #12
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
	...

08004b1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b085      	sub	sp, #20
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	4a37      	ldr	r2, [pc, #220]	@ (8004c0c <TIM_Base_SetConfig+0xf0>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d00f      	beq.n	8004b54 <TIM_Base_SetConfig+0x38>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b3a:	d00b      	beq.n	8004b54 <TIM_Base_SetConfig+0x38>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	4a34      	ldr	r2, [pc, #208]	@ (8004c10 <TIM_Base_SetConfig+0xf4>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d007      	beq.n	8004b54 <TIM_Base_SetConfig+0x38>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	4a33      	ldr	r2, [pc, #204]	@ (8004c14 <TIM_Base_SetConfig+0xf8>)
 8004b48:	4293      	cmp	r3, r2
 8004b4a:	d003      	beq.n	8004b54 <TIM_Base_SetConfig+0x38>
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a32      	ldr	r2, [pc, #200]	@ (8004c18 <TIM_Base_SetConfig+0xfc>)
 8004b50:	4293      	cmp	r3, r2
 8004b52:	d108      	bne.n	8004b66 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	4a28      	ldr	r2, [pc, #160]	@ (8004c0c <TIM_Base_SetConfig+0xf0>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d01b      	beq.n	8004ba6 <TIM_Base_SetConfig+0x8a>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b74:	d017      	beq.n	8004ba6 <TIM_Base_SetConfig+0x8a>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	4a25      	ldr	r2, [pc, #148]	@ (8004c10 <TIM_Base_SetConfig+0xf4>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d013      	beq.n	8004ba6 <TIM_Base_SetConfig+0x8a>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	4a24      	ldr	r2, [pc, #144]	@ (8004c14 <TIM_Base_SetConfig+0xf8>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d00f      	beq.n	8004ba6 <TIM_Base_SetConfig+0x8a>
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	4a23      	ldr	r2, [pc, #140]	@ (8004c18 <TIM_Base_SetConfig+0xfc>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d00b      	beq.n	8004ba6 <TIM_Base_SetConfig+0x8a>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	4a22      	ldr	r2, [pc, #136]	@ (8004c1c <TIM_Base_SetConfig+0x100>)
 8004b92:	4293      	cmp	r3, r2
 8004b94:	d007      	beq.n	8004ba6 <TIM_Base_SetConfig+0x8a>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a21      	ldr	r2, [pc, #132]	@ (8004c20 <TIM_Base_SetConfig+0x104>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d003      	beq.n	8004ba6 <TIM_Base_SetConfig+0x8a>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	4a20      	ldr	r2, [pc, #128]	@ (8004c24 <TIM_Base_SetConfig+0x108>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d108      	bne.n	8004bb8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004bac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	68fa      	ldr	r2, [r7, #12]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bbe:	683b      	ldr	r3, [r7, #0]
 8004bc0:	695b      	ldr	r3, [r3, #20]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	689a      	ldr	r2, [r3, #8]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8004c0c <TIM_Base_SetConfig+0xf0>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d103      	bne.n	8004be6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	691a      	ldr	r2, [r3, #16]
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f043 0204 	orr.w	r2, r3, #4
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	68fa      	ldr	r2, [r7, #12]
 8004bfc:	601a      	str	r2, [r3, #0]
}
 8004bfe:	bf00      	nop
 8004c00:	3714      	adds	r7, #20
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	40010000 	.word	0x40010000
 8004c10:	40000400 	.word	0x40000400
 8004c14:	40000800 	.word	0x40000800
 8004c18:	40000c00 	.word	0x40000c00
 8004c1c:	40014000 	.word	0x40014000
 8004c20:	40014400 	.word	0x40014400
 8004c24:	40014800 	.word	0x40014800

08004c28 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b087      	sub	sp, #28
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a1b      	ldr	r3, [r3, #32]
 8004c36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	f023 0201 	bic.w	r2, r3, #1
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f023 0303 	bic.w	r3, r3, #3
 8004c5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f023 0302 	bic.w	r3, r3, #2
 8004c70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	697a      	ldr	r2, [r7, #20]
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a1c      	ldr	r2, [pc, #112]	@ (8004cf0 <TIM_OC1_SetConfig+0xc8>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d10c      	bne.n	8004c9e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	f023 0308 	bic.w	r3, r3, #8
 8004c8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	697a      	ldr	r2, [r7, #20]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c96:	697b      	ldr	r3, [r7, #20]
 8004c98:	f023 0304 	bic.w	r3, r3, #4
 8004c9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a13      	ldr	r2, [pc, #76]	@ (8004cf0 <TIM_OC1_SetConfig+0xc8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d111      	bne.n	8004cca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004ca6:	693b      	ldr	r3, [r7, #16]
 8004ca8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004cb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	693a      	ldr	r2, [r7, #16]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	693a      	ldr	r2, [r7, #16]
 8004cce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	697a      	ldr	r2, [r7, #20]
 8004ce2:	621a      	str	r2, [r3, #32]
}
 8004ce4:	bf00      	nop
 8004ce6:	371c      	adds	r7, #28
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cee:	4770      	bx	lr
 8004cf0:	40010000 	.word	0x40010000

08004cf4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b087      	sub	sp, #28
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
 8004cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a1b      	ldr	r3, [r3, #32]
 8004d08:	f023 0210 	bic.w	r2, r3, #16
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	021b      	lsls	r3, r3, #8
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	f023 0320 	bic.w	r3, r3, #32
 8004d3e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	011b      	lsls	r3, r3, #4
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a1e      	ldr	r2, [pc, #120]	@ (8004dc8 <TIM_OC2_SetConfig+0xd4>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d10d      	bne.n	8004d70 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	697a      	ldr	r2, [r7, #20]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a15      	ldr	r2, [pc, #84]	@ (8004dc8 <TIM_OC2_SetConfig+0xd4>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d113      	bne.n	8004da0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004d7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004d86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	693a      	ldr	r2, [r7, #16]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	009b      	lsls	r3, r3, #2
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	68fa      	ldr	r2, [r7, #12]
 8004daa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	697a      	ldr	r2, [r7, #20]
 8004db8:	621a      	str	r2, [r3, #32]
}
 8004dba:	bf00      	nop
 8004dbc:	371c      	adds	r7, #28
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	40010000 	.word	0x40010000

08004dcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b087      	sub	sp, #28
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6a1b      	ldr	r3, [r3, #32]
 8004de0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	69db      	ldr	r3, [r3, #28]
 8004df2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004dfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	f023 0303 	bic.w	r3, r3, #3
 8004e02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e0e:	697b      	ldr	r3, [r7, #20]
 8004e10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	021b      	lsls	r3, r3, #8
 8004e1c:	697a      	ldr	r2, [r7, #20]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a1d      	ldr	r2, [pc, #116]	@ (8004e9c <TIM_OC3_SetConfig+0xd0>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d10d      	bne.n	8004e46 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e30:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	021b      	lsls	r3, r3, #8
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e3e:	697b      	ldr	r3, [r7, #20]
 8004e40:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	4a14      	ldr	r2, [pc, #80]	@ (8004e9c <TIM_OC3_SetConfig+0xd0>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d113      	bne.n	8004e76 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004e54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004e5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	011b      	lsls	r3, r3, #4
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	699b      	ldr	r3, [r3, #24]
 8004e6e:	011b      	lsls	r3, r3, #4
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	4313      	orrs	r3, r2
 8004e74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	693a      	ldr	r2, [r7, #16]
 8004e7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685a      	ldr	r2, [r3, #4]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	697a      	ldr	r2, [r7, #20]
 8004e8e:	621a      	str	r2, [r3, #32]
}
 8004e90:	bf00      	nop
 8004e92:	371c      	adds	r7, #28
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr
 8004e9c:	40010000 	.word	0x40010000

08004ea0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b087      	sub	sp, #28
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
 8004ea8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a1b      	ldr	r3, [r3, #32]
 8004eae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a1b      	ldr	r3, [r3, #32]
 8004eb4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	69db      	ldr	r3, [r3, #28]
 8004ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ece:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ed6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	021b      	lsls	r3, r3, #8
 8004ede:	68fa      	ldr	r2, [r7, #12]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004eea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	031b      	lsls	r3, r3, #12
 8004ef2:	693a      	ldr	r2, [r7, #16]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	4a10      	ldr	r2, [pc, #64]	@ (8004f3c <TIM_OC4_SetConfig+0x9c>)
 8004efc:	4293      	cmp	r3, r2
 8004efe:	d109      	bne.n	8004f14 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f06:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	019b      	lsls	r3, r3, #6
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68fa      	ldr	r2, [r7, #12]
 8004f1e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	621a      	str	r2, [r3, #32]
}
 8004f2e:	bf00      	nop
 8004f30:	371c      	adds	r7, #28
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	40010000 	.word	0x40010000

08004f40 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b087      	sub	sp, #28
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	60f8      	str	r0, [r7, #12]
 8004f48:	60b9      	str	r1, [r7, #8]
 8004f4a:	607a      	str	r2, [r7, #4]
 8004f4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6a1b      	ldr	r3, [r3, #32]
 8004f58:	f023 0201 	bic.w	r2, r3, #1
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	699b      	ldr	r3, [r3, #24]
 8004f64:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	4a24      	ldr	r2, [pc, #144]	@ (8004ffc <TIM_TI1_SetConfig+0xbc>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d013      	beq.n	8004f96 <TIM_TI1_SetConfig+0x56>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f74:	d00f      	beq.n	8004f96 <TIM_TI1_SetConfig+0x56>
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	4a21      	ldr	r2, [pc, #132]	@ (8005000 <TIM_TI1_SetConfig+0xc0>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00b      	beq.n	8004f96 <TIM_TI1_SetConfig+0x56>
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	4a20      	ldr	r2, [pc, #128]	@ (8005004 <TIM_TI1_SetConfig+0xc4>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d007      	beq.n	8004f96 <TIM_TI1_SetConfig+0x56>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	4a1f      	ldr	r2, [pc, #124]	@ (8005008 <TIM_TI1_SetConfig+0xc8>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d003      	beq.n	8004f96 <TIM_TI1_SetConfig+0x56>
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	4a1e      	ldr	r2, [pc, #120]	@ (800500c <TIM_TI1_SetConfig+0xcc>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d101      	bne.n	8004f9a <TIM_TI1_SetConfig+0x5a>
 8004f96:	2301      	movs	r3, #1
 8004f98:	e000      	b.n	8004f9c <TIM_TI1_SetConfig+0x5c>
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d008      	beq.n	8004fb2 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	f023 0303 	bic.w	r3, r3, #3
 8004fa6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	617b      	str	r3, [r7, #20]
 8004fb0:	e003      	b.n	8004fba <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004fb2:	697b      	ldr	r3, [r7, #20]
 8004fb4:	f043 0301 	orr.w	r3, r3, #1
 8004fb8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fba:	697b      	ldr	r3, [r7, #20]
 8004fbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004fc0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	697a      	ldr	r2, [r7, #20]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	f023 030a 	bic.w	r3, r3, #10
 8004fd4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	f003 030a 	and.w	r3, r3, #10
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	4313      	orrs	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	697a      	ldr	r2, [r7, #20]
 8004fe6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	693a      	ldr	r2, [r7, #16]
 8004fec:	621a      	str	r2, [r3, #32]
}
 8004fee:	bf00      	nop
 8004ff0:	371c      	adds	r7, #28
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	40010000 	.word	0x40010000
 8005000:	40000400 	.word	0x40000400
 8005004:	40000800 	.word	0x40000800
 8005008:	40000c00 	.word	0x40000c00
 800500c:	40014000 	.word	0x40014000

08005010 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005010:	b480      	push	{r7}
 8005012:	b087      	sub	sp, #28
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6a1b      	ldr	r3, [r3, #32]
 8005020:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	6a1b      	ldr	r3, [r3, #32]
 8005026:	f023 0201 	bic.w	r2, r3, #1
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	699b      	ldr	r3, [r3, #24]
 8005032:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800503a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	011b      	lsls	r3, r3, #4
 8005040:	693a      	ldr	r2, [r7, #16]
 8005042:	4313      	orrs	r3, r2
 8005044:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	f023 030a 	bic.w	r3, r3, #10
 800504c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	4313      	orrs	r3, r2
 8005054:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	621a      	str	r2, [r3, #32]
}
 8005062:	bf00      	nop
 8005064:	371c      	adds	r7, #28
 8005066:	46bd      	mov	sp, r7
 8005068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506c:	4770      	bx	lr

0800506e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800506e:	b480      	push	{r7}
 8005070:	b087      	sub	sp, #28
 8005072:	af00      	add	r7, sp, #0
 8005074:	60f8      	str	r0, [r7, #12]
 8005076:	60b9      	str	r1, [r7, #8]
 8005078:	607a      	str	r2, [r7, #4]
 800507a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	6a1b      	ldr	r3, [r3, #32]
 8005080:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6a1b      	ldr	r3, [r3, #32]
 8005086:	f023 0210 	bic.w	r2, r3, #16
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800509a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	021b      	lsls	r3, r3, #8
 80050a0:	693a      	ldr	r2, [r7, #16]
 80050a2:	4313      	orrs	r3, r2
 80050a4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050a6:	693b      	ldr	r3, [r7, #16]
 80050a8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80050ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	031b      	lsls	r3, r3, #12
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	693a      	ldr	r2, [r7, #16]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80050c0:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	011b      	lsls	r3, r3, #4
 80050c6:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	697a      	ldr	r2, [r7, #20]
 80050da:	621a      	str	r2, [r3, #32]
}
 80050dc:	bf00      	nop
 80050de:	371c      	adds	r7, #28
 80050e0:	46bd      	mov	sp, r7
 80050e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e6:	4770      	bx	lr

080050e8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b087      	sub	sp, #28
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	6a1b      	ldr	r3, [r3, #32]
 80050f8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6a1b      	ldr	r3, [r3, #32]
 80050fe:	f023 0210 	bic.w	r2, r3, #16
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800510c:	693b      	ldr	r3, [r7, #16]
 800510e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005112:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	031b      	lsls	r3, r3, #12
 8005118:	693a      	ldr	r2, [r7, #16]
 800511a:	4313      	orrs	r3, r2
 800511c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005124:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005126:	68bb      	ldr	r3, [r7, #8]
 8005128:	011b      	lsls	r3, r3, #4
 800512a:	697a      	ldr	r2, [r7, #20]
 800512c:	4313      	orrs	r3, r2
 800512e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	697a      	ldr	r2, [r7, #20]
 800513a:	621a      	str	r2, [r3, #32]
}
 800513c:	bf00      	nop
 800513e:	371c      	adds	r7, #28
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005148:	b480      	push	{r7}
 800514a:	b087      	sub	sp, #28
 800514c:	af00      	add	r7, sp, #0
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]
 8005154:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6a1b      	ldr	r3, [r3, #32]
 8005160:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	69db      	ldr	r3, [r3, #28]
 800516c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	f023 0303 	bic.w	r3, r3, #3
 8005174:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005176:	693a      	ldr	r2, [r7, #16]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	4313      	orrs	r3, r2
 800517c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800517e:	693b      	ldr	r3, [r7, #16]
 8005180:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005184:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	011b      	lsls	r3, r3, #4
 800518a:	b2db      	uxtb	r3, r3
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	4313      	orrs	r3, r2
 8005190:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005198:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	021b      	lsls	r3, r3, #8
 800519e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80051a2:	697a      	ldr	r2, [r7, #20]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	621a      	str	r2, [r3, #32]
}
 80051b4:	bf00      	nop
 80051b6:	371c      	adds	r7, #28
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b087      	sub	sp, #28
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	60b9      	str	r1, [r7, #8]
 80051ca:	607a      	str	r2, [r7, #4]
 80051cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	6a1b      	ldr	r3, [r3, #32]
 80051d2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	6a1b      	ldr	r3, [r3, #32]
 80051d8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	69db      	ldr	r3, [r3, #28]
 80051e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051ec:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	021b      	lsls	r3, r3, #8
 80051f2:	693a      	ldr	r2, [r7, #16]
 80051f4:	4313      	orrs	r3, r2
 80051f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80051fe:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	031b      	lsls	r3, r3, #12
 8005204:	b29b      	uxth	r3, r3
 8005206:	693a      	ldr	r2, [r7, #16]
 8005208:	4313      	orrs	r3, r2
 800520a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005212:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005214:	68bb      	ldr	r3, [r7, #8]
 8005216:	031b      	lsls	r3, r3, #12
 8005218:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800521c:	697a      	ldr	r2, [r7, #20]
 800521e:	4313      	orrs	r3, r2
 8005220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	693a      	ldr	r2, [r7, #16]
 8005226:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	621a      	str	r2, [r3, #32]
}
 800522e:	bf00      	nop
 8005230:	371c      	adds	r7, #28
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr

0800523a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800523a:	b480      	push	{r7}
 800523c:	b085      	sub	sp, #20
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
 8005242:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005250:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005252:	683a      	ldr	r2, [r7, #0]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	4313      	orrs	r3, r2
 8005258:	f043 0307 	orr.w	r3, r3, #7
 800525c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	609a      	str	r2, [r3, #8]
}
 8005264:	bf00      	nop
 8005266:	3714      	adds	r7, #20
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005270:	b480      	push	{r7}
 8005272:	b087      	sub	sp, #28
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
 800527c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	689b      	ldr	r3, [r3, #8]
 8005282:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800528a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	021a      	lsls	r2, r3, #8
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	431a      	orrs	r2, r3
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	4313      	orrs	r3, r2
 8005298:	697a      	ldr	r2, [r7, #20]
 800529a:	4313      	orrs	r3, r2
 800529c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	697a      	ldr	r2, [r7, #20]
 80052a2:	609a      	str	r2, [r3, #8]
}
 80052a4:	bf00      	nop
 80052a6:	371c      	adds	r7, #28
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d101      	bne.n	80052c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052c4:	2302      	movs	r3, #2
 80052c6:	e050      	b.n	800536a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2202      	movs	r2, #2
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	685b      	ldr	r3, [r3, #4]
 80052de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68fa      	ldr	r2, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
 80052f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68fa      	ldr	r2, [r7, #12]
 8005300:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a1c      	ldr	r2, [pc, #112]	@ (8005378 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d018      	beq.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005314:	d013      	beq.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4a18      	ldr	r2, [pc, #96]	@ (800537c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d00e      	beq.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a16      	ldr	r2, [pc, #88]	@ (8005380 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d009      	beq.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a15      	ldr	r2, [pc, #84]	@ (8005384 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d004      	beq.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a13      	ldr	r2, [pc, #76]	@ (8005388 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d10c      	bne.n	8005358 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005344:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	4313      	orrs	r3, r2
 800534e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	68ba      	ldr	r2, [r7, #8]
 8005356:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3714      	adds	r7, #20
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr
 8005376:	bf00      	nop
 8005378:	40010000 	.word	0x40010000
 800537c:	40000400 	.word	0x40000400
 8005380:	40000800 	.word	0x40000800
 8005384:	40000c00 	.word	0x40000c00
 8005388:	40014000 	.word	0x40014000

0800538c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005394:	bf00      	nop
 8005396:	370c      	adds	r7, #12
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b082      	sub	sp, #8
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053c2:	2301      	movs	r3, #1
 80053c4:	e042      	b.n	800544c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d106      	bne.n	80053e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f7fd fdc2 	bl	8002f64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	2224      	movs	r2, #36	@ 0x24
 80053e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	68da      	ldr	r2, [r3, #12]
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f000 fc99 	bl	8005d30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	691a      	ldr	r2, [r3, #16]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800540c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	695a      	ldr	r2, [r3, #20]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800541c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	68da      	ldr	r2, [r3, #12]
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800542c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2200      	movs	r2, #0
 8005432:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2220      	movs	r2, #32
 8005438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2220      	movs	r2, #32
 8005440:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800544a:	2300      	movs	r3, #0
}
 800544c:	4618      	mov	r0, r3
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b0ba      	sub	sp, #232	@ 0xe8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	695b      	ldr	r3, [r3, #20]
 8005476:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800547a:	2300      	movs	r3, #0
 800547c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005480:	2300      	movs	r3, #0
 8005482:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800548a:	f003 030f 	and.w	r3, r3, #15
 800548e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005492:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005496:	2b00      	cmp	r3, #0
 8005498:	d10f      	bne.n	80054ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800549a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800549e:	f003 0320 	and.w	r3, r3, #32
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d009      	beq.n	80054ba <HAL_UART_IRQHandler+0x66>
 80054a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054aa:	f003 0320 	and.w	r3, r3, #32
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d003      	beq.n	80054ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 fb7e 	bl	8005bb4 <UART_Receive_IT>
      return;
 80054b8:	e273      	b.n	80059a2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80054ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f000 80de 	beq.w	8005680 <HAL_UART_IRQHandler+0x22c>
 80054c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d106      	bne.n	80054de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80054d8:	2b00      	cmp	r3, #0
 80054da:	f000 80d1 	beq.w	8005680 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00b      	beq.n	8005502 <HAL_UART_IRQHandler+0xae>
 80054ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d005      	beq.n	8005502 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054fa:	f043 0201 	orr.w	r2, r3, #1
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005506:	f003 0304 	and.w	r3, r3, #4
 800550a:	2b00      	cmp	r3, #0
 800550c:	d00b      	beq.n	8005526 <HAL_UART_IRQHandler+0xd2>
 800550e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005512:	f003 0301 	and.w	r3, r3, #1
 8005516:	2b00      	cmp	r3, #0
 8005518:	d005      	beq.n	8005526 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800551e:	f043 0202 	orr.w	r2, r3, #2
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800552a:	f003 0302 	and.w	r3, r3, #2
 800552e:	2b00      	cmp	r3, #0
 8005530:	d00b      	beq.n	800554a <HAL_UART_IRQHandler+0xf6>
 8005532:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005536:	f003 0301 	and.w	r3, r3, #1
 800553a:	2b00      	cmp	r3, #0
 800553c:	d005      	beq.n	800554a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005542:	f043 0204 	orr.w	r2, r3, #4
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800554a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800554e:	f003 0308 	and.w	r3, r3, #8
 8005552:	2b00      	cmp	r3, #0
 8005554:	d011      	beq.n	800557a <HAL_UART_IRQHandler+0x126>
 8005556:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800555a:	f003 0320 	and.w	r3, r3, #32
 800555e:	2b00      	cmp	r3, #0
 8005560:	d105      	bne.n	800556e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005562:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	d005      	beq.n	800557a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005572:	f043 0208 	orr.w	r2, r3, #8
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800557e:	2b00      	cmp	r3, #0
 8005580:	f000 820a 	beq.w	8005998 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005584:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005588:	f003 0320 	and.w	r3, r3, #32
 800558c:	2b00      	cmp	r3, #0
 800558e:	d008      	beq.n	80055a2 <HAL_UART_IRQHandler+0x14e>
 8005590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005594:	f003 0320 	and.w	r3, r3, #32
 8005598:	2b00      	cmp	r3, #0
 800559a:	d002      	beq.n	80055a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800559c:	6878      	ldr	r0, [r7, #4]
 800559e:	f000 fb09 	bl	8005bb4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	695b      	ldr	r3, [r3, #20]
 80055a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055ac:	2b40      	cmp	r3, #64	@ 0x40
 80055ae:	bf0c      	ite	eq
 80055b0:	2301      	moveq	r3, #1
 80055b2:	2300      	movne	r3, #0
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055be:	f003 0308 	and.w	r3, r3, #8
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d103      	bne.n	80055ce <HAL_UART_IRQHandler+0x17a>
 80055c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d04f      	beq.n	800566e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f000 fa14 	bl	80059fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	695b      	ldr	r3, [r3, #20]
 80055da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055de:	2b40      	cmp	r3, #64	@ 0x40
 80055e0:	d141      	bne.n	8005666 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	3314      	adds	r3, #20
 80055e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055f0:	e853 3f00 	ldrex	r3, [r3]
 80055f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80055f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005600:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3314      	adds	r3, #20
 800560a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800560e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005612:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005616:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800561a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800561e:	e841 2300 	strex	r3, r2, [r1]
 8005622:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005626:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1d9      	bne.n	80055e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005632:	2b00      	cmp	r3, #0
 8005634:	d013      	beq.n	800565e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800563a:	4a8a      	ldr	r2, [pc, #552]	@ (8005864 <HAL_UART_IRQHandler+0x410>)
 800563c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005642:	4618      	mov	r0, r3
 8005644:	f7fd ffb9 	bl	80035ba <HAL_DMA_Abort_IT>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d016      	beq.n	800567c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005658:	4610      	mov	r0, r2
 800565a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800565c:	e00e      	b.n	800567c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f9b6 	bl	80059d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005664:	e00a      	b.n	800567c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f000 f9b2 	bl	80059d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800566c:	e006      	b.n	800567c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 f9ae 	bl	80059d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800567a:	e18d      	b.n	8005998 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800567c:	bf00      	nop
    return;
 800567e:	e18b      	b.n	8005998 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005684:	2b01      	cmp	r3, #1
 8005686:	f040 8167 	bne.w	8005958 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800568a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800568e:	f003 0310 	and.w	r3, r3, #16
 8005692:	2b00      	cmp	r3, #0
 8005694:	f000 8160 	beq.w	8005958 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800569c:	f003 0310 	and.w	r3, r3, #16
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	f000 8159 	beq.w	8005958 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056a6:	2300      	movs	r3, #0
 80056a8:	60bb      	str	r3, [r7, #8]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	60bb      	str	r3, [r7, #8]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	60bb      	str	r3, [r7, #8]
 80056ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	695b      	ldr	r3, [r3, #20]
 80056c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056c6:	2b40      	cmp	r3, #64	@ 0x40
 80056c8:	f040 80ce 	bne.w	8005868 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80056dc:	2b00      	cmp	r3, #0
 80056de:	f000 80a9 	beq.w	8005834 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056ea:	429a      	cmp	r2, r3
 80056ec:	f080 80a2 	bcs.w	8005834 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056fc:	69db      	ldr	r3, [r3, #28]
 80056fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005702:	f000 8088 	beq.w	8005816 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	330c      	adds	r3, #12
 800570c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005710:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005714:	e853 3f00 	ldrex	r3, [r3]
 8005718:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800571c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005720:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005724:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	330c      	adds	r3, #12
 800572e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005732:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005736:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800573a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800573e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005742:	e841 2300 	strex	r3, r2, [r1]
 8005746:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800574a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800574e:	2b00      	cmp	r3, #0
 8005750:	d1d9      	bne.n	8005706 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	3314      	adds	r3, #20
 8005758:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800575c:	e853 3f00 	ldrex	r3, [r3]
 8005760:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005762:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005764:	f023 0301 	bic.w	r3, r3, #1
 8005768:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	3314      	adds	r3, #20
 8005772:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005776:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800577a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800577e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005782:	e841 2300 	strex	r3, r2, [r1]
 8005786:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005788:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1e1      	bne.n	8005752 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3314      	adds	r3, #20
 8005794:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005796:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800579e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3314      	adds	r3, #20
 80057ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80057b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80057b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80057b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80057ba:	e841 2300 	strex	r3, r2, [r1]
 80057be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80057c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1e3      	bne.n	800578e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2220      	movs	r2, #32
 80057ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	330c      	adds	r3, #12
 80057da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057de:	e853 3f00 	ldrex	r3, [r3]
 80057e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057e6:	f023 0310 	bic.w	r3, r3, #16
 80057ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	330c      	adds	r3, #12
 80057f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80057f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80057fa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005800:	e841 2300 	strex	r3, r2, [r1]
 8005804:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005806:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1e3      	bne.n	80057d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005810:	4618      	mov	r0, r3
 8005812:	f7fd fe62 	bl	80034da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2202      	movs	r2, #2
 800581a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005824:	b29b      	uxth	r3, r3
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	b29b      	uxth	r3, r3
 800582a:	4619      	mov	r1, r3
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f000 f8d9 	bl	80059e4 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005832:	e0b3      	b.n	800599c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005838:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800583c:	429a      	cmp	r2, r3
 800583e:	f040 80ad 	bne.w	800599c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005846:	69db      	ldr	r3, [r3, #28]
 8005848:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800584c:	f040 80a6 	bne.w	800599c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800585a:	4619      	mov	r1, r3
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f000 f8c1 	bl	80059e4 <HAL_UARTEx_RxEventCallback>
      return;
 8005862:	e09b      	b.n	800599c <HAL_UART_IRQHandler+0x548>
 8005864:	08005ac3 	.word	0x08005ac3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005870:	b29b      	uxth	r3, r3
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800587c:	b29b      	uxth	r3, r3
 800587e:	2b00      	cmp	r3, #0
 8005880:	f000 808e 	beq.w	80059a0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005884:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005888:	2b00      	cmp	r3, #0
 800588a:	f000 8089 	beq.w	80059a0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	330c      	adds	r3, #12
 8005894:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005896:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005898:	e853 3f00 	ldrex	r3, [r3]
 800589c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800589e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058a4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	330c      	adds	r3, #12
 80058ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80058b2:	647a      	str	r2, [r7, #68]	@ 0x44
 80058b4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058b8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058ba:	e841 2300 	strex	r3, r2, [r1]
 80058be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1e3      	bne.n	800588e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	3314      	adds	r3, #20
 80058cc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d0:	e853 3f00 	ldrex	r3, [r3]
 80058d4:	623b      	str	r3, [r7, #32]
   return(result);
 80058d6:	6a3b      	ldr	r3, [r7, #32]
 80058d8:	f023 0301 	bic.w	r3, r3, #1
 80058dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	3314      	adds	r3, #20
 80058e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80058ea:	633a      	str	r2, [r7, #48]	@ 0x30
 80058ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058f2:	e841 2300 	strex	r3, r2, [r1]
 80058f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d1e3      	bne.n	80058c6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2220      	movs	r2, #32
 8005902:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	330c      	adds	r3, #12
 8005912:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	693b      	ldr	r3, [r7, #16]
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	60fb      	str	r3, [r7, #12]
   return(result);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f023 0310 	bic.w	r3, r3, #16
 8005922:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	330c      	adds	r3, #12
 800592c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005930:	61fa      	str	r2, [r7, #28]
 8005932:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005934:	69b9      	ldr	r1, [r7, #24]
 8005936:	69fa      	ldr	r2, [r7, #28]
 8005938:	e841 2300 	strex	r3, r2, [r1]
 800593c:	617b      	str	r3, [r7, #20]
   return(result);
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d1e3      	bne.n	800590c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	2202      	movs	r2, #2
 8005948:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800594a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800594e:	4619      	mov	r1, r3
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 f847 	bl	80059e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005956:	e023      	b.n	80059a0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800595c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005960:	2b00      	cmp	r3, #0
 8005962:	d009      	beq.n	8005978 <HAL_UART_IRQHandler+0x524>
 8005964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005968:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800596c:	2b00      	cmp	r3, #0
 800596e:	d003      	beq.n	8005978 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 f8b7 	bl	8005ae4 <UART_Transmit_IT>
    return;
 8005976:	e014      	b.n	80059a2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005978:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800597c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005980:	2b00      	cmp	r3, #0
 8005982:	d00e      	beq.n	80059a2 <HAL_UART_IRQHandler+0x54e>
 8005984:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005988:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800598c:	2b00      	cmp	r3, #0
 800598e:	d008      	beq.n	80059a2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f000 f8f7 	bl	8005b84 <UART_EndTransmit_IT>
    return;
 8005996:	e004      	b.n	80059a2 <HAL_UART_IRQHandler+0x54e>
    return;
 8005998:	bf00      	nop
 800599a:	e002      	b.n	80059a2 <HAL_UART_IRQHandler+0x54e>
      return;
 800599c:	bf00      	nop
 800599e:	e000      	b.n	80059a2 <HAL_UART_IRQHandler+0x54e>
      return;
 80059a0:	bf00      	nop
  }
}
 80059a2:	37e8      	adds	r7, #232	@ 0xe8
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bd80      	pop	{r7, pc}

080059a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80059bc:	b480      	push	{r7}
 80059be:	b083      	sub	sp, #12
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059d0:	b480      	push	{r7}
 80059d2:	b083      	sub	sp, #12
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80059d8:	bf00      	nop
 80059da:	370c      	adds	r7, #12
 80059dc:	46bd      	mov	sp, r7
 80059de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e2:	4770      	bx	lr

080059e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b083      	sub	sp, #12
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	460b      	mov	r3, r1
 80059ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80059f0:	bf00      	nop
 80059f2:	370c      	adds	r7, #12
 80059f4:	46bd      	mov	sp, r7
 80059f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fa:	4770      	bx	lr

080059fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80059fc:	b480      	push	{r7}
 80059fe:	b095      	sub	sp, #84	@ 0x54
 8005a00:	af00      	add	r7, sp, #0
 8005a02:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	330c      	adds	r3, #12
 8005a0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a0e:	e853 3f00 	ldrex	r3, [r3]
 8005a12:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	330c      	adds	r3, #12
 8005a22:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a24:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a28:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a2a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a2c:	e841 2300 	strex	r3, r2, [r1]
 8005a30:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1e5      	bne.n	8005a04 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	3314      	adds	r3, #20
 8005a3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a40:	6a3b      	ldr	r3, [r7, #32]
 8005a42:	e853 3f00 	ldrex	r3, [r3]
 8005a46:	61fb      	str	r3, [r7, #28]
   return(result);
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	f023 0301 	bic.w	r3, r3, #1
 8005a4e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	3314      	adds	r3, #20
 8005a56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a58:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005a5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005a60:	e841 2300 	strex	r3, r2, [r1]
 8005a64:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1e5      	bne.n	8005a38 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d119      	bne.n	8005aa8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	330c      	adds	r3, #12
 8005a7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	e853 3f00 	ldrex	r3, [r3]
 8005a82:	60bb      	str	r3, [r7, #8]
   return(result);
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	f023 0310 	bic.w	r3, r3, #16
 8005a8a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	330c      	adds	r3, #12
 8005a92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a94:	61ba      	str	r2, [r7, #24]
 8005a96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a98:	6979      	ldr	r1, [r7, #20]
 8005a9a:	69ba      	ldr	r2, [r7, #24]
 8005a9c:	e841 2300 	strex	r3, r2, [r1]
 8005aa0:	613b      	str	r3, [r7, #16]
   return(result);
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d1e5      	bne.n	8005a74 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2220      	movs	r2, #32
 8005aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005ab6:	bf00      	nop
 8005ab8:	3754      	adds	r7, #84	@ 0x54
 8005aba:	46bd      	mov	sp, r7
 8005abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac0:	4770      	bx	lr

08005ac2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b084      	sub	sp, #16
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ace:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ad6:	68f8      	ldr	r0, [r7, #12]
 8005ad8:	f7ff ff7a 	bl	80059d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005adc:	bf00      	nop
 8005ade:	3710      	adds	r7, #16
 8005ae0:	46bd      	mov	sp, r7
 8005ae2:	bd80      	pop	{r7, pc}

08005ae4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005af2:	b2db      	uxtb	r3, r3
 8005af4:	2b21      	cmp	r3, #33	@ 0x21
 8005af6:	d13e      	bne.n	8005b76 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	689b      	ldr	r3, [r3, #8]
 8005afc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b00:	d114      	bne.n	8005b2c <UART_Transmit_IT+0x48>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	691b      	ldr	r3, [r3, #16]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d110      	bne.n	8005b2c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	881b      	ldrh	r3, [r3, #0]
 8005b14:	461a      	mov	r2, r3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b1e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6a1b      	ldr	r3, [r3, #32]
 8005b24:	1c9a      	adds	r2, r3, #2
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	621a      	str	r2, [r3, #32]
 8005b2a:	e008      	b.n	8005b3e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	6a1b      	ldr	r3, [r3, #32]
 8005b30:	1c59      	adds	r1, r3, #1
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	6211      	str	r1, [r2, #32]
 8005b36:	781a      	ldrb	r2, [r3, #0]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	3b01      	subs	r3, #1
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	687a      	ldr	r2, [r7, #4]
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d10f      	bne.n	8005b72 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	68da      	ldr	r2, [r3, #12]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b60:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	68da      	ldr	r2, [r3, #12]
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b70:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005b72:	2300      	movs	r3, #0
 8005b74:	e000      	b.n	8005b78 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005b76:	2302      	movs	r3, #2
  }
}
 8005b78:	4618      	mov	r0, r3
 8005b7a:	3714      	adds	r7, #20
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68da      	ldr	r2, [r3, #12]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b9a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2220      	movs	r2, #32
 8005ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ba4:	6878      	ldr	r0, [r7, #4]
 8005ba6:	f7ff feff 	bl	80059a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3708      	adds	r7, #8
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	bd80      	pop	{r7, pc}

08005bb4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b08c      	sub	sp, #48	@ 0x30
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	2b22      	cmp	r3, #34	@ 0x22
 8005bce:	f040 80aa 	bne.w	8005d26 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bda:	d115      	bne.n	8005c08 <UART_Receive_IT+0x54>
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d111      	bne.n	8005c08 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005be8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	b29b      	uxth	r3, r3
 8005bf2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005bf6:	b29a      	uxth	r2, r3
 8005bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bfa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c00:	1c9a      	adds	r2, r3, #2
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c06:	e024      	b.n	8005c52 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c16:	d007      	beq.n	8005c28 <UART_Receive_IT+0x74>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d10a      	bne.n	8005c36 <UART_Receive_IT+0x82>
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	691b      	ldr	r3, [r3, #16]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d106      	bne.n	8005c36 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	b2da      	uxtb	r2, r3
 8005c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c32:	701a      	strb	r2, [r3, #0]
 8005c34:	e008      	b.n	8005c48 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	b2db      	uxtb	r3, r3
 8005c3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c46:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c4c:	1c5a      	adds	r2, r3, #1
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	3b01      	subs	r3, #1
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	4619      	mov	r1, r3
 8005c60:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d15d      	bne.n	8005d22 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	68da      	ldr	r2, [r3, #12]
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f022 0220 	bic.w	r2, r2, #32
 8005c74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68da      	ldr	r2, [r3, #12]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	695a      	ldr	r2, [r3, #20]
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f022 0201 	bic.w	r2, r2, #1
 8005c94:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2220      	movs	r2, #32
 8005c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d135      	bne.n	8005d18 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	330c      	adds	r3, #12
 8005cb8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	e853 3f00 	ldrex	r3, [r3]
 8005cc0:	613b      	str	r3, [r7, #16]
   return(result);
 8005cc2:	693b      	ldr	r3, [r7, #16]
 8005cc4:	f023 0310 	bic.w	r3, r3, #16
 8005cc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	330c      	adds	r3, #12
 8005cd0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005cd2:	623a      	str	r2, [r7, #32]
 8005cd4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd6:	69f9      	ldr	r1, [r7, #28]
 8005cd8:	6a3a      	ldr	r2, [r7, #32]
 8005cda:	e841 2300 	strex	r3, r2, [r1]
 8005cde:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ce0:	69bb      	ldr	r3, [r7, #24]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1e5      	bne.n	8005cb2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f003 0310 	and.w	r3, r3, #16
 8005cf0:	2b10      	cmp	r3, #16
 8005cf2:	d10a      	bne.n	8005d0a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	60fb      	str	r3, [r7, #12]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	60fb      	str	r3, [r7, #12]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	60fb      	str	r3, [r7, #12]
 8005d08:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d0e:	4619      	mov	r1, r3
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	f7ff fe67 	bl	80059e4 <HAL_UARTEx_RxEventCallback>
 8005d16:	e002      	b.n	8005d1e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f7ff fe4f 	bl	80059bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	e002      	b.n	8005d28 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d22:	2300      	movs	r3, #0
 8005d24:	e000      	b.n	8005d28 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d26:	2302      	movs	r3, #2
  }
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3730      	adds	r7, #48	@ 0x30
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}

08005d30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d34:	b0c0      	sub	sp, #256	@ 0x100
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	691b      	ldr	r3, [r3, #16]
 8005d44:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d4c:	68d9      	ldr	r1, [r3, #12]
 8005d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	ea40 0301 	orr.w	r3, r0, r1
 8005d58:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005d5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d5e:	689a      	ldr	r2, [r3, #8]
 8005d60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d64:	691b      	ldr	r3, [r3, #16]
 8005d66:	431a      	orrs	r2, r3
 8005d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d6c:	695b      	ldr	r3, [r3, #20]
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d74:	69db      	ldr	r3, [r3, #28]
 8005d76:	4313      	orrs	r3, r2
 8005d78:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005d7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005d88:	f021 010c 	bic.w	r1, r1, #12
 8005d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005d96:	430b      	orrs	r3, r1
 8005d98:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	695b      	ldr	r3, [r3, #20]
 8005da2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005daa:	6999      	ldr	r1, [r3, #24]
 8005dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	ea40 0301 	orr.w	r3, r0, r1
 8005db6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dbc:	681a      	ldr	r2, [r3, #0]
 8005dbe:	4b8f      	ldr	r3, [pc, #572]	@ (8005ffc <UART_SetConfig+0x2cc>)
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d005      	beq.n	8005dd0 <UART_SetConfig+0xa0>
 8005dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	4b8d      	ldr	r3, [pc, #564]	@ (8006000 <UART_SetConfig+0x2d0>)
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d104      	bne.n	8005dda <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005dd0:	f7fe f9f8 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 8005dd4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005dd8:	e003      	b.n	8005de2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005dda:	f7fe f9df 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 8005dde:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005de2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dec:	f040 810c 	bne.w	8006008 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005df0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005df4:	2200      	movs	r2, #0
 8005df6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005dfa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005dfe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e02:	4622      	mov	r2, r4
 8005e04:	462b      	mov	r3, r5
 8005e06:	1891      	adds	r1, r2, r2
 8005e08:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e0a:	415b      	adcs	r3, r3
 8005e0c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e0e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e12:	4621      	mov	r1, r4
 8005e14:	eb12 0801 	adds.w	r8, r2, r1
 8005e18:	4629      	mov	r1, r5
 8005e1a:	eb43 0901 	adc.w	r9, r3, r1
 8005e1e:	f04f 0200 	mov.w	r2, #0
 8005e22:	f04f 0300 	mov.w	r3, #0
 8005e26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e32:	4690      	mov	r8, r2
 8005e34:	4699      	mov	r9, r3
 8005e36:	4623      	mov	r3, r4
 8005e38:	eb18 0303 	adds.w	r3, r8, r3
 8005e3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005e40:	462b      	mov	r3, r5
 8005e42:	eb49 0303 	adc.w	r3, r9, r3
 8005e46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005e56:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005e5a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005e5e:	460b      	mov	r3, r1
 8005e60:	18db      	adds	r3, r3, r3
 8005e62:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e64:	4613      	mov	r3, r2
 8005e66:	eb42 0303 	adc.w	r3, r2, r3
 8005e6a:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005e70:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005e74:	f7fa fea0 	bl	8000bb8 <__aeabi_uldivmod>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	4b61      	ldr	r3, [pc, #388]	@ (8006004 <UART_SetConfig+0x2d4>)
 8005e7e:	fba3 2302 	umull	r2, r3, r3, r2
 8005e82:	095b      	lsrs	r3, r3, #5
 8005e84:	011c      	lsls	r4, r3, #4
 8005e86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005e90:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005e94:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005e98:	4642      	mov	r2, r8
 8005e9a:	464b      	mov	r3, r9
 8005e9c:	1891      	adds	r1, r2, r2
 8005e9e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005ea0:	415b      	adcs	r3, r3
 8005ea2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ea4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005ea8:	4641      	mov	r1, r8
 8005eaa:	eb12 0a01 	adds.w	sl, r2, r1
 8005eae:	4649      	mov	r1, r9
 8005eb0:	eb43 0b01 	adc.w	fp, r3, r1
 8005eb4:	f04f 0200 	mov.w	r2, #0
 8005eb8:	f04f 0300 	mov.w	r3, #0
 8005ebc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ec0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005ec4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ec8:	4692      	mov	sl, r2
 8005eca:	469b      	mov	fp, r3
 8005ecc:	4643      	mov	r3, r8
 8005ece:	eb1a 0303 	adds.w	r3, sl, r3
 8005ed2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ed6:	464b      	mov	r3, r9
 8005ed8:	eb4b 0303 	adc.w	r3, fp, r3
 8005edc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005eec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005ef0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	18db      	adds	r3, r3, r3
 8005ef8:	643b      	str	r3, [r7, #64]	@ 0x40
 8005efa:	4613      	mov	r3, r2
 8005efc:	eb42 0303 	adc.w	r3, r2, r3
 8005f00:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f02:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f06:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f0a:	f7fa fe55 	bl	8000bb8 <__aeabi_uldivmod>
 8005f0e:	4602      	mov	r2, r0
 8005f10:	460b      	mov	r3, r1
 8005f12:	4611      	mov	r1, r2
 8005f14:	4b3b      	ldr	r3, [pc, #236]	@ (8006004 <UART_SetConfig+0x2d4>)
 8005f16:	fba3 2301 	umull	r2, r3, r3, r1
 8005f1a:	095b      	lsrs	r3, r3, #5
 8005f1c:	2264      	movs	r2, #100	@ 0x64
 8005f1e:	fb02 f303 	mul.w	r3, r2, r3
 8005f22:	1acb      	subs	r3, r1, r3
 8005f24:	00db      	lsls	r3, r3, #3
 8005f26:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f2a:	4b36      	ldr	r3, [pc, #216]	@ (8006004 <UART_SetConfig+0x2d4>)
 8005f2c:	fba3 2302 	umull	r2, r3, r3, r2
 8005f30:	095b      	lsrs	r3, r3, #5
 8005f32:	005b      	lsls	r3, r3, #1
 8005f34:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f38:	441c      	add	r4, r3
 8005f3a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005f44:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005f48:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005f4c:	4642      	mov	r2, r8
 8005f4e:	464b      	mov	r3, r9
 8005f50:	1891      	adds	r1, r2, r2
 8005f52:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005f54:	415b      	adcs	r3, r3
 8005f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f58:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005f5c:	4641      	mov	r1, r8
 8005f5e:	1851      	adds	r1, r2, r1
 8005f60:	6339      	str	r1, [r7, #48]	@ 0x30
 8005f62:	4649      	mov	r1, r9
 8005f64:	414b      	adcs	r3, r1
 8005f66:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f68:	f04f 0200 	mov.w	r2, #0
 8005f6c:	f04f 0300 	mov.w	r3, #0
 8005f70:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005f74:	4659      	mov	r1, fp
 8005f76:	00cb      	lsls	r3, r1, #3
 8005f78:	4651      	mov	r1, sl
 8005f7a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f7e:	4651      	mov	r1, sl
 8005f80:	00ca      	lsls	r2, r1, #3
 8005f82:	4610      	mov	r0, r2
 8005f84:	4619      	mov	r1, r3
 8005f86:	4603      	mov	r3, r0
 8005f88:	4642      	mov	r2, r8
 8005f8a:	189b      	adds	r3, r3, r2
 8005f8c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005f90:	464b      	mov	r3, r9
 8005f92:	460a      	mov	r2, r1
 8005f94:	eb42 0303 	adc.w	r3, r2, r3
 8005f98:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005fa8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005fac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005fb0:	460b      	mov	r3, r1
 8005fb2:	18db      	adds	r3, r3, r3
 8005fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005fb6:	4613      	mov	r3, r2
 8005fb8:	eb42 0303 	adc.w	r3, r2, r3
 8005fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005fbe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005fc2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005fc6:	f7fa fdf7 	bl	8000bb8 <__aeabi_uldivmod>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	460b      	mov	r3, r1
 8005fce:	4b0d      	ldr	r3, [pc, #52]	@ (8006004 <UART_SetConfig+0x2d4>)
 8005fd0:	fba3 1302 	umull	r1, r3, r3, r2
 8005fd4:	095b      	lsrs	r3, r3, #5
 8005fd6:	2164      	movs	r1, #100	@ 0x64
 8005fd8:	fb01 f303 	mul.w	r3, r1, r3
 8005fdc:	1ad3      	subs	r3, r2, r3
 8005fde:	00db      	lsls	r3, r3, #3
 8005fe0:	3332      	adds	r3, #50	@ 0x32
 8005fe2:	4a08      	ldr	r2, [pc, #32]	@ (8006004 <UART_SetConfig+0x2d4>)
 8005fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe8:	095b      	lsrs	r3, r3, #5
 8005fea:	f003 0207 	and.w	r2, r3, #7
 8005fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4422      	add	r2, r4
 8005ff6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005ff8:	e106      	b.n	8006208 <UART_SetConfig+0x4d8>
 8005ffa:	bf00      	nop
 8005ffc:	40011000 	.word	0x40011000
 8006000:	40011400 	.word	0x40011400
 8006004:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006008:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800600c:	2200      	movs	r2, #0
 800600e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006012:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006016:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800601a:	4642      	mov	r2, r8
 800601c:	464b      	mov	r3, r9
 800601e:	1891      	adds	r1, r2, r2
 8006020:	6239      	str	r1, [r7, #32]
 8006022:	415b      	adcs	r3, r3
 8006024:	627b      	str	r3, [r7, #36]	@ 0x24
 8006026:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800602a:	4641      	mov	r1, r8
 800602c:	1854      	adds	r4, r2, r1
 800602e:	4649      	mov	r1, r9
 8006030:	eb43 0501 	adc.w	r5, r3, r1
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	f04f 0300 	mov.w	r3, #0
 800603c:	00eb      	lsls	r3, r5, #3
 800603e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006042:	00e2      	lsls	r2, r4, #3
 8006044:	4614      	mov	r4, r2
 8006046:	461d      	mov	r5, r3
 8006048:	4643      	mov	r3, r8
 800604a:	18e3      	adds	r3, r4, r3
 800604c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006050:	464b      	mov	r3, r9
 8006052:	eb45 0303 	adc.w	r3, r5, r3
 8006056:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800605a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006066:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800606a:	f04f 0200 	mov.w	r2, #0
 800606e:	f04f 0300 	mov.w	r3, #0
 8006072:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006076:	4629      	mov	r1, r5
 8006078:	008b      	lsls	r3, r1, #2
 800607a:	4621      	mov	r1, r4
 800607c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006080:	4621      	mov	r1, r4
 8006082:	008a      	lsls	r2, r1, #2
 8006084:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006088:	f7fa fd96 	bl	8000bb8 <__aeabi_uldivmod>
 800608c:	4602      	mov	r2, r0
 800608e:	460b      	mov	r3, r1
 8006090:	4b60      	ldr	r3, [pc, #384]	@ (8006214 <UART_SetConfig+0x4e4>)
 8006092:	fba3 2302 	umull	r2, r3, r3, r2
 8006096:	095b      	lsrs	r3, r3, #5
 8006098:	011c      	lsls	r4, r3, #4
 800609a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800609e:	2200      	movs	r2, #0
 80060a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80060a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80060ac:	4642      	mov	r2, r8
 80060ae:	464b      	mov	r3, r9
 80060b0:	1891      	adds	r1, r2, r2
 80060b2:	61b9      	str	r1, [r7, #24]
 80060b4:	415b      	adcs	r3, r3
 80060b6:	61fb      	str	r3, [r7, #28]
 80060b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80060bc:	4641      	mov	r1, r8
 80060be:	1851      	adds	r1, r2, r1
 80060c0:	6139      	str	r1, [r7, #16]
 80060c2:	4649      	mov	r1, r9
 80060c4:	414b      	adcs	r3, r1
 80060c6:	617b      	str	r3, [r7, #20]
 80060c8:	f04f 0200 	mov.w	r2, #0
 80060cc:	f04f 0300 	mov.w	r3, #0
 80060d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80060d4:	4659      	mov	r1, fp
 80060d6:	00cb      	lsls	r3, r1, #3
 80060d8:	4651      	mov	r1, sl
 80060da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80060de:	4651      	mov	r1, sl
 80060e0:	00ca      	lsls	r2, r1, #3
 80060e2:	4610      	mov	r0, r2
 80060e4:	4619      	mov	r1, r3
 80060e6:	4603      	mov	r3, r0
 80060e8:	4642      	mov	r2, r8
 80060ea:	189b      	adds	r3, r3, r2
 80060ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80060f0:	464b      	mov	r3, r9
 80060f2:	460a      	mov	r2, r1
 80060f4:	eb42 0303 	adc.w	r3, r2, r3
 80060f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80060fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006106:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006108:	f04f 0200 	mov.w	r2, #0
 800610c:	f04f 0300 	mov.w	r3, #0
 8006110:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006114:	4649      	mov	r1, r9
 8006116:	008b      	lsls	r3, r1, #2
 8006118:	4641      	mov	r1, r8
 800611a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800611e:	4641      	mov	r1, r8
 8006120:	008a      	lsls	r2, r1, #2
 8006122:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006126:	f7fa fd47 	bl	8000bb8 <__aeabi_uldivmod>
 800612a:	4602      	mov	r2, r0
 800612c:	460b      	mov	r3, r1
 800612e:	4611      	mov	r1, r2
 8006130:	4b38      	ldr	r3, [pc, #224]	@ (8006214 <UART_SetConfig+0x4e4>)
 8006132:	fba3 2301 	umull	r2, r3, r3, r1
 8006136:	095b      	lsrs	r3, r3, #5
 8006138:	2264      	movs	r2, #100	@ 0x64
 800613a:	fb02 f303 	mul.w	r3, r2, r3
 800613e:	1acb      	subs	r3, r1, r3
 8006140:	011b      	lsls	r3, r3, #4
 8006142:	3332      	adds	r3, #50	@ 0x32
 8006144:	4a33      	ldr	r2, [pc, #204]	@ (8006214 <UART_SetConfig+0x4e4>)
 8006146:	fba2 2303 	umull	r2, r3, r2, r3
 800614a:	095b      	lsrs	r3, r3, #5
 800614c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006150:	441c      	add	r4, r3
 8006152:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006156:	2200      	movs	r2, #0
 8006158:	673b      	str	r3, [r7, #112]	@ 0x70
 800615a:	677a      	str	r2, [r7, #116]	@ 0x74
 800615c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006160:	4642      	mov	r2, r8
 8006162:	464b      	mov	r3, r9
 8006164:	1891      	adds	r1, r2, r2
 8006166:	60b9      	str	r1, [r7, #8]
 8006168:	415b      	adcs	r3, r3
 800616a:	60fb      	str	r3, [r7, #12]
 800616c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006170:	4641      	mov	r1, r8
 8006172:	1851      	adds	r1, r2, r1
 8006174:	6039      	str	r1, [r7, #0]
 8006176:	4649      	mov	r1, r9
 8006178:	414b      	adcs	r3, r1
 800617a:	607b      	str	r3, [r7, #4]
 800617c:	f04f 0200 	mov.w	r2, #0
 8006180:	f04f 0300 	mov.w	r3, #0
 8006184:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006188:	4659      	mov	r1, fp
 800618a:	00cb      	lsls	r3, r1, #3
 800618c:	4651      	mov	r1, sl
 800618e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006192:	4651      	mov	r1, sl
 8006194:	00ca      	lsls	r2, r1, #3
 8006196:	4610      	mov	r0, r2
 8006198:	4619      	mov	r1, r3
 800619a:	4603      	mov	r3, r0
 800619c:	4642      	mov	r2, r8
 800619e:	189b      	adds	r3, r3, r2
 80061a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80061a2:	464b      	mov	r3, r9
 80061a4:	460a      	mov	r2, r1
 80061a6:	eb42 0303 	adc.w	r3, r2, r3
 80061aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80061ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80061b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80061b8:	f04f 0200 	mov.w	r2, #0
 80061bc:	f04f 0300 	mov.w	r3, #0
 80061c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80061c4:	4649      	mov	r1, r9
 80061c6:	008b      	lsls	r3, r1, #2
 80061c8:	4641      	mov	r1, r8
 80061ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80061ce:	4641      	mov	r1, r8
 80061d0:	008a      	lsls	r2, r1, #2
 80061d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80061d6:	f7fa fcef 	bl	8000bb8 <__aeabi_uldivmod>
 80061da:	4602      	mov	r2, r0
 80061dc:	460b      	mov	r3, r1
 80061de:	4b0d      	ldr	r3, [pc, #52]	@ (8006214 <UART_SetConfig+0x4e4>)
 80061e0:	fba3 1302 	umull	r1, r3, r3, r2
 80061e4:	095b      	lsrs	r3, r3, #5
 80061e6:	2164      	movs	r1, #100	@ 0x64
 80061e8:	fb01 f303 	mul.w	r3, r1, r3
 80061ec:	1ad3      	subs	r3, r2, r3
 80061ee:	011b      	lsls	r3, r3, #4
 80061f0:	3332      	adds	r3, #50	@ 0x32
 80061f2:	4a08      	ldr	r2, [pc, #32]	@ (8006214 <UART_SetConfig+0x4e4>)
 80061f4:	fba2 2303 	umull	r2, r3, r2, r3
 80061f8:	095b      	lsrs	r3, r3, #5
 80061fa:	f003 020f 	and.w	r2, r3, #15
 80061fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	4422      	add	r2, r4
 8006206:	609a      	str	r2, [r3, #8]
}
 8006208:	bf00      	nop
 800620a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800620e:	46bd      	mov	sp, r7
 8006210:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006214:	51eb851f 	.word	0x51eb851f

08006218 <__cvt>:
 8006218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800621c:	ec57 6b10 	vmov	r6, r7, d0
 8006220:	2f00      	cmp	r7, #0
 8006222:	460c      	mov	r4, r1
 8006224:	4619      	mov	r1, r3
 8006226:	463b      	mov	r3, r7
 8006228:	bfbb      	ittet	lt
 800622a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800622e:	461f      	movlt	r7, r3
 8006230:	2300      	movge	r3, #0
 8006232:	232d      	movlt	r3, #45	@ 0x2d
 8006234:	700b      	strb	r3, [r1, #0]
 8006236:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006238:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800623c:	4691      	mov	r9, r2
 800623e:	f023 0820 	bic.w	r8, r3, #32
 8006242:	bfbc      	itt	lt
 8006244:	4632      	movlt	r2, r6
 8006246:	4616      	movlt	r6, r2
 8006248:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800624c:	d005      	beq.n	800625a <__cvt+0x42>
 800624e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006252:	d100      	bne.n	8006256 <__cvt+0x3e>
 8006254:	3401      	adds	r4, #1
 8006256:	2102      	movs	r1, #2
 8006258:	e000      	b.n	800625c <__cvt+0x44>
 800625a:	2103      	movs	r1, #3
 800625c:	ab03      	add	r3, sp, #12
 800625e:	9301      	str	r3, [sp, #4]
 8006260:	ab02      	add	r3, sp, #8
 8006262:	9300      	str	r3, [sp, #0]
 8006264:	ec47 6b10 	vmov	d0, r6, r7
 8006268:	4653      	mov	r3, sl
 800626a:	4622      	mov	r2, r4
 800626c:	f000 fe48 	bl	8006f00 <_dtoa_r>
 8006270:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006274:	4605      	mov	r5, r0
 8006276:	d119      	bne.n	80062ac <__cvt+0x94>
 8006278:	f019 0f01 	tst.w	r9, #1
 800627c:	d00e      	beq.n	800629c <__cvt+0x84>
 800627e:	eb00 0904 	add.w	r9, r0, r4
 8006282:	2200      	movs	r2, #0
 8006284:	2300      	movs	r3, #0
 8006286:	4630      	mov	r0, r6
 8006288:	4639      	mov	r1, r7
 800628a:	f7fa fc25 	bl	8000ad8 <__aeabi_dcmpeq>
 800628e:	b108      	cbz	r0, 8006294 <__cvt+0x7c>
 8006290:	f8cd 900c 	str.w	r9, [sp, #12]
 8006294:	2230      	movs	r2, #48	@ 0x30
 8006296:	9b03      	ldr	r3, [sp, #12]
 8006298:	454b      	cmp	r3, r9
 800629a:	d31e      	bcc.n	80062da <__cvt+0xc2>
 800629c:	9b03      	ldr	r3, [sp, #12]
 800629e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062a0:	1b5b      	subs	r3, r3, r5
 80062a2:	4628      	mov	r0, r5
 80062a4:	6013      	str	r3, [r2, #0]
 80062a6:	b004      	add	sp, #16
 80062a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80062b0:	eb00 0904 	add.w	r9, r0, r4
 80062b4:	d1e5      	bne.n	8006282 <__cvt+0x6a>
 80062b6:	7803      	ldrb	r3, [r0, #0]
 80062b8:	2b30      	cmp	r3, #48	@ 0x30
 80062ba:	d10a      	bne.n	80062d2 <__cvt+0xba>
 80062bc:	2200      	movs	r2, #0
 80062be:	2300      	movs	r3, #0
 80062c0:	4630      	mov	r0, r6
 80062c2:	4639      	mov	r1, r7
 80062c4:	f7fa fc08 	bl	8000ad8 <__aeabi_dcmpeq>
 80062c8:	b918      	cbnz	r0, 80062d2 <__cvt+0xba>
 80062ca:	f1c4 0401 	rsb	r4, r4, #1
 80062ce:	f8ca 4000 	str.w	r4, [sl]
 80062d2:	f8da 3000 	ldr.w	r3, [sl]
 80062d6:	4499      	add	r9, r3
 80062d8:	e7d3      	b.n	8006282 <__cvt+0x6a>
 80062da:	1c59      	adds	r1, r3, #1
 80062dc:	9103      	str	r1, [sp, #12]
 80062de:	701a      	strb	r2, [r3, #0]
 80062e0:	e7d9      	b.n	8006296 <__cvt+0x7e>

080062e2 <__exponent>:
 80062e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80062e4:	2900      	cmp	r1, #0
 80062e6:	bfba      	itte	lt
 80062e8:	4249      	neglt	r1, r1
 80062ea:	232d      	movlt	r3, #45	@ 0x2d
 80062ec:	232b      	movge	r3, #43	@ 0x2b
 80062ee:	2909      	cmp	r1, #9
 80062f0:	7002      	strb	r2, [r0, #0]
 80062f2:	7043      	strb	r3, [r0, #1]
 80062f4:	dd29      	ble.n	800634a <__exponent+0x68>
 80062f6:	f10d 0307 	add.w	r3, sp, #7
 80062fa:	461d      	mov	r5, r3
 80062fc:	270a      	movs	r7, #10
 80062fe:	461a      	mov	r2, r3
 8006300:	fbb1 f6f7 	udiv	r6, r1, r7
 8006304:	fb07 1416 	mls	r4, r7, r6, r1
 8006308:	3430      	adds	r4, #48	@ 0x30
 800630a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800630e:	460c      	mov	r4, r1
 8006310:	2c63      	cmp	r4, #99	@ 0x63
 8006312:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006316:	4631      	mov	r1, r6
 8006318:	dcf1      	bgt.n	80062fe <__exponent+0x1c>
 800631a:	3130      	adds	r1, #48	@ 0x30
 800631c:	1e94      	subs	r4, r2, #2
 800631e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006322:	1c41      	adds	r1, r0, #1
 8006324:	4623      	mov	r3, r4
 8006326:	42ab      	cmp	r3, r5
 8006328:	d30a      	bcc.n	8006340 <__exponent+0x5e>
 800632a:	f10d 0309 	add.w	r3, sp, #9
 800632e:	1a9b      	subs	r3, r3, r2
 8006330:	42ac      	cmp	r4, r5
 8006332:	bf88      	it	hi
 8006334:	2300      	movhi	r3, #0
 8006336:	3302      	adds	r3, #2
 8006338:	4403      	add	r3, r0
 800633a:	1a18      	subs	r0, r3, r0
 800633c:	b003      	add	sp, #12
 800633e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006340:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006344:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006348:	e7ed      	b.n	8006326 <__exponent+0x44>
 800634a:	2330      	movs	r3, #48	@ 0x30
 800634c:	3130      	adds	r1, #48	@ 0x30
 800634e:	7083      	strb	r3, [r0, #2]
 8006350:	70c1      	strb	r1, [r0, #3]
 8006352:	1d03      	adds	r3, r0, #4
 8006354:	e7f1      	b.n	800633a <__exponent+0x58>
	...

08006358 <_printf_float>:
 8006358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800635c:	b08d      	sub	sp, #52	@ 0x34
 800635e:	460c      	mov	r4, r1
 8006360:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006364:	4616      	mov	r6, r2
 8006366:	461f      	mov	r7, r3
 8006368:	4605      	mov	r5, r0
 800636a:	f000 fcb9 	bl	8006ce0 <_localeconv_r>
 800636e:	6803      	ldr	r3, [r0, #0]
 8006370:	9304      	str	r3, [sp, #16]
 8006372:	4618      	mov	r0, r3
 8006374:	f7f9 ff84 	bl	8000280 <strlen>
 8006378:	2300      	movs	r3, #0
 800637a:	930a      	str	r3, [sp, #40]	@ 0x28
 800637c:	f8d8 3000 	ldr.w	r3, [r8]
 8006380:	9005      	str	r0, [sp, #20]
 8006382:	3307      	adds	r3, #7
 8006384:	f023 0307 	bic.w	r3, r3, #7
 8006388:	f103 0208 	add.w	r2, r3, #8
 800638c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006390:	f8d4 b000 	ldr.w	fp, [r4]
 8006394:	f8c8 2000 	str.w	r2, [r8]
 8006398:	e9d3 8900 	ldrd	r8, r9, [r3]
 800639c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80063a0:	9307      	str	r3, [sp, #28]
 80063a2:	f8cd 8018 	str.w	r8, [sp, #24]
 80063a6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80063aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063ae:	4b9c      	ldr	r3, [pc, #624]	@ (8006620 <_printf_float+0x2c8>)
 80063b0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063b4:	f7fa fbc2 	bl	8000b3c <__aeabi_dcmpun>
 80063b8:	bb70      	cbnz	r0, 8006418 <_printf_float+0xc0>
 80063ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063be:	4b98      	ldr	r3, [pc, #608]	@ (8006620 <_printf_float+0x2c8>)
 80063c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80063c4:	f7fa fb9c 	bl	8000b00 <__aeabi_dcmple>
 80063c8:	bb30      	cbnz	r0, 8006418 <_printf_float+0xc0>
 80063ca:	2200      	movs	r2, #0
 80063cc:	2300      	movs	r3, #0
 80063ce:	4640      	mov	r0, r8
 80063d0:	4649      	mov	r1, r9
 80063d2:	f7fa fb8b 	bl	8000aec <__aeabi_dcmplt>
 80063d6:	b110      	cbz	r0, 80063de <_printf_float+0x86>
 80063d8:	232d      	movs	r3, #45	@ 0x2d
 80063da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063de:	4a91      	ldr	r2, [pc, #580]	@ (8006624 <_printf_float+0x2cc>)
 80063e0:	4b91      	ldr	r3, [pc, #580]	@ (8006628 <_printf_float+0x2d0>)
 80063e2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80063e6:	bf8c      	ite	hi
 80063e8:	4690      	movhi	r8, r2
 80063ea:	4698      	movls	r8, r3
 80063ec:	2303      	movs	r3, #3
 80063ee:	6123      	str	r3, [r4, #16]
 80063f0:	f02b 0304 	bic.w	r3, fp, #4
 80063f4:	6023      	str	r3, [r4, #0]
 80063f6:	f04f 0900 	mov.w	r9, #0
 80063fa:	9700      	str	r7, [sp, #0]
 80063fc:	4633      	mov	r3, r6
 80063fe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006400:	4621      	mov	r1, r4
 8006402:	4628      	mov	r0, r5
 8006404:	f000 f9d2 	bl	80067ac <_printf_common>
 8006408:	3001      	adds	r0, #1
 800640a:	f040 808d 	bne.w	8006528 <_printf_float+0x1d0>
 800640e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006412:	b00d      	add	sp, #52	@ 0x34
 8006414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006418:	4642      	mov	r2, r8
 800641a:	464b      	mov	r3, r9
 800641c:	4640      	mov	r0, r8
 800641e:	4649      	mov	r1, r9
 8006420:	f7fa fb8c 	bl	8000b3c <__aeabi_dcmpun>
 8006424:	b140      	cbz	r0, 8006438 <_printf_float+0xe0>
 8006426:	464b      	mov	r3, r9
 8006428:	2b00      	cmp	r3, #0
 800642a:	bfbc      	itt	lt
 800642c:	232d      	movlt	r3, #45	@ 0x2d
 800642e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006432:	4a7e      	ldr	r2, [pc, #504]	@ (800662c <_printf_float+0x2d4>)
 8006434:	4b7e      	ldr	r3, [pc, #504]	@ (8006630 <_printf_float+0x2d8>)
 8006436:	e7d4      	b.n	80063e2 <_printf_float+0x8a>
 8006438:	6863      	ldr	r3, [r4, #4]
 800643a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800643e:	9206      	str	r2, [sp, #24]
 8006440:	1c5a      	adds	r2, r3, #1
 8006442:	d13b      	bne.n	80064bc <_printf_float+0x164>
 8006444:	2306      	movs	r3, #6
 8006446:	6063      	str	r3, [r4, #4]
 8006448:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800644c:	2300      	movs	r3, #0
 800644e:	6022      	str	r2, [r4, #0]
 8006450:	9303      	str	r3, [sp, #12]
 8006452:	ab0a      	add	r3, sp, #40	@ 0x28
 8006454:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006458:	ab09      	add	r3, sp, #36	@ 0x24
 800645a:	9300      	str	r3, [sp, #0]
 800645c:	6861      	ldr	r1, [r4, #4]
 800645e:	ec49 8b10 	vmov	d0, r8, r9
 8006462:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006466:	4628      	mov	r0, r5
 8006468:	f7ff fed6 	bl	8006218 <__cvt>
 800646c:	9b06      	ldr	r3, [sp, #24]
 800646e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006470:	2b47      	cmp	r3, #71	@ 0x47
 8006472:	4680      	mov	r8, r0
 8006474:	d129      	bne.n	80064ca <_printf_float+0x172>
 8006476:	1cc8      	adds	r0, r1, #3
 8006478:	db02      	blt.n	8006480 <_printf_float+0x128>
 800647a:	6863      	ldr	r3, [r4, #4]
 800647c:	4299      	cmp	r1, r3
 800647e:	dd41      	ble.n	8006504 <_printf_float+0x1ac>
 8006480:	f1aa 0a02 	sub.w	sl, sl, #2
 8006484:	fa5f fa8a 	uxtb.w	sl, sl
 8006488:	3901      	subs	r1, #1
 800648a:	4652      	mov	r2, sl
 800648c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006490:	9109      	str	r1, [sp, #36]	@ 0x24
 8006492:	f7ff ff26 	bl	80062e2 <__exponent>
 8006496:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006498:	1813      	adds	r3, r2, r0
 800649a:	2a01      	cmp	r2, #1
 800649c:	4681      	mov	r9, r0
 800649e:	6123      	str	r3, [r4, #16]
 80064a0:	dc02      	bgt.n	80064a8 <_printf_float+0x150>
 80064a2:	6822      	ldr	r2, [r4, #0]
 80064a4:	07d2      	lsls	r2, r2, #31
 80064a6:	d501      	bpl.n	80064ac <_printf_float+0x154>
 80064a8:	3301      	adds	r3, #1
 80064aa:	6123      	str	r3, [r4, #16]
 80064ac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d0a2      	beq.n	80063fa <_printf_float+0xa2>
 80064b4:	232d      	movs	r3, #45	@ 0x2d
 80064b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80064ba:	e79e      	b.n	80063fa <_printf_float+0xa2>
 80064bc:	9a06      	ldr	r2, [sp, #24]
 80064be:	2a47      	cmp	r2, #71	@ 0x47
 80064c0:	d1c2      	bne.n	8006448 <_printf_float+0xf0>
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d1c0      	bne.n	8006448 <_printf_float+0xf0>
 80064c6:	2301      	movs	r3, #1
 80064c8:	e7bd      	b.n	8006446 <_printf_float+0xee>
 80064ca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80064ce:	d9db      	bls.n	8006488 <_printf_float+0x130>
 80064d0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80064d4:	d118      	bne.n	8006508 <_printf_float+0x1b0>
 80064d6:	2900      	cmp	r1, #0
 80064d8:	6863      	ldr	r3, [r4, #4]
 80064da:	dd0b      	ble.n	80064f4 <_printf_float+0x19c>
 80064dc:	6121      	str	r1, [r4, #16]
 80064de:	b913      	cbnz	r3, 80064e6 <_printf_float+0x18e>
 80064e0:	6822      	ldr	r2, [r4, #0]
 80064e2:	07d0      	lsls	r0, r2, #31
 80064e4:	d502      	bpl.n	80064ec <_printf_float+0x194>
 80064e6:	3301      	adds	r3, #1
 80064e8:	440b      	add	r3, r1
 80064ea:	6123      	str	r3, [r4, #16]
 80064ec:	65a1      	str	r1, [r4, #88]	@ 0x58
 80064ee:	f04f 0900 	mov.w	r9, #0
 80064f2:	e7db      	b.n	80064ac <_printf_float+0x154>
 80064f4:	b913      	cbnz	r3, 80064fc <_printf_float+0x1a4>
 80064f6:	6822      	ldr	r2, [r4, #0]
 80064f8:	07d2      	lsls	r2, r2, #31
 80064fa:	d501      	bpl.n	8006500 <_printf_float+0x1a8>
 80064fc:	3302      	adds	r3, #2
 80064fe:	e7f4      	b.n	80064ea <_printf_float+0x192>
 8006500:	2301      	movs	r3, #1
 8006502:	e7f2      	b.n	80064ea <_printf_float+0x192>
 8006504:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006508:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800650a:	4299      	cmp	r1, r3
 800650c:	db05      	blt.n	800651a <_printf_float+0x1c2>
 800650e:	6823      	ldr	r3, [r4, #0]
 8006510:	6121      	str	r1, [r4, #16]
 8006512:	07d8      	lsls	r0, r3, #31
 8006514:	d5ea      	bpl.n	80064ec <_printf_float+0x194>
 8006516:	1c4b      	adds	r3, r1, #1
 8006518:	e7e7      	b.n	80064ea <_printf_float+0x192>
 800651a:	2900      	cmp	r1, #0
 800651c:	bfd4      	ite	le
 800651e:	f1c1 0202 	rsble	r2, r1, #2
 8006522:	2201      	movgt	r2, #1
 8006524:	4413      	add	r3, r2
 8006526:	e7e0      	b.n	80064ea <_printf_float+0x192>
 8006528:	6823      	ldr	r3, [r4, #0]
 800652a:	055a      	lsls	r2, r3, #21
 800652c:	d407      	bmi.n	800653e <_printf_float+0x1e6>
 800652e:	6923      	ldr	r3, [r4, #16]
 8006530:	4642      	mov	r2, r8
 8006532:	4631      	mov	r1, r6
 8006534:	4628      	mov	r0, r5
 8006536:	47b8      	blx	r7
 8006538:	3001      	adds	r0, #1
 800653a:	d12b      	bne.n	8006594 <_printf_float+0x23c>
 800653c:	e767      	b.n	800640e <_printf_float+0xb6>
 800653e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006542:	f240 80dd 	bls.w	8006700 <_printf_float+0x3a8>
 8006546:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800654a:	2200      	movs	r2, #0
 800654c:	2300      	movs	r3, #0
 800654e:	f7fa fac3 	bl	8000ad8 <__aeabi_dcmpeq>
 8006552:	2800      	cmp	r0, #0
 8006554:	d033      	beq.n	80065be <_printf_float+0x266>
 8006556:	4a37      	ldr	r2, [pc, #220]	@ (8006634 <_printf_float+0x2dc>)
 8006558:	2301      	movs	r3, #1
 800655a:	4631      	mov	r1, r6
 800655c:	4628      	mov	r0, r5
 800655e:	47b8      	blx	r7
 8006560:	3001      	adds	r0, #1
 8006562:	f43f af54 	beq.w	800640e <_printf_float+0xb6>
 8006566:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800656a:	4543      	cmp	r3, r8
 800656c:	db02      	blt.n	8006574 <_printf_float+0x21c>
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	07d8      	lsls	r0, r3, #31
 8006572:	d50f      	bpl.n	8006594 <_printf_float+0x23c>
 8006574:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006578:	4631      	mov	r1, r6
 800657a:	4628      	mov	r0, r5
 800657c:	47b8      	blx	r7
 800657e:	3001      	adds	r0, #1
 8006580:	f43f af45 	beq.w	800640e <_printf_float+0xb6>
 8006584:	f04f 0900 	mov.w	r9, #0
 8006588:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800658c:	f104 0a1a 	add.w	sl, r4, #26
 8006590:	45c8      	cmp	r8, r9
 8006592:	dc09      	bgt.n	80065a8 <_printf_float+0x250>
 8006594:	6823      	ldr	r3, [r4, #0]
 8006596:	079b      	lsls	r3, r3, #30
 8006598:	f100 8103 	bmi.w	80067a2 <_printf_float+0x44a>
 800659c:	68e0      	ldr	r0, [r4, #12]
 800659e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80065a0:	4298      	cmp	r0, r3
 80065a2:	bfb8      	it	lt
 80065a4:	4618      	movlt	r0, r3
 80065a6:	e734      	b.n	8006412 <_printf_float+0xba>
 80065a8:	2301      	movs	r3, #1
 80065aa:	4652      	mov	r2, sl
 80065ac:	4631      	mov	r1, r6
 80065ae:	4628      	mov	r0, r5
 80065b0:	47b8      	blx	r7
 80065b2:	3001      	adds	r0, #1
 80065b4:	f43f af2b 	beq.w	800640e <_printf_float+0xb6>
 80065b8:	f109 0901 	add.w	r9, r9, #1
 80065bc:	e7e8      	b.n	8006590 <_printf_float+0x238>
 80065be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	dc39      	bgt.n	8006638 <_printf_float+0x2e0>
 80065c4:	4a1b      	ldr	r2, [pc, #108]	@ (8006634 <_printf_float+0x2dc>)
 80065c6:	2301      	movs	r3, #1
 80065c8:	4631      	mov	r1, r6
 80065ca:	4628      	mov	r0, r5
 80065cc:	47b8      	blx	r7
 80065ce:	3001      	adds	r0, #1
 80065d0:	f43f af1d 	beq.w	800640e <_printf_float+0xb6>
 80065d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80065d8:	ea59 0303 	orrs.w	r3, r9, r3
 80065dc:	d102      	bne.n	80065e4 <_printf_float+0x28c>
 80065de:	6823      	ldr	r3, [r4, #0]
 80065e0:	07d9      	lsls	r1, r3, #31
 80065e2:	d5d7      	bpl.n	8006594 <_printf_float+0x23c>
 80065e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80065e8:	4631      	mov	r1, r6
 80065ea:	4628      	mov	r0, r5
 80065ec:	47b8      	blx	r7
 80065ee:	3001      	adds	r0, #1
 80065f0:	f43f af0d 	beq.w	800640e <_printf_float+0xb6>
 80065f4:	f04f 0a00 	mov.w	sl, #0
 80065f8:	f104 0b1a 	add.w	fp, r4, #26
 80065fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065fe:	425b      	negs	r3, r3
 8006600:	4553      	cmp	r3, sl
 8006602:	dc01      	bgt.n	8006608 <_printf_float+0x2b0>
 8006604:	464b      	mov	r3, r9
 8006606:	e793      	b.n	8006530 <_printf_float+0x1d8>
 8006608:	2301      	movs	r3, #1
 800660a:	465a      	mov	r2, fp
 800660c:	4631      	mov	r1, r6
 800660e:	4628      	mov	r0, r5
 8006610:	47b8      	blx	r7
 8006612:	3001      	adds	r0, #1
 8006614:	f43f aefb 	beq.w	800640e <_printf_float+0xb6>
 8006618:	f10a 0a01 	add.w	sl, sl, #1
 800661c:	e7ee      	b.n	80065fc <_printf_float+0x2a4>
 800661e:	bf00      	nop
 8006620:	7fefffff 	.word	0x7fefffff
 8006624:	08008b54 	.word	0x08008b54
 8006628:	08008b50 	.word	0x08008b50
 800662c:	08008b5c 	.word	0x08008b5c
 8006630:	08008b58 	.word	0x08008b58
 8006634:	08008b60 	.word	0x08008b60
 8006638:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800663a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800663e:	4553      	cmp	r3, sl
 8006640:	bfa8      	it	ge
 8006642:	4653      	movge	r3, sl
 8006644:	2b00      	cmp	r3, #0
 8006646:	4699      	mov	r9, r3
 8006648:	dc36      	bgt.n	80066b8 <_printf_float+0x360>
 800664a:	f04f 0b00 	mov.w	fp, #0
 800664e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006652:	f104 021a 	add.w	r2, r4, #26
 8006656:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006658:	9306      	str	r3, [sp, #24]
 800665a:	eba3 0309 	sub.w	r3, r3, r9
 800665e:	455b      	cmp	r3, fp
 8006660:	dc31      	bgt.n	80066c6 <_printf_float+0x36e>
 8006662:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006664:	459a      	cmp	sl, r3
 8006666:	dc3a      	bgt.n	80066de <_printf_float+0x386>
 8006668:	6823      	ldr	r3, [r4, #0]
 800666a:	07da      	lsls	r2, r3, #31
 800666c:	d437      	bmi.n	80066de <_printf_float+0x386>
 800666e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006670:	ebaa 0903 	sub.w	r9, sl, r3
 8006674:	9b06      	ldr	r3, [sp, #24]
 8006676:	ebaa 0303 	sub.w	r3, sl, r3
 800667a:	4599      	cmp	r9, r3
 800667c:	bfa8      	it	ge
 800667e:	4699      	movge	r9, r3
 8006680:	f1b9 0f00 	cmp.w	r9, #0
 8006684:	dc33      	bgt.n	80066ee <_printf_float+0x396>
 8006686:	f04f 0800 	mov.w	r8, #0
 800668a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800668e:	f104 0b1a 	add.w	fp, r4, #26
 8006692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006694:	ebaa 0303 	sub.w	r3, sl, r3
 8006698:	eba3 0309 	sub.w	r3, r3, r9
 800669c:	4543      	cmp	r3, r8
 800669e:	f77f af79 	ble.w	8006594 <_printf_float+0x23c>
 80066a2:	2301      	movs	r3, #1
 80066a4:	465a      	mov	r2, fp
 80066a6:	4631      	mov	r1, r6
 80066a8:	4628      	mov	r0, r5
 80066aa:	47b8      	blx	r7
 80066ac:	3001      	adds	r0, #1
 80066ae:	f43f aeae 	beq.w	800640e <_printf_float+0xb6>
 80066b2:	f108 0801 	add.w	r8, r8, #1
 80066b6:	e7ec      	b.n	8006692 <_printf_float+0x33a>
 80066b8:	4642      	mov	r2, r8
 80066ba:	4631      	mov	r1, r6
 80066bc:	4628      	mov	r0, r5
 80066be:	47b8      	blx	r7
 80066c0:	3001      	adds	r0, #1
 80066c2:	d1c2      	bne.n	800664a <_printf_float+0x2f2>
 80066c4:	e6a3      	b.n	800640e <_printf_float+0xb6>
 80066c6:	2301      	movs	r3, #1
 80066c8:	4631      	mov	r1, r6
 80066ca:	4628      	mov	r0, r5
 80066cc:	9206      	str	r2, [sp, #24]
 80066ce:	47b8      	blx	r7
 80066d0:	3001      	adds	r0, #1
 80066d2:	f43f ae9c 	beq.w	800640e <_printf_float+0xb6>
 80066d6:	9a06      	ldr	r2, [sp, #24]
 80066d8:	f10b 0b01 	add.w	fp, fp, #1
 80066dc:	e7bb      	b.n	8006656 <_printf_float+0x2fe>
 80066de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066e2:	4631      	mov	r1, r6
 80066e4:	4628      	mov	r0, r5
 80066e6:	47b8      	blx	r7
 80066e8:	3001      	adds	r0, #1
 80066ea:	d1c0      	bne.n	800666e <_printf_float+0x316>
 80066ec:	e68f      	b.n	800640e <_printf_float+0xb6>
 80066ee:	9a06      	ldr	r2, [sp, #24]
 80066f0:	464b      	mov	r3, r9
 80066f2:	4442      	add	r2, r8
 80066f4:	4631      	mov	r1, r6
 80066f6:	4628      	mov	r0, r5
 80066f8:	47b8      	blx	r7
 80066fa:	3001      	adds	r0, #1
 80066fc:	d1c3      	bne.n	8006686 <_printf_float+0x32e>
 80066fe:	e686      	b.n	800640e <_printf_float+0xb6>
 8006700:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006704:	f1ba 0f01 	cmp.w	sl, #1
 8006708:	dc01      	bgt.n	800670e <_printf_float+0x3b6>
 800670a:	07db      	lsls	r3, r3, #31
 800670c:	d536      	bpl.n	800677c <_printf_float+0x424>
 800670e:	2301      	movs	r3, #1
 8006710:	4642      	mov	r2, r8
 8006712:	4631      	mov	r1, r6
 8006714:	4628      	mov	r0, r5
 8006716:	47b8      	blx	r7
 8006718:	3001      	adds	r0, #1
 800671a:	f43f ae78 	beq.w	800640e <_printf_float+0xb6>
 800671e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006722:	4631      	mov	r1, r6
 8006724:	4628      	mov	r0, r5
 8006726:	47b8      	blx	r7
 8006728:	3001      	adds	r0, #1
 800672a:	f43f ae70 	beq.w	800640e <_printf_float+0xb6>
 800672e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006732:	2200      	movs	r2, #0
 8006734:	2300      	movs	r3, #0
 8006736:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800673a:	f7fa f9cd 	bl	8000ad8 <__aeabi_dcmpeq>
 800673e:	b9c0      	cbnz	r0, 8006772 <_printf_float+0x41a>
 8006740:	4653      	mov	r3, sl
 8006742:	f108 0201 	add.w	r2, r8, #1
 8006746:	4631      	mov	r1, r6
 8006748:	4628      	mov	r0, r5
 800674a:	47b8      	blx	r7
 800674c:	3001      	adds	r0, #1
 800674e:	d10c      	bne.n	800676a <_printf_float+0x412>
 8006750:	e65d      	b.n	800640e <_printf_float+0xb6>
 8006752:	2301      	movs	r3, #1
 8006754:	465a      	mov	r2, fp
 8006756:	4631      	mov	r1, r6
 8006758:	4628      	mov	r0, r5
 800675a:	47b8      	blx	r7
 800675c:	3001      	adds	r0, #1
 800675e:	f43f ae56 	beq.w	800640e <_printf_float+0xb6>
 8006762:	f108 0801 	add.w	r8, r8, #1
 8006766:	45d0      	cmp	r8, sl
 8006768:	dbf3      	blt.n	8006752 <_printf_float+0x3fa>
 800676a:	464b      	mov	r3, r9
 800676c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006770:	e6df      	b.n	8006532 <_printf_float+0x1da>
 8006772:	f04f 0800 	mov.w	r8, #0
 8006776:	f104 0b1a 	add.w	fp, r4, #26
 800677a:	e7f4      	b.n	8006766 <_printf_float+0x40e>
 800677c:	2301      	movs	r3, #1
 800677e:	4642      	mov	r2, r8
 8006780:	e7e1      	b.n	8006746 <_printf_float+0x3ee>
 8006782:	2301      	movs	r3, #1
 8006784:	464a      	mov	r2, r9
 8006786:	4631      	mov	r1, r6
 8006788:	4628      	mov	r0, r5
 800678a:	47b8      	blx	r7
 800678c:	3001      	adds	r0, #1
 800678e:	f43f ae3e 	beq.w	800640e <_printf_float+0xb6>
 8006792:	f108 0801 	add.w	r8, r8, #1
 8006796:	68e3      	ldr	r3, [r4, #12]
 8006798:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800679a:	1a5b      	subs	r3, r3, r1
 800679c:	4543      	cmp	r3, r8
 800679e:	dcf0      	bgt.n	8006782 <_printf_float+0x42a>
 80067a0:	e6fc      	b.n	800659c <_printf_float+0x244>
 80067a2:	f04f 0800 	mov.w	r8, #0
 80067a6:	f104 0919 	add.w	r9, r4, #25
 80067aa:	e7f4      	b.n	8006796 <_printf_float+0x43e>

080067ac <_printf_common>:
 80067ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067b0:	4616      	mov	r6, r2
 80067b2:	4698      	mov	r8, r3
 80067b4:	688a      	ldr	r2, [r1, #8]
 80067b6:	690b      	ldr	r3, [r1, #16]
 80067b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80067bc:	4293      	cmp	r3, r2
 80067be:	bfb8      	it	lt
 80067c0:	4613      	movlt	r3, r2
 80067c2:	6033      	str	r3, [r6, #0]
 80067c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80067c8:	4607      	mov	r7, r0
 80067ca:	460c      	mov	r4, r1
 80067cc:	b10a      	cbz	r2, 80067d2 <_printf_common+0x26>
 80067ce:	3301      	adds	r3, #1
 80067d0:	6033      	str	r3, [r6, #0]
 80067d2:	6823      	ldr	r3, [r4, #0]
 80067d4:	0699      	lsls	r1, r3, #26
 80067d6:	bf42      	ittt	mi
 80067d8:	6833      	ldrmi	r3, [r6, #0]
 80067da:	3302      	addmi	r3, #2
 80067dc:	6033      	strmi	r3, [r6, #0]
 80067de:	6825      	ldr	r5, [r4, #0]
 80067e0:	f015 0506 	ands.w	r5, r5, #6
 80067e4:	d106      	bne.n	80067f4 <_printf_common+0x48>
 80067e6:	f104 0a19 	add.w	sl, r4, #25
 80067ea:	68e3      	ldr	r3, [r4, #12]
 80067ec:	6832      	ldr	r2, [r6, #0]
 80067ee:	1a9b      	subs	r3, r3, r2
 80067f0:	42ab      	cmp	r3, r5
 80067f2:	dc26      	bgt.n	8006842 <_printf_common+0x96>
 80067f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80067f8:	6822      	ldr	r2, [r4, #0]
 80067fa:	3b00      	subs	r3, #0
 80067fc:	bf18      	it	ne
 80067fe:	2301      	movne	r3, #1
 8006800:	0692      	lsls	r2, r2, #26
 8006802:	d42b      	bmi.n	800685c <_printf_common+0xb0>
 8006804:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006808:	4641      	mov	r1, r8
 800680a:	4638      	mov	r0, r7
 800680c:	47c8      	blx	r9
 800680e:	3001      	adds	r0, #1
 8006810:	d01e      	beq.n	8006850 <_printf_common+0xa4>
 8006812:	6823      	ldr	r3, [r4, #0]
 8006814:	6922      	ldr	r2, [r4, #16]
 8006816:	f003 0306 	and.w	r3, r3, #6
 800681a:	2b04      	cmp	r3, #4
 800681c:	bf02      	ittt	eq
 800681e:	68e5      	ldreq	r5, [r4, #12]
 8006820:	6833      	ldreq	r3, [r6, #0]
 8006822:	1aed      	subeq	r5, r5, r3
 8006824:	68a3      	ldr	r3, [r4, #8]
 8006826:	bf0c      	ite	eq
 8006828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800682c:	2500      	movne	r5, #0
 800682e:	4293      	cmp	r3, r2
 8006830:	bfc4      	itt	gt
 8006832:	1a9b      	subgt	r3, r3, r2
 8006834:	18ed      	addgt	r5, r5, r3
 8006836:	2600      	movs	r6, #0
 8006838:	341a      	adds	r4, #26
 800683a:	42b5      	cmp	r5, r6
 800683c:	d11a      	bne.n	8006874 <_printf_common+0xc8>
 800683e:	2000      	movs	r0, #0
 8006840:	e008      	b.n	8006854 <_printf_common+0xa8>
 8006842:	2301      	movs	r3, #1
 8006844:	4652      	mov	r2, sl
 8006846:	4641      	mov	r1, r8
 8006848:	4638      	mov	r0, r7
 800684a:	47c8      	blx	r9
 800684c:	3001      	adds	r0, #1
 800684e:	d103      	bne.n	8006858 <_printf_common+0xac>
 8006850:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006858:	3501      	adds	r5, #1
 800685a:	e7c6      	b.n	80067ea <_printf_common+0x3e>
 800685c:	18e1      	adds	r1, r4, r3
 800685e:	1c5a      	adds	r2, r3, #1
 8006860:	2030      	movs	r0, #48	@ 0x30
 8006862:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006866:	4422      	add	r2, r4
 8006868:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800686c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006870:	3302      	adds	r3, #2
 8006872:	e7c7      	b.n	8006804 <_printf_common+0x58>
 8006874:	2301      	movs	r3, #1
 8006876:	4622      	mov	r2, r4
 8006878:	4641      	mov	r1, r8
 800687a:	4638      	mov	r0, r7
 800687c:	47c8      	blx	r9
 800687e:	3001      	adds	r0, #1
 8006880:	d0e6      	beq.n	8006850 <_printf_common+0xa4>
 8006882:	3601      	adds	r6, #1
 8006884:	e7d9      	b.n	800683a <_printf_common+0x8e>
	...

08006888 <_printf_i>:
 8006888:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800688c:	7e0f      	ldrb	r7, [r1, #24]
 800688e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006890:	2f78      	cmp	r7, #120	@ 0x78
 8006892:	4691      	mov	r9, r2
 8006894:	4680      	mov	r8, r0
 8006896:	460c      	mov	r4, r1
 8006898:	469a      	mov	sl, r3
 800689a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800689e:	d807      	bhi.n	80068b0 <_printf_i+0x28>
 80068a0:	2f62      	cmp	r7, #98	@ 0x62
 80068a2:	d80a      	bhi.n	80068ba <_printf_i+0x32>
 80068a4:	2f00      	cmp	r7, #0
 80068a6:	f000 80d1 	beq.w	8006a4c <_printf_i+0x1c4>
 80068aa:	2f58      	cmp	r7, #88	@ 0x58
 80068ac:	f000 80b8 	beq.w	8006a20 <_printf_i+0x198>
 80068b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80068b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80068b8:	e03a      	b.n	8006930 <_printf_i+0xa8>
 80068ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80068be:	2b15      	cmp	r3, #21
 80068c0:	d8f6      	bhi.n	80068b0 <_printf_i+0x28>
 80068c2:	a101      	add	r1, pc, #4	@ (adr r1, 80068c8 <_printf_i+0x40>)
 80068c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80068c8:	08006921 	.word	0x08006921
 80068cc:	08006935 	.word	0x08006935
 80068d0:	080068b1 	.word	0x080068b1
 80068d4:	080068b1 	.word	0x080068b1
 80068d8:	080068b1 	.word	0x080068b1
 80068dc:	080068b1 	.word	0x080068b1
 80068e0:	08006935 	.word	0x08006935
 80068e4:	080068b1 	.word	0x080068b1
 80068e8:	080068b1 	.word	0x080068b1
 80068ec:	080068b1 	.word	0x080068b1
 80068f0:	080068b1 	.word	0x080068b1
 80068f4:	08006a33 	.word	0x08006a33
 80068f8:	0800695f 	.word	0x0800695f
 80068fc:	080069ed 	.word	0x080069ed
 8006900:	080068b1 	.word	0x080068b1
 8006904:	080068b1 	.word	0x080068b1
 8006908:	08006a55 	.word	0x08006a55
 800690c:	080068b1 	.word	0x080068b1
 8006910:	0800695f 	.word	0x0800695f
 8006914:	080068b1 	.word	0x080068b1
 8006918:	080068b1 	.word	0x080068b1
 800691c:	080069f5 	.word	0x080069f5
 8006920:	6833      	ldr	r3, [r6, #0]
 8006922:	1d1a      	adds	r2, r3, #4
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	6032      	str	r2, [r6, #0]
 8006928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800692c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006930:	2301      	movs	r3, #1
 8006932:	e09c      	b.n	8006a6e <_printf_i+0x1e6>
 8006934:	6833      	ldr	r3, [r6, #0]
 8006936:	6820      	ldr	r0, [r4, #0]
 8006938:	1d19      	adds	r1, r3, #4
 800693a:	6031      	str	r1, [r6, #0]
 800693c:	0606      	lsls	r6, r0, #24
 800693e:	d501      	bpl.n	8006944 <_printf_i+0xbc>
 8006940:	681d      	ldr	r5, [r3, #0]
 8006942:	e003      	b.n	800694c <_printf_i+0xc4>
 8006944:	0645      	lsls	r5, r0, #25
 8006946:	d5fb      	bpl.n	8006940 <_printf_i+0xb8>
 8006948:	f9b3 5000 	ldrsh.w	r5, [r3]
 800694c:	2d00      	cmp	r5, #0
 800694e:	da03      	bge.n	8006958 <_printf_i+0xd0>
 8006950:	232d      	movs	r3, #45	@ 0x2d
 8006952:	426d      	negs	r5, r5
 8006954:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006958:	4858      	ldr	r0, [pc, #352]	@ (8006abc <_printf_i+0x234>)
 800695a:	230a      	movs	r3, #10
 800695c:	e011      	b.n	8006982 <_printf_i+0xfa>
 800695e:	6821      	ldr	r1, [r4, #0]
 8006960:	6833      	ldr	r3, [r6, #0]
 8006962:	0608      	lsls	r0, r1, #24
 8006964:	f853 5b04 	ldr.w	r5, [r3], #4
 8006968:	d402      	bmi.n	8006970 <_printf_i+0xe8>
 800696a:	0649      	lsls	r1, r1, #25
 800696c:	bf48      	it	mi
 800696e:	b2ad      	uxthmi	r5, r5
 8006970:	2f6f      	cmp	r7, #111	@ 0x6f
 8006972:	4852      	ldr	r0, [pc, #328]	@ (8006abc <_printf_i+0x234>)
 8006974:	6033      	str	r3, [r6, #0]
 8006976:	bf14      	ite	ne
 8006978:	230a      	movne	r3, #10
 800697a:	2308      	moveq	r3, #8
 800697c:	2100      	movs	r1, #0
 800697e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006982:	6866      	ldr	r6, [r4, #4]
 8006984:	60a6      	str	r6, [r4, #8]
 8006986:	2e00      	cmp	r6, #0
 8006988:	db05      	blt.n	8006996 <_printf_i+0x10e>
 800698a:	6821      	ldr	r1, [r4, #0]
 800698c:	432e      	orrs	r6, r5
 800698e:	f021 0104 	bic.w	r1, r1, #4
 8006992:	6021      	str	r1, [r4, #0]
 8006994:	d04b      	beq.n	8006a2e <_printf_i+0x1a6>
 8006996:	4616      	mov	r6, r2
 8006998:	fbb5 f1f3 	udiv	r1, r5, r3
 800699c:	fb03 5711 	mls	r7, r3, r1, r5
 80069a0:	5dc7      	ldrb	r7, [r0, r7]
 80069a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80069a6:	462f      	mov	r7, r5
 80069a8:	42bb      	cmp	r3, r7
 80069aa:	460d      	mov	r5, r1
 80069ac:	d9f4      	bls.n	8006998 <_printf_i+0x110>
 80069ae:	2b08      	cmp	r3, #8
 80069b0:	d10b      	bne.n	80069ca <_printf_i+0x142>
 80069b2:	6823      	ldr	r3, [r4, #0]
 80069b4:	07df      	lsls	r7, r3, #31
 80069b6:	d508      	bpl.n	80069ca <_printf_i+0x142>
 80069b8:	6923      	ldr	r3, [r4, #16]
 80069ba:	6861      	ldr	r1, [r4, #4]
 80069bc:	4299      	cmp	r1, r3
 80069be:	bfde      	ittt	le
 80069c0:	2330      	movle	r3, #48	@ 0x30
 80069c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80069c6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80069ca:	1b92      	subs	r2, r2, r6
 80069cc:	6122      	str	r2, [r4, #16]
 80069ce:	f8cd a000 	str.w	sl, [sp]
 80069d2:	464b      	mov	r3, r9
 80069d4:	aa03      	add	r2, sp, #12
 80069d6:	4621      	mov	r1, r4
 80069d8:	4640      	mov	r0, r8
 80069da:	f7ff fee7 	bl	80067ac <_printf_common>
 80069de:	3001      	adds	r0, #1
 80069e0:	d14a      	bne.n	8006a78 <_printf_i+0x1f0>
 80069e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80069e6:	b004      	add	sp, #16
 80069e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ec:	6823      	ldr	r3, [r4, #0]
 80069ee:	f043 0320 	orr.w	r3, r3, #32
 80069f2:	6023      	str	r3, [r4, #0]
 80069f4:	4832      	ldr	r0, [pc, #200]	@ (8006ac0 <_printf_i+0x238>)
 80069f6:	2778      	movs	r7, #120	@ 0x78
 80069f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80069fc:	6823      	ldr	r3, [r4, #0]
 80069fe:	6831      	ldr	r1, [r6, #0]
 8006a00:	061f      	lsls	r7, r3, #24
 8006a02:	f851 5b04 	ldr.w	r5, [r1], #4
 8006a06:	d402      	bmi.n	8006a0e <_printf_i+0x186>
 8006a08:	065f      	lsls	r7, r3, #25
 8006a0a:	bf48      	it	mi
 8006a0c:	b2ad      	uxthmi	r5, r5
 8006a0e:	6031      	str	r1, [r6, #0]
 8006a10:	07d9      	lsls	r1, r3, #31
 8006a12:	bf44      	itt	mi
 8006a14:	f043 0320 	orrmi.w	r3, r3, #32
 8006a18:	6023      	strmi	r3, [r4, #0]
 8006a1a:	b11d      	cbz	r5, 8006a24 <_printf_i+0x19c>
 8006a1c:	2310      	movs	r3, #16
 8006a1e:	e7ad      	b.n	800697c <_printf_i+0xf4>
 8006a20:	4826      	ldr	r0, [pc, #152]	@ (8006abc <_printf_i+0x234>)
 8006a22:	e7e9      	b.n	80069f8 <_printf_i+0x170>
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	f023 0320 	bic.w	r3, r3, #32
 8006a2a:	6023      	str	r3, [r4, #0]
 8006a2c:	e7f6      	b.n	8006a1c <_printf_i+0x194>
 8006a2e:	4616      	mov	r6, r2
 8006a30:	e7bd      	b.n	80069ae <_printf_i+0x126>
 8006a32:	6833      	ldr	r3, [r6, #0]
 8006a34:	6825      	ldr	r5, [r4, #0]
 8006a36:	6961      	ldr	r1, [r4, #20]
 8006a38:	1d18      	adds	r0, r3, #4
 8006a3a:	6030      	str	r0, [r6, #0]
 8006a3c:	062e      	lsls	r6, r5, #24
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	d501      	bpl.n	8006a46 <_printf_i+0x1be>
 8006a42:	6019      	str	r1, [r3, #0]
 8006a44:	e002      	b.n	8006a4c <_printf_i+0x1c4>
 8006a46:	0668      	lsls	r0, r5, #25
 8006a48:	d5fb      	bpl.n	8006a42 <_printf_i+0x1ba>
 8006a4a:	8019      	strh	r1, [r3, #0]
 8006a4c:	2300      	movs	r3, #0
 8006a4e:	6123      	str	r3, [r4, #16]
 8006a50:	4616      	mov	r6, r2
 8006a52:	e7bc      	b.n	80069ce <_printf_i+0x146>
 8006a54:	6833      	ldr	r3, [r6, #0]
 8006a56:	1d1a      	adds	r2, r3, #4
 8006a58:	6032      	str	r2, [r6, #0]
 8006a5a:	681e      	ldr	r6, [r3, #0]
 8006a5c:	6862      	ldr	r2, [r4, #4]
 8006a5e:	2100      	movs	r1, #0
 8006a60:	4630      	mov	r0, r6
 8006a62:	f7f9 fbbd 	bl	80001e0 <memchr>
 8006a66:	b108      	cbz	r0, 8006a6c <_printf_i+0x1e4>
 8006a68:	1b80      	subs	r0, r0, r6
 8006a6a:	6060      	str	r0, [r4, #4]
 8006a6c:	6863      	ldr	r3, [r4, #4]
 8006a6e:	6123      	str	r3, [r4, #16]
 8006a70:	2300      	movs	r3, #0
 8006a72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a76:	e7aa      	b.n	80069ce <_printf_i+0x146>
 8006a78:	6923      	ldr	r3, [r4, #16]
 8006a7a:	4632      	mov	r2, r6
 8006a7c:	4649      	mov	r1, r9
 8006a7e:	4640      	mov	r0, r8
 8006a80:	47d0      	blx	sl
 8006a82:	3001      	adds	r0, #1
 8006a84:	d0ad      	beq.n	80069e2 <_printf_i+0x15a>
 8006a86:	6823      	ldr	r3, [r4, #0]
 8006a88:	079b      	lsls	r3, r3, #30
 8006a8a:	d413      	bmi.n	8006ab4 <_printf_i+0x22c>
 8006a8c:	68e0      	ldr	r0, [r4, #12]
 8006a8e:	9b03      	ldr	r3, [sp, #12]
 8006a90:	4298      	cmp	r0, r3
 8006a92:	bfb8      	it	lt
 8006a94:	4618      	movlt	r0, r3
 8006a96:	e7a6      	b.n	80069e6 <_printf_i+0x15e>
 8006a98:	2301      	movs	r3, #1
 8006a9a:	4632      	mov	r2, r6
 8006a9c:	4649      	mov	r1, r9
 8006a9e:	4640      	mov	r0, r8
 8006aa0:	47d0      	blx	sl
 8006aa2:	3001      	adds	r0, #1
 8006aa4:	d09d      	beq.n	80069e2 <_printf_i+0x15a>
 8006aa6:	3501      	adds	r5, #1
 8006aa8:	68e3      	ldr	r3, [r4, #12]
 8006aaa:	9903      	ldr	r1, [sp, #12]
 8006aac:	1a5b      	subs	r3, r3, r1
 8006aae:	42ab      	cmp	r3, r5
 8006ab0:	dcf2      	bgt.n	8006a98 <_printf_i+0x210>
 8006ab2:	e7eb      	b.n	8006a8c <_printf_i+0x204>
 8006ab4:	2500      	movs	r5, #0
 8006ab6:	f104 0619 	add.w	r6, r4, #25
 8006aba:	e7f5      	b.n	8006aa8 <_printf_i+0x220>
 8006abc:	08008b62 	.word	0x08008b62
 8006ac0:	08008b73 	.word	0x08008b73

08006ac4 <std>:
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	b510      	push	{r4, lr}
 8006ac8:	4604      	mov	r4, r0
 8006aca:	e9c0 3300 	strd	r3, r3, [r0]
 8006ace:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ad2:	6083      	str	r3, [r0, #8]
 8006ad4:	8181      	strh	r1, [r0, #12]
 8006ad6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ad8:	81c2      	strh	r2, [r0, #14]
 8006ada:	6183      	str	r3, [r0, #24]
 8006adc:	4619      	mov	r1, r3
 8006ade:	2208      	movs	r2, #8
 8006ae0:	305c      	adds	r0, #92	@ 0x5c
 8006ae2:	f000 f8f4 	bl	8006cce <memset>
 8006ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8006b1c <std+0x58>)
 8006ae8:	6263      	str	r3, [r4, #36]	@ 0x24
 8006aea:	4b0d      	ldr	r3, [pc, #52]	@ (8006b20 <std+0x5c>)
 8006aec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006aee:	4b0d      	ldr	r3, [pc, #52]	@ (8006b24 <std+0x60>)
 8006af0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006af2:	4b0d      	ldr	r3, [pc, #52]	@ (8006b28 <std+0x64>)
 8006af4:	6323      	str	r3, [r4, #48]	@ 0x30
 8006af6:	4b0d      	ldr	r3, [pc, #52]	@ (8006b2c <std+0x68>)
 8006af8:	6224      	str	r4, [r4, #32]
 8006afa:	429c      	cmp	r4, r3
 8006afc:	d006      	beq.n	8006b0c <std+0x48>
 8006afe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006b02:	4294      	cmp	r4, r2
 8006b04:	d002      	beq.n	8006b0c <std+0x48>
 8006b06:	33d0      	adds	r3, #208	@ 0xd0
 8006b08:	429c      	cmp	r4, r3
 8006b0a:	d105      	bne.n	8006b18 <std+0x54>
 8006b0c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006b10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b14:	f000 b958 	b.w	8006dc8 <__retarget_lock_init_recursive>
 8006b18:	bd10      	pop	{r4, pc}
 8006b1a:	bf00      	nop
 8006b1c:	08006c49 	.word	0x08006c49
 8006b20:	08006c6b 	.word	0x08006c6b
 8006b24:	08006ca3 	.word	0x08006ca3
 8006b28:	08006cc7 	.word	0x08006cc7
 8006b2c:	2000671c 	.word	0x2000671c

08006b30 <stdio_exit_handler>:
 8006b30:	4a02      	ldr	r2, [pc, #8]	@ (8006b3c <stdio_exit_handler+0xc>)
 8006b32:	4903      	ldr	r1, [pc, #12]	@ (8006b40 <stdio_exit_handler+0x10>)
 8006b34:	4803      	ldr	r0, [pc, #12]	@ (8006b44 <stdio_exit_handler+0x14>)
 8006b36:	f000 b869 	b.w	8006c0c <_fwalk_sglue>
 8006b3a:	bf00      	nop
 8006b3c:	2000002c 	.word	0x2000002c
 8006b40:	0800849d 	.word	0x0800849d
 8006b44:	2000003c 	.word	0x2000003c

08006b48 <cleanup_stdio>:
 8006b48:	6841      	ldr	r1, [r0, #4]
 8006b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8006b7c <cleanup_stdio+0x34>)
 8006b4c:	4299      	cmp	r1, r3
 8006b4e:	b510      	push	{r4, lr}
 8006b50:	4604      	mov	r4, r0
 8006b52:	d001      	beq.n	8006b58 <cleanup_stdio+0x10>
 8006b54:	f001 fca2 	bl	800849c <_fflush_r>
 8006b58:	68a1      	ldr	r1, [r4, #8]
 8006b5a:	4b09      	ldr	r3, [pc, #36]	@ (8006b80 <cleanup_stdio+0x38>)
 8006b5c:	4299      	cmp	r1, r3
 8006b5e:	d002      	beq.n	8006b66 <cleanup_stdio+0x1e>
 8006b60:	4620      	mov	r0, r4
 8006b62:	f001 fc9b 	bl	800849c <_fflush_r>
 8006b66:	68e1      	ldr	r1, [r4, #12]
 8006b68:	4b06      	ldr	r3, [pc, #24]	@ (8006b84 <cleanup_stdio+0x3c>)
 8006b6a:	4299      	cmp	r1, r3
 8006b6c:	d004      	beq.n	8006b78 <cleanup_stdio+0x30>
 8006b6e:	4620      	mov	r0, r4
 8006b70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b74:	f001 bc92 	b.w	800849c <_fflush_r>
 8006b78:	bd10      	pop	{r4, pc}
 8006b7a:	bf00      	nop
 8006b7c:	2000671c 	.word	0x2000671c
 8006b80:	20006784 	.word	0x20006784
 8006b84:	200067ec 	.word	0x200067ec

08006b88 <global_stdio_init.part.0>:
 8006b88:	b510      	push	{r4, lr}
 8006b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8006bb8 <global_stdio_init.part.0+0x30>)
 8006b8c:	4c0b      	ldr	r4, [pc, #44]	@ (8006bbc <global_stdio_init.part.0+0x34>)
 8006b8e:	4a0c      	ldr	r2, [pc, #48]	@ (8006bc0 <global_stdio_init.part.0+0x38>)
 8006b90:	601a      	str	r2, [r3, #0]
 8006b92:	4620      	mov	r0, r4
 8006b94:	2200      	movs	r2, #0
 8006b96:	2104      	movs	r1, #4
 8006b98:	f7ff ff94 	bl	8006ac4 <std>
 8006b9c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ba0:	2201      	movs	r2, #1
 8006ba2:	2109      	movs	r1, #9
 8006ba4:	f7ff ff8e 	bl	8006ac4 <std>
 8006ba8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006bac:	2202      	movs	r2, #2
 8006bae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bb2:	2112      	movs	r1, #18
 8006bb4:	f7ff bf86 	b.w	8006ac4 <std>
 8006bb8:	20006854 	.word	0x20006854
 8006bbc:	2000671c 	.word	0x2000671c
 8006bc0:	08006b31 	.word	0x08006b31

08006bc4 <__sfp_lock_acquire>:
 8006bc4:	4801      	ldr	r0, [pc, #4]	@ (8006bcc <__sfp_lock_acquire+0x8>)
 8006bc6:	f000 b900 	b.w	8006dca <__retarget_lock_acquire_recursive>
 8006bca:	bf00      	nop
 8006bcc:	2000685d 	.word	0x2000685d

08006bd0 <__sfp_lock_release>:
 8006bd0:	4801      	ldr	r0, [pc, #4]	@ (8006bd8 <__sfp_lock_release+0x8>)
 8006bd2:	f000 b8fb 	b.w	8006dcc <__retarget_lock_release_recursive>
 8006bd6:	bf00      	nop
 8006bd8:	2000685d 	.word	0x2000685d

08006bdc <__sinit>:
 8006bdc:	b510      	push	{r4, lr}
 8006bde:	4604      	mov	r4, r0
 8006be0:	f7ff fff0 	bl	8006bc4 <__sfp_lock_acquire>
 8006be4:	6a23      	ldr	r3, [r4, #32]
 8006be6:	b11b      	cbz	r3, 8006bf0 <__sinit+0x14>
 8006be8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bec:	f7ff bff0 	b.w	8006bd0 <__sfp_lock_release>
 8006bf0:	4b04      	ldr	r3, [pc, #16]	@ (8006c04 <__sinit+0x28>)
 8006bf2:	6223      	str	r3, [r4, #32]
 8006bf4:	4b04      	ldr	r3, [pc, #16]	@ (8006c08 <__sinit+0x2c>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d1f5      	bne.n	8006be8 <__sinit+0xc>
 8006bfc:	f7ff ffc4 	bl	8006b88 <global_stdio_init.part.0>
 8006c00:	e7f2      	b.n	8006be8 <__sinit+0xc>
 8006c02:	bf00      	nop
 8006c04:	08006b49 	.word	0x08006b49
 8006c08:	20006854 	.word	0x20006854

08006c0c <_fwalk_sglue>:
 8006c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c10:	4607      	mov	r7, r0
 8006c12:	4688      	mov	r8, r1
 8006c14:	4614      	mov	r4, r2
 8006c16:	2600      	movs	r6, #0
 8006c18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006c1c:	f1b9 0901 	subs.w	r9, r9, #1
 8006c20:	d505      	bpl.n	8006c2e <_fwalk_sglue+0x22>
 8006c22:	6824      	ldr	r4, [r4, #0]
 8006c24:	2c00      	cmp	r4, #0
 8006c26:	d1f7      	bne.n	8006c18 <_fwalk_sglue+0xc>
 8006c28:	4630      	mov	r0, r6
 8006c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c2e:	89ab      	ldrh	r3, [r5, #12]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d907      	bls.n	8006c44 <_fwalk_sglue+0x38>
 8006c34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	d003      	beq.n	8006c44 <_fwalk_sglue+0x38>
 8006c3c:	4629      	mov	r1, r5
 8006c3e:	4638      	mov	r0, r7
 8006c40:	47c0      	blx	r8
 8006c42:	4306      	orrs	r6, r0
 8006c44:	3568      	adds	r5, #104	@ 0x68
 8006c46:	e7e9      	b.n	8006c1c <_fwalk_sglue+0x10>

08006c48 <__sread>:
 8006c48:	b510      	push	{r4, lr}
 8006c4a:	460c      	mov	r4, r1
 8006c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c50:	f000 f86c 	bl	8006d2c <_read_r>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	bfab      	itete	ge
 8006c58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006c5a:	89a3      	ldrhlt	r3, [r4, #12]
 8006c5c:	181b      	addge	r3, r3, r0
 8006c5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006c62:	bfac      	ite	ge
 8006c64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006c66:	81a3      	strhlt	r3, [r4, #12]
 8006c68:	bd10      	pop	{r4, pc}

08006c6a <__swrite>:
 8006c6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c6e:	461f      	mov	r7, r3
 8006c70:	898b      	ldrh	r3, [r1, #12]
 8006c72:	05db      	lsls	r3, r3, #23
 8006c74:	4605      	mov	r5, r0
 8006c76:	460c      	mov	r4, r1
 8006c78:	4616      	mov	r6, r2
 8006c7a:	d505      	bpl.n	8006c88 <__swrite+0x1e>
 8006c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c80:	2302      	movs	r3, #2
 8006c82:	2200      	movs	r2, #0
 8006c84:	f000 f840 	bl	8006d08 <_lseek_r>
 8006c88:	89a3      	ldrh	r3, [r4, #12]
 8006c8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c92:	81a3      	strh	r3, [r4, #12]
 8006c94:	4632      	mov	r2, r6
 8006c96:	463b      	mov	r3, r7
 8006c98:	4628      	mov	r0, r5
 8006c9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006c9e:	f000 b857 	b.w	8006d50 <_write_r>

08006ca2 <__sseek>:
 8006ca2:	b510      	push	{r4, lr}
 8006ca4:	460c      	mov	r4, r1
 8006ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006caa:	f000 f82d 	bl	8006d08 <_lseek_r>
 8006cae:	1c43      	adds	r3, r0, #1
 8006cb0:	89a3      	ldrh	r3, [r4, #12]
 8006cb2:	bf15      	itete	ne
 8006cb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006cb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006cba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006cbe:	81a3      	strheq	r3, [r4, #12]
 8006cc0:	bf18      	it	ne
 8006cc2:	81a3      	strhne	r3, [r4, #12]
 8006cc4:	bd10      	pop	{r4, pc}

08006cc6 <__sclose>:
 8006cc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006cca:	f000 b80d 	b.w	8006ce8 <_close_r>

08006cce <memset>:
 8006cce:	4402      	add	r2, r0
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	4293      	cmp	r3, r2
 8006cd4:	d100      	bne.n	8006cd8 <memset+0xa>
 8006cd6:	4770      	bx	lr
 8006cd8:	f803 1b01 	strb.w	r1, [r3], #1
 8006cdc:	e7f9      	b.n	8006cd2 <memset+0x4>
	...

08006ce0 <_localeconv_r>:
 8006ce0:	4800      	ldr	r0, [pc, #0]	@ (8006ce4 <_localeconv_r+0x4>)
 8006ce2:	4770      	bx	lr
 8006ce4:	20000178 	.word	0x20000178

08006ce8 <_close_r>:
 8006ce8:	b538      	push	{r3, r4, r5, lr}
 8006cea:	4d06      	ldr	r5, [pc, #24]	@ (8006d04 <_close_r+0x1c>)
 8006cec:	2300      	movs	r3, #0
 8006cee:	4604      	mov	r4, r0
 8006cf0:	4608      	mov	r0, r1
 8006cf2:	602b      	str	r3, [r5, #0]
 8006cf4:	f7fb fc48 	bl	8002588 <_close>
 8006cf8:	1c43      	adds	r3, r0, #1
 8006cfa:	d102      	bne.n	8006d02 <_close_r+0x1a>
 8006cfc:	682b      	ldr	r3, [r5, #0]
 8006cfe:	b103      	cbz	r3, 8006d02 <_close_r+0x1a>
 8006d00:	6023      	str	r3, [r4, #0]
 8006d02:	bd38      	pop	{r3, r4, r5, pc}
 8006d04:	20006858 	.word	0x20006858

08006d08 <_lseek_r>:
 8006d08:	b538      	push	{r3, r4, r5, lr}
 8006d0a:	4d07      	ldr	r5, [pc, #28]	@ (8006d28 <_lseek_r+0x20>)
 8006d0c:	4604      	mov	r4, r0
 8006d0e:	4608      	mov	r0, r1
 8006d10:	4611      	mov	r1, r2
 8006d12:	2200      	movs	r2, #0
 8006d14:	602a      	str	r2, [r5, #0]
 8006d16:	461a      	mov	r2, r3
 8006d18:	f7fb fc5d 	bl	80025d6 <_lseek>
 8006d1c:	1c43      	adds	r3, r0, #1
 8006d1e:	d102      	bne.n	8006d26 <_lseek_r+0x1e>
 8006d20:	682b      	ldr	r3, [r5, #0]
 8006d22:	b103      	cbz	r3, 8006d26 <_lseek_r+0x1e>
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	bd38      	pop	{r3, r4, r5, pc}
 8006d28:	20006858 	.word	0x20006858

08006d2c <_read_r>:
 8006d2c:	b538      	push	{r3, r4, r5, lr}
 8006d2e:	4d07      	ldr	r5, [pc, #28]	@ (8006d4c <_read_r+0x20>)
 8006d30:	4604      	mov	r4, r0
 8006d32:	4608      	mov	r0, r1
 8006d34:	4611      	mov	r1, r2
 8006d36:	2200      	movs	r2, #0
 8006d38:	602a      	str	r2, [r5, #0]
 8006d3a:	461a      	mov	r2, r3
 8006d3c:	f7fb fbeb 	bl	8002516 <_read>
 8006d40:	1c43      	adds	r3, r0, #1
 8006d42:	d102      	bne.n	8006d4a <_read_r+0x1e>
 8006d44:	682b      	ldr	r3, [r5, #0]
 8006d46:	b103      	cbz	r3, 8006d4a <_read_r+0x1e>
 8006d48:	6023      	str	r3, [r4, #0]
 8006d4a:	bd38      	pop	{r3, r4, r5, pc}
 8006d4c:	20006858 	.word	0x20006858

08006d50 <_write_r>:
 8006d50:	b538      	push	{r3, r4, r5, lr}
 8006d52:	4d07      	ldr	r5, [pc, #28]	@ (8006d70 <_write_r+0x20>)
 8006d54:	4604      	mov	r4, r0
 8006d56:	4608      	mov	r0, r1
 8006d58:	4611      	mov	r1, r2
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	602a      	str	r2, [r5, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	f7fb fbf6 	bl	8002550 <_write>
 8006d64:	1c43      	adds	r3, r0, #1
 8006d66:	d102      	bne.n	8006d6e <_write_r+0x1e>
 8006d68:	682b      	ldr	r3, [r5, #0]
 8006d6a:	b103      	cbz	r3, 8006d6e <_write_r+0x1e>
 8006d6c:	6023      	str	r3, [r4, #0]
 8006d6e:	bd38      	pop	{r3, r4, r5, pc}
 8006d70:	20006858 	.word	0x20006858

08006d74 <__errno>:
 8006d74:	4b01      	ldr	r3, [pc, #4]	@ (8006d7c <__errno+0x8>)
 8006d76:	6818      	ldr	r0, [r3, #0]
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	20000038 	.word	0x20000038

08006d80 <__libc_init_array>:
 8006d80:	b570      	push	{r4, r5, r6, lr}
 8006d82:	4d0d      	ldr	r5, [pc, #52]	@ (8006db8 <__libc_init_array+0x38>)
 8006d84:	4c0d      	ldr	r4, [pc, #52]	@ (8006dbc <__libc_init_array+0x3c>)
 8006d86:	1b64      	subs	r4, r4, r5
 8006d88:	10a4      	asrs	r4, r4, #2
 8006d8a:	2600      	movs	r6, #0
 8006d8c:	42a6      	cmp	r6, r4
 8006d8e:	d109      	bne.n	8006da4 <__libc_init_array+0x24>
 8006d90:	4d0b      	ldr	r5, [pc, #44]	@ (8006dc0 <__libc_init_array+0x40>)
 8006d92:	4c0c      	ldr	r4, [pc, #48]	@ (8006dc4 <__libc_init_array+0x44>)
 8006d94:	f001 fec2 	bl	8008b1c <_init>
 8006d98:	1b64      	subs	r4, r4, r5
 8006d9a:	10a4      	asrs	r4, r4, #2
 8006d9c:	2600      	movs	r6, #0
 8006d9e:	42a6      	cmp	r6, r4
 8006da0:	d105      	bne.n	8006dae <__libc_init_array+0x2e>
 8006da2:	bd70      	pop	{r4, r5, r6, pc}
 8006da4:	f855 3b04 	ldr.w	r3, [r5], #4
 8006da8:	4798      	blx	r3
 8006daa:	3601      	adds	r6, #1
 8006dac:	e7ee      	b.n	8006d8c <__libc_init_array+0xc>
 8006dae:	f855 3b04 	ldr.w	r3, [r5], #4
 8006db2:	4798      	blx	r3
 8006db4:	3601      	adds	r6, #1
 8006db6:	e7f2      	b.n	8006d9e <__libc_init_array+0x1e>
 8006db8:	08008ecc 	.word	0x08008ecc
 8006dbc:	08008ecc 	.word	0x08008ecc
 8006dc0:	08008ecc 	.word	0x08008ecc
 8006dc4:	08008ed0 	.word	0x08008ed0

08006dc8 <__retarget_lock_init_recursive>:
 8006dc8:	4770      	bx	lr

08006dca <__retarget_lock_acquire_recursive>:
 8006dca:	4770      	bx	lr

08006dcc <__retarget_lock_release_recursive>:
 8006dcc:	4770      	bx	lr

08006dce <memcpy>:
 8006dce:	440a      	add	r2, r1
 8006dd0:	4291      	cmp	r1, r2
 8006dd2:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006dd6:	d100      	bne.n	8006dda <memcpy+0xc>
 8006dd8:	4770      	bx	lr
 8006dda:	b510      	push	{r4, lr}
 8006ddc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006de0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006de4:	4291      	cmp	r1, r2
 8006de6:	d1f9      	bne.n	8006ddc <memcpy+0xe>
 8006de8:	bd10      	pop	{r4, pc}

08006dea <quorem>:
 8006dea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dee:	6903      	ldr	r3, [r0, #16]
 8006df0:	690c      	ldr	r4, [r1, #16]
 8006df2:	42a3      	cmp	r3, r4
 8006df4:	4607      	mov	r7, r0
 8006df6:	db7e      	blt.n	8006ef6 <quorem+0x10c>
 8006df8:	3c01      	subs	r4, #1
 8006dfa:	f101 0814 	add.w	r8, r1, #20
 8006dfe:	00a3      	lsls	r3, r4, #2
 8006e00:	f100 0514 	add.w	r5, r0, #20
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e0a:	9301      	str	r3, [sp, #4]
 8006e0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e14:	3301      	adds	r3, #1
 8006e16:	429a      	cmp	r2, r3
 8006e18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e20:	d32e      	bcc.n	8006e80 <quorem+0x96>
 8006e22:	f04f 0a00 	mov.w	sl, #0
 8006e26:	46c4      	mov	ip, r8
 8006e28:	46ae      	mov	lr, r5
 8006e2a:	46d3      	mov	fp, sl
 8006e2c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006e30:	b298      	uxth	r0, r3
 8006e32:	fb06 a000 	mla	r0, r6, r0, sl
 8006e36:	0c02      	lsrs	r2, r0, #16
 8006e38:	0c1b      	lsrs	r3, r3, #16
 8006e3a:	fb06 2303 	mla	r3, r6, r3, r2
 8006e3e:	f8de 2000 	ldr.w	r2, [lr]
 8006e42:	b280      	uxth	r0, r0
 8006e44:	b292      	uxth	r2, r2
 8006e46:	1a12      	subs	r2, r2, r0
 8006e48:	445a      	add	r2, fp
 8006e4a:	f8de 0000 	ldr.w	r0, [lr]
 8006e4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006e58:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006e5c:	b292      	uxth	r2, r2
 8006e5e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006e62:	45e1      	cmp	r9, ip
 8006e64:	f84e 2b04 	str.w	r2, [lr], #4
 8006e68:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006e6c:	d2de      	bcs.n	8006e2c <quorem+0x42>
 8006e6e:	9b00      	ldr	r3, [sp, #0]
 8006e70:	58eb      	ldr	r3, [r5, r3]
 8006e72:	b92b      	cbnz	r3, 8006e80 <quorem+0x96>
 8006e74:	9b01      	ldr	r3, [sp, #4]
 8006e76:	3b04      	subs	r3, #4
 8006e78:	429d      	cmp	r5, r3
 8006e7a:	461a      	mov	r2, r3
 8006e7c:	d32f      	bcc.n	8006ede <quorem+0xf4>
 8006e7e:	613c      	str	r4, [r7, #16]
 8006e80:	4638      	mov	r0, r7
 8006e82:	f001 f97f 	bl	8008184 <__mcmp>
 8006e86:	2800      	cmp	r0, #0
 8006e88:	db25      	blt.n	8006ed6 <quorem+0xec>
 8006e8a:	4629      	mov	r1, r5
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006e92:	f8d1 c000 	ldr.w	ip, [r1]
 8006e96:	fa1f fe82 	uxth.w	lr, r2
 8006e9a:	fa1f f38c 	uxth.w	r3, ip
 8006e9e:	eba3 030e 	sub.w	r3, r3, lr
 8006ea2:	4403      	add	r3, r0
 8006ea4:	0c12      	lsrs	r2, r2, #16
 8006ea6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006eaa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006eae:	b29b      	uxth	r3, r3
 8006eb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006eb4:	45c1      	cmp	r9, r8
 8006eb6:	f841 3b04 	str.w	r3, [r1], #4
 8006eba:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006ebe:	d2e6      	bcs.n	8006e8e <quorem+0xa4>
 8006ec0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006ec4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006ec8:	b922      	cbnz	r2, 8006ed4 <quorem+0xea>
 8006eca:	3b04      	subs	r3, #4
 8006ecc:	429d      	cmp	r5, r3
 8006ece:	461a      	mov	r2, r3
 8006ed0:	d30b      	bcc.n	8006eea <quorem+0x100>
 8006ed2:	613c      	str	r4, [r7, #16]
 8006ed4:	3601      	adds	r6, #1
 8006ed6:	4630      	mov	r0, r6
 8006ed8:	b003      	add	sp, #12
 8006eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ede:	6812      	ldr	r2, [r2, #0]
 8006ee0:	3b04      	subs	r3, #4
 8006ee2:	2a00      	cmp	r2, #0
 8006ee4:	d1cb      	bne.n	8006e7e <quorem+0x94>
 8006ee6:	3c01      	subs	r4, #1
 8006ee8:	e7c6      	b.n	8006e78 <quorem+0x8e>
 8006eea:	6812      	ldr	r2, [r2, #0]
 8006eec:	3b04      	subs	r3, #4
 8006eee:	2a00      	cmp	r2, #0
 8006ef0:	d1ef      	bne.n	8006ed2 <quorem+0xe8>
 8006ef2:	3c01      	subs	r4, #1
 8006ef4:	e7ea      	b.n	8006ecc <quorem+0xe2>
 8006ef6:	2000      	movs	r0, #0
 8006ef8:	e7ee      	b.n	8006ed8 <quorem+0xee>
 8006efa:	0000      	movs	r0, r0
 8006efc:	0000      	movs	r0, r0
	...

08006f00 <_dtoa_r>:
 8006f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f04:	69c7      	ldr	r7, [r0, #28]
 8006f06:	b097      	sub	sp, #92	@ 0x5c
 8006f08:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006f0c:	ec55 4b10 	vmov	r4, r5, d0
 8006f10:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006f12:	9107      	str	r1, [sp, #28]
 8006f14:	4681      	mov	r9, r0
 8006f16:	920c      	str	r2, [sp, #48]	@ 0x30
 8006f18:	9311      	str	r3, [sp, #68]	@ 0x44
 8006f1a:	b97f      	cbnz	r7, 8006f3c <_dtoa_r+0x3c>
 8006f1c:	2010      	movs	r0, #16
 8006f1e:	f000 fe09 	bl	8007b34 <malloc>
 8006f22:	4602      	mov	r2, r0
 8006f24:	f8c9 001c 	str.w	r0, [r9, #28]
 8006f28:	b920      	cbnz	r0, 8006f34 <_dtoa_r+0x34>
 8006f2a:	4ba9      	ldr	r3, [pc, #676]	@ (80071d0 <_dtoa_r+0x2d0>)
 8006f2c:	21ef      	movs	r1, #239	@ 0xef
 8006f2e:	48a9      	ldr	r0, [pc, #676]	@ (80071d4 <_dtoa_r+0x2d4>)
 8006f30:	f001 faec 	bl	800850c <__assert_func>
 8006f34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006f38:	6007      	str	r7, [r0, #0]
 8006f3a:	60c7      	str	r7, [r0, #12]
 8006f3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f40:	6819      	ldr	r1, [r3, #0]
 8006f42:	b159      	cbz	r1, 8006f5c <_dtoa_r+0x5c>
 8006f44:	685a      	ldr	r2, [r3, #4]
 8006f46:	604a      	str	r2, [r1, #4]
 8006f48:	2301      	movs	r3, #1
 8006f4a:	4093      	lsls	r3, r2
 8006f4c:	608b      	str	r3, [r1, #8]
 8006f4e:	4648      	mov	r0, r9
 8006f50:	f000 fee6 	bl	8007d20 <_Bfree>
 8006f54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	601a      	str	r2, [r3, #0]
 8006f5c:	1e2b      	subs	r3, r5, #0
 8006f5e:	bfb9      	ittee	lt
 8006f60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006f64:	9305      	strlt	r3, [sp, #20]
 8006f66:	2300      	movge	r3, #0
 8006f68:	6033      	strge	r3, [r6, #0]
 8006f6a:	9f05      	ldr	r7, [sp, #20]
 8006f6c:	4b9a      	ldr	r3, [pc, #616]	@ (80071d8 <_dtoa_r+0x2d8>)
 8006f6e:	bfbc      	itt	lt
 8006f70:	2201      	movlt	r2, #1
 8006f72:	6032      	strlt	r2, [r6, #0]
 8006f74:	43bb      	bics	r3, r7
 8006f76:	d112      	bne.n	8006f9e <_dtoa_r+0x9e>
 8006f78:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006f7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006f7e:	6013      	str	r3, [r2, #0]
 8006f80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006f84:	4323      	orrs	r3, r4
 8006f86:	f000 855a 	beq.w	8007a3e <_dtoa_r+0xb3e>
 8006f8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006f8c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80071ec <_dtoa_r+0x2ec>
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f000 855c 	beq.w	8007a4e <_dtoa_r+0xb4e>
 8006f96:	f10a 0303 	add.w	r3, sl, #3
 8006f9a:	f000 bd56 	b.w	8007a4a <_dtoa_r+0xb4a>
 8006f9e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	ec51 0b17 	vmov	r0, r1, d7
 8006fa8:	2300      	movs	r3, #0
 8006faa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8006fae:	f7f9 fd93 	bl	8000ad8 <__aeabi_dcmpeq>
 8006fb2:	4680      	mov	r8, r0
 8006fb4:	b158      	cbz	r0, 8006fce <_dtoa_r+0xce>
 8006fb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006fb8:	2301      	movs	r3, #1
 8006fba:	6013      	str	r3, [r2, #0]
 8006fbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006fbe:	b113      	cbz	r3, 8006fc6 <_dtoa_r+0xc6>
 8006fc0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006fc2:	4b86      	ldr	r3, [pc, #536]	@ (80071dc <_dtoa_r+0x2dc>)
 8006fc4:	6013      	str	r3, [r2, #0]
 8006fc6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80071f0 <_dtoa_r+0x2f0>
 8006fca:	f000 bd40 	b.w	8007a4e <_dtoa_r+0xb4e>
 8006fce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8006fd2:	aa14      	add	r2, sp, #80	@ 0x50
 8006fd4:	a915      	add	r1, sp, #84	@ 0x54
 8006fd6:	4648      	mov	r0, r9
 8006fd8:	f001 f984 	bl	80082e4 <__d2b>
 8006fdc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006fe0:	9002      	str	r0, [sp, #8]
 8006fe2:	2e00      	cmp	r6, #0
 8006fe4:	d078      	beq.n	80070d8 <_dtoa_r+0x1d8>
 8006fe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fe8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ff0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006ff4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006ff8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006ffc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007000:	4619      	mov	r1, r3
 8007002:	2200      	movs	r2, #0
 8007004:	4b76      	ldr	r3, [pc, #472]	@ (80071e0 <_dtoa_r+0x2e0>)
 8007006:	f7f9 f947 	bl	8000298 <__aeabi_dsub>
 800700a:	a36b      	add	r3, pc, #428	@ (adr r3, 80071b8 <_dtoa_r+0x2b8>)
 800700c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007010:	f7f9 fafa 	bl	8000608 <__aeabi_dmul>
 8007014:	a36a      	add	r3, pc, #424	@ (adr r3, 80071c0 <_dtoa_r+0x2c0>)
 8007016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701a:	f7f9 f93f 	bl	800029c <__adddf3>
 800701e:	4604      	mov	r4, r0
 8007020:	4630      	mov	r0, r6
 8007022:	460d      	mov	r5, r1
 8007024:	f7f9 fa86 	bl	8000534 <__aeabi_i2d>
 8007028:	a367      	add	r3, pc, #412	@ (adr r3, 80071c8 <_dtoa_r+0x2c8>)
 800702a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702e:	f7f9 faeb 	bl	8000608 <__aeabi_dmul>
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	4620      	mov	r0, r4
 8007038:	4629      	mov	r1, r5
 800703a:	f7f9 f92f 	bl	800029c <__adddf3>
 800703e:	4604      	mov	r4, r0
 8007040:	460d      	mov	r5, r1
 8007042:	f7f9 fd91 	bl	8000b68 <__aeabi_d2iz>
 8007046:	2200      	movs	r2, #0
 8007048:	4607      	mov	r7, r0
 800704a:	2300      	movs	r3, #0
 800704c:	4620      	mov	r0, r4
 800704e:	4629      	mov	r1, r5
 8007050:	f7f9 fd4c 	bl	8000aec <__aeabi_dcmplt>
 8007054:	b140      	cbz	r0, 8007068 <_dtoa_r+0x168>
 8007056:	4638      	mov	r0, r7
 8007058:	f7f9 fa6c 	bl	8000534 <__aeabi_i2d>
 800705c:	4622      	mov	r2, r4
 800705e:	462b      	mov	r3, r5
 8007060:	f7f9 fd3a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007064:	b900      	cbnz	r0, 8007068 <_dtoa_r+0x168>
 8007066:	3f01      	subs	r7, #1
 8007068:	2f16      	cmp	r7, #22
 800706a:	d852      	bhi.n	8007112 <_dtoa_r+0x212>
 800706c:	4b5d      	ldr	r3, [pc, #372]	@ (80071e4 <_dtoa_r+0x2e4>)
 800706e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007076:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800707a:	f7f9 fd37 	bl	8000aec <__aeabi_dcmplt>
 800707e:	2800      	cmp	r0, #0
 8007080:	d049      	beq.n	8007116 <_dtoa_r+0x216>
 8007082:	3f01      	subs	r7, #1
 8007084:	2300      	movs	r3, #0
 8007086:	9310      	str	r3, [sp, #64]	@ 0x40
 8007088:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800708a:	1b9b      	subs	r3, r3, r6
 800708c:	1e5a      	subs	r2, r3, #1
 800708e:	bf45      	ittet	mi
 8007090:	f1c3 0301 	rsbmi	r3, r3, #1
 8007094:	9300      	strmi	r3, [sp, #0]
 8007096:	2300      	movpl	r3, #0
 8007098:	2300      	movmi	r3, #0
 800709a:	9206      	str	r2, [sp, #24]
 800709c:	bf54      	ite	pl
 800709e:	9300      	strpl	r3, [sp, #0]
 80070a0:	9306      	strmi	r3, [sp, #24]
 80070a2:	2f00      	cmp	r7, #0
 80070a4:	db39      	blt.n	800711a <_dtoa_r+0x21a>
 80070a6:	9b06      	ldr	r3, [sp, #24]
 80070a8:	970d      	str	r7, [sp, #52]	@ 0x34
 80070aa:	443b      	add	r3, r7
 80070ac:	9306      	str	r3, [sp, #24]
 80070ae:	2300      	movs	r3, #0
 80070b0:	9308      	str	r3, [sp, #32]
 80070b2:	9b07      	ldr	r3, [sp, #28]
 80070b4:	2b09      	cmp	r3, #9
 80070b6:	d863      	bhi.n	8007180 <_dtoa_r+0x280>
 80070b8:	2b05      	cmp	r3, #5
 80070ba:	bfc4      	itt	gt
 80070bc:	3b04      	subgt	r3, #4
 80070be:	9307      	strgt	r3, [sp, #28]
 80070c0:	9b07      	ldr	r3, [sp, #28]
 80070c2:	f1a3 0302 	sub.w	r3, r3, #2
 80070c6:	bfcc      	ite	gt
 80070c8:	2400      	movgt	r4, #0
 80070ca:	2401      	movle	r4, #1
 80070cc:	2b03      	cmp	r3, #3
 80070ce:	d863      	bhi.n	8007198 <_dtoa_r+0x298>
 80070d0:	e8df f003 	tbb	[pc, r3]
 80070d4:	2b375452 	.word	0x2b375452
 80070d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80070dc:	441e      	add	r6, r3
 80070de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80070e2:	2b20      	cmp	r3, #32
 80070e4:	bfc1      	itttt	gt
 80070e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80070ea:	409f      	lslgt	r7, r3
 80070ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80070f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80070f4:	bfd6      	itet	le
 80070f6:	f1c3 0320 	rsble	r3, r3, #32
 80070fa:	ea47 0003 	orrgt.w	r0, r7, r3
 80070fe:	fa04 f003 	lslle.w	r0, r4, r3
 8007102:	f7f9 fa07 	bl	8000514 <__aeabi_ui2d>
 8007106:	2201      	movs	r2, #1
 8007108:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800710c:	3e01      	subs	r6, #1
 800710e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007110:	e776      	b.n	8007000 <_dtoa_r+0x100>
 8007112:	2301      	movs	r3, #1
 8007114:	e7b7      	b.n	8007086 <_dtoa_r+0x186>
 8007116:	9010      	str	r0, [sp, #64]	@ 0x40
 8007118:	e7b6      	b.n	8007088 <_dtoa_r+0x188>
 800711a:	9b00      	ldr	r3, [sp, #0]
 800711c:	1bdb      	subs	r3, r3, r7
 800711e:	9300      	str	r3, [sp, #0]
 8007120:	427b      	negs	r3, r7
 8007122:	9308      	str	r3, [sp, #32]
 8007124:	2300      	movs	r3, #0
 8007126:	930d      	str	r3, [sp, #52]	@ 0x34
 8007128:	e7c3      	b.n	80070b2 <_dtoa_r+0x1b2>
 800712a:	2301      	movs	r3, #1
 800712c:	9309      	str	r3, [sp, #36]	@ 0x24
 800712e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007130:	eb07 0b03 	add.w	fp, r7, r3
 8007134:	f10b 0301 	add.w	r3, fp, #1
 8007138:	2b01      	cmp	r3, #1
 800713a:	9303      	str	r3, [sp, #12]
 800713c:	bfb8      	it	lt
 800713e:	2301      	movlt	r3, #1
 8007140:	e006      	b.n	8007150 <_dtoa_r+0x250>
 8007142:	2301      	movs	r3, #1
 8007144:	9309      	str	r3, [sp, #36]	@ 0x24
 8007146:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007148:	2b00      	cmp	r3, #0
 800714a:	dd28      	ble.n	800719e <_dtoa_r+0x29e>
 800714c:	469b      	mov	fp, r3
 800714e:	9303      	str	r3, [sp, #12]
 8007150:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007154:	2100      	movs	r1, #0
 8007156:	2204      	movs	r2, #4
 8007158:	f102 0514 	add.w	r5, r2, #20
 800715c:	429d      	cmp	r5, r3
 800715e:	d926      	bls.n	80071ae <_dtoa_r+0x2ae>
 8007160:	6041      	str	r1, [r0, #4]
 8007162:	4648      	mov	r0, r9
 8007164:	f000 fd9c 	bl	8007ca0 <_Balloc>
 8007168:	4682      	mov	sl, r0
 800716a:	2800      	cmp	r0, #0
 800716c:	d142      	bne.n	80071f4 <_dtoa_r+0x2f4>
 800716e:	4b1e      	ldr	r3, [pc, #120]	@ (80071e8 <_dtoa_r+0x2e8>)
 8007170:	4602      	mov	r2, r0
 8007172:	f240 11af 	movw	r1, #431	@ 0x1af
 8007176:	e6da      	b.n	8006f2e <_dtoa_r+0x2e>
 8007178:	2300      	movs	r3, #0
 800717a:	e7e3      	b.n	8007144 <_dtoa_r+0x244>
 800717c:	2300      	movs	r3, #0
 800717e:	e7d5      	b.n	800712c <_dtoa_r+0x22c>
 8007180:	2401      	movs	r4, #1
 8007182:	2300      	movs	r3, #0
 8007184:	9307      	str	r3, [sp, #28]
 8007186:	9409      	str	r4, [sp, #36]	@ 0x24
 8007188:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800718c:	2200      	movs	r2, #0
 800718e:	f8cd b00c 	str.w	fp, [sp, #12]
 8007192:	2312      	movs	r3, #18
 8007194:	920c      	str	r2, [sp, #48]	@ 0x30
 8007196:	e7db      	b.n	8007150 <_dtoa_r+0x250>
 8007198:	2301      	movs	r3, #1
 800719a:	9309      	str	r3, [sp, #36]	@ 0x24
 800719c:	e7f4      	b.n	8007188 <_dtoa_r+0x288>
 800719e:	f04f 0b01 	mov.w	fp, #1
 80071a2:	f8cd b00c 	str.w	fp, [sp, #12]
 80071a6:	465b      	mov	r3, fp
 80071a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80071ac:	e7d0      	b.n	8007150 <_dtoa_r+0x250>
 80071ae:	3101      	adds	r1, #1
 80071b0:	0052      	lsls	r2, r2, #1
 80071b2:	e7d1      	b.n	8007158 <_dtoa_r+0x258>
 80071b4:	f3af 8000 	nop.w
 80071b8:	636f4361 	.word	0x636f4361
 80071bc:	3fd287a7 	.word	0x3fd287a7
 80071c0:	8b60c8b3 	.word	0x8b60c8b3
 80071c4:	3fc68a28 	.word	0x3fc68a28
 80071c8:	509f79fb 	.word	0x509f79fb
 80071cc:	3fd34413 	.word	0x3fd34413
 80071d0:	08008b91 	.word	0x08008b91
 80071d4:	08008ba8 	.word	0x08008ba8
 80071d8:	7ff00000 	.word	0x7ff00000
 80071dc:	08008b61 	.word	0x08008b61
 80071e0:	3ff80000 	.word	0x3ff80000
 80071e4:	08008cf8 	.word	0x08008cf8
 80071e8:	08008c00 	.word	0x08008c00
 80071ec:	08008b8d 	.word	0x08008b8d
 80071f0:	08008b60 	.word	0x08008b60
 80071f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80071f8:	6018      	str	r0, [r3, #0]
 80071fa:	9b03      	ldr	r3, [sp, #12]
 80071fc:	2b0e      	cmp	r3, #14
 80071fe:	f200 80a1 	bhi.w	8007344 <_dtoa_r+0x444>
 8007202:	2c00      	cmp	r4, #0
 8007204:	f000 809e 	beq.w	8007344 <_dtoa_r+0x444>
 8007208:	2f00      	cmp	r7, #0
 800720a:	dd33      	ble.n	8007274 <_dtoa_r+0x374>
 800720c:	4b9c      	ldr	r3, [pc, #624]	@ (8007480 <_dtoa_r+0x580>)
 800720e:	f007 020f 	and.w	r2, r7, #15
 8007212:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007216:	ed93 7b00 	vldr	d7, [r3]
 800721a:	05f8      	lsls	r0, r7, #23
 800721c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007220:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007224:	d516      	bpl.n	8007254 <_dtoa_r+0x354>
 8007226:	4b97      	ldr	r3, [pc, #604]	@ (8007484 <_dtoa_r+0x584>)
 8007228:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800722c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007230:	f7f9 fb14 	bl	800085c <__aeabi_ddiv>
 8007234:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007238:	f004 040f 	and.w	r4, r4, #15
 800723c:	2603      	movs	r6, #3
 800723e:	4d91      	ldr	r5, [pc, #580]	@ (8007484 <_dtoa_r+0x584>)
 8007240:	b954      	cbnz	r4, 8007258 <_dtoa_r+0x358>
 8007242:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007246:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800724a:	f7f9 fb07 	bl	800085c <__aeabi_ddiv>
 800724e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007252:	e028      	b.n	80072a6 <_dtoa_r+0x3a6>
 8007254:	2602      	movs	r6, #2
 8007256:	e7f2      	b.n	800723e <_dtoa_r+0x33e>
 8007258:	07e1      	lsls	r1, r4, #31
 800725a:	d508      	bpl.n	800726e <_dtoa_r+0x36e>
 800725c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007260:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007264:	f7f9 f9d0 	bl	8000608 <__aeabi_dmul>
 8007268:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800726c:	3601      	adds	r6, #1
 800726e:	1064      	asrs	r4, r4, #1
 8007270:	3508      	adds	r5, #8
 8007272:	e7e5      	b.n	8007240 <_dtoa_r+0x340>
 8007274:	f000 80af 	beq.w	80073d6 <_dtoa_r+0x4d6>
 8007278:	427c      	negs	r4, r7
 800727a:	4b81      	ldr	r3, [pc, #516]	@ (8007480 <_dtoa_r+0x580>)
 800727c:	4d81      	ldr	r5, [pc, #516]	@ (8007484 <_dtoa_r+0x584>)
 800727e:	f004 020f 	and.w	r2, r4, #15
 8007282:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800728a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800728e:	f7f9 f9bb 	bl	8000608 <__aeabi_dmul>
 8007292:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007296:	1124      	asrs	r4, r4, #4
 8007298:	2300      	movs	r3, #0
 800729a:	2602      	movs	r6, #2
 800729c:	2c00      	cmp	r4, #0
 800729e:	f040 808f 	bne.w	80073c0 <_dtoa_r+0x4c0>
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d1d3      	bne.n	800724e <_dtoa_r+0x34e>
 80072a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80072a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	f000 8094 	beq.w	80073da <_dtoa_r+0x4da>
 80072b2:	4b75      	ldr	r3, [pc, #468]	@ (8007488 <_dtoa_r+0x588>)
 80072b4:	2200      	movs	r2, #0
 80072b6:	4620      	mov	r0, r4
 80072b8:	4629      	mov	r1, r5
 80072ba:	f7f9 fc17 	bl	8000aec <__aeabi_dcmplt>
 80072be:	2800      	cmp	r0, #0
 80072c0:	f000 808b 	beq.w	80073da <_dtoa_r+0x4da>
 80072c4:	9b03      	ldr	r3, [sp, #12]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	f000 8087 	beq.w	80073da <_dtoa_r+0x4da>
 80072cc:	f1bb 0f00 	cmp.w	fp, #0
 80072d0:	dd34      	ble.n	800733c <_dtoa_r+0x43c>
 80072d2:	4620      	mov	r0, r4
 80072d4:	4b6d      	ldr	r3, [pc, #436]	@ (800748c <_dtoa_r+0x58c>)
 80072d6:	2200      	movs	r2, #0
 80072d8:	4629      	mov	r1, r5
 80072da:	f7f9 f995 	bl	8000608 <__aeabi_dmul>
 80072de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072e2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80072e6:	3601      	adds	r6, #1
 80072e8:	465c      	mov	r4, fp
 80072ea:	4630      	mov	r0, r6
 80072ec:	f7f9 f922 	bl	8000534 <__aeabi_i2d>
 80072f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072f4:	f7f9 f988 	bl	8000608 <__aeabi_dmul>
 80072f8:	4b65      	ldr	r3, [pc, #404]	@ (8007490 <_dtoa_r+0x590>)
 80072fa:	2200      	movs	r2, #0
 80072fc:	f7f8 ffce 	bl	800029c <__adddf3>
 8007300:	4605      	mov	r5, r0
 8007302:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007306:	2c00      	cmp	r4, #0
 8007308:	d16a      	bne.n	80073e0 <_dtoa_r+0x4e0>
 800730a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800730e:	4b61      	ldr	r3, [pc, #388]	@ (8007494 <_dtoa_r+0x594>)
 8007310:	2200      	movs	r2, #0
 8007312:	f7f8 ffc1 	bl	8000298 <__aeabi_dsub>
 8007316:	4602      	mov	r2, r0
 8007318:	460b      	mov	r3, r1
 800731a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800731e:	462a      	mov	r2, r5
 8007320:	4633      	mov	r3, r6
 8007322:	f7f9 fc01 	bl	8000b28 <__aeabi_dcmpgt>
 8007326:	2800      	cmp	r0, #0
 8007328:	f040 8298 	bne.w	800785c <_dtoa_r+0x95c>
 800732c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007330:	462a      	mov	r2, r5
 8007332:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007336:	f7f9 fbd9 	bl	8000aec <__aeabi_dcmplt>
 800733a:	bb38      	cbnz	r0, 800738c <_dtoa_r+0x48c>
 800733c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007340:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007344:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007346:	2b00      	cmp	r3, #0
 8007348:	f2c0 8157 	blt.w	80075fa <_dtoa_r+0x6fa>
 800734c:	2f0e      	cmp	r7, #14
 800734e:	f300 8154 	bgt.w	80075fa <_dtoa_r+0x6fa>
 8007352:	4b4b      	ldr	r3, [pc, #300]	@ (8007480 <_dtoa_r+0x580>)
 8007354:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007358:	ed93 7b00 	vldr	d7, [r3]
 800735c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800735e:	2b00      	cmp	r3, #0
 8007360:	ed8d 7b00 	vstr	d7, [sp]
 8007364:	f280 80e5 	bge.w	8007532 <_dtoa_r+0x632>
 8007368:	9b03      	ldr	r3, [sp, #12]
 800736a:	2b00      	cmp	r3, #0
 800736c:	f300 80e1 	bgt.w	8007532 <_dtoa_r+0x632>
 8007370:	d10c      	bne.n	800738c <_dtoa_r+0x48c>
 8007372:	4b48      	ldr	r3, [pc, #288]	@ (8007494 <_dtoa_r+0x594>)
 8007374:	2200      	movs	r2, #0
 8007376:	ec51 0b17 	vmov	r0, r1, d7
 800737a:	f7f9 f945 	bl	8000608 <__aeabi_dmul>
 800737e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007382:	f7f9 fbc7 	bl	8000b14 <__aeabi_dcmpge>
 8007386:	2800      	cmp	r0, #0
 8007388:	f000 8266 	beq.w	8007858 <_dtoa_r+0x958>
 800738c:	2400      	movs	r4, #0
 800738e:	4625      	mov	r5, r4
 8007390:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007392:	4656      	mov	r6, sl
 8007394:	ea6f 0803 	mvn.w	r8, r3
 8007398:	2700      	movs	r7, #0
 800739a:	4621      	mov	r1, r4
 800739c:	4648      	mov	r0, r9
 800739e:	f000 fcbf 	bl	8007d20 <_Bfree>
 80073a2:	2d00      	cmp	r5, #0
 80073a4:	f000 80bd 	beq.w	8007522 <_dtoa_r+0x622>
 80073a8:	b12f      	cbz	r7, 80073b6 <_dtoa_r+0x4b6>
 80073aa:	42af      	cmp	r7, r5
 80073ac:	d003      	beq.n	80073b6 <_dtoa_r+0x4b6>
 80073ae:	4639      	mov	r1, r7
 80073b0:	4648      	mov	r0, r9
 80073b2:	f000 fcb5 	bl	8007d20 <_Bfree>
 80073b6:	4629      	mov	r1, r5
 80073b8:	4648      	mov	r0, r9
 80073ba:	f000 fcb1 	bl	8007d20 <_Bfree>
 80073be:	e0b0      	b.n	8007522 <_dtoa_r+0x622>
 80073c0:	07e2      	lsls	r2, r4, #31
 80073c2:	d505      	bpl.n	80073d0 <_dtoa_r+0x4d0>
 80073c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80073c8:	f7f9 f91e 	bl	8000608 <__aeabi_dmul>
 80073cc:	3601      	adds	r6, #1
 80073ce:	2301      	movs	r3, #1
 80073d0:	1064      	asrs	r4, r4, #1
 80073d2:	3508      	adds	r5, #8
 80073d4:	e762      	b.n	800729c <_dtoa_r+0x39c>
 80073d6:	2602      	movs	r6, #2
 80073d8:	e765      	b.n	80072a6 <_dtoa_r+0x3a6>
 80073da:	9c03      	ldr	r4, [sp, #12]
 80073dc:	46b8      	mov	r8, r7
 80073de:	e784      	b.n	80072ea <_dtoa_r+0x3ea>
 80073e0:	4b27      	ldr	r3, [pc, #156]	@ (8007480 <_dtoa_r+0x580>)
 80073e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80073e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80073e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073ec:	4454      	add	r4, sl
 80073ee:	2900      	cmp	r1, #0
 80073f0:	d054      	beq.n	800749c <_dtoa_r+0x59c>
 80073f2:	4929      	ldr	r1, [pc, #164]	@ (8007498 <_dtoa_r+0x598>)
 80073f4:	2000      	movs	r0, #0
 80073f6:	f7f9 fa31 	bl	800085c <__aeabi_ddiv>
 80073fa:	4633      	mov	r3, r6
 80073fc:	462a      	mov	r2, r5
 80073fe:	f7f8 ff4b 	bl	8000298 <__aeabi_dsub>
 8007402:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007406:	4656      	mov	r6, sl
 8007408:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800740c:	f7f9 fbac 	bl	8000b68 <__aeabi_d2iz>
 8007410:	4605      	mov	r5, r0
 8007412:	f7f9 f88f 	bl	8000534 <__aeabi_i2d>
 8007416:	4602      	mov	r2, r0
 8007418:	460b      	mov	r3, r1
 800741a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800741e:	f7f8 ff3b 	bl	8000298 <__aeabi_dsub>
 8007422:	3530      	adds	r5, #48	@ 0x30
 8007424:	4602      	mov	r2, r0
 8007426:	460b      	mov	r3, r1
 8007428:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800742c:	f806 5b01 	strb.w	r5, [r6], #1
 8007430:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007434:	f7f9 fb5a 	bl	8000aec <__aeabi_dcmplt>
 8007438:	2800      	cmp	r0, #0
 800743a:	d172      	bne.n	8007522 <_dtoa_r+0x622>
 800743c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007440:	4911      	ldr	r1, [pc, #68]	@ (8007488 <_dtoa_r+0x588>)
 8007442:	2000      	movs	r0, #0
 8007444:	f7f8 ff28 	bl	8000298 <__aeabi_dsub>
 8007448:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800744c:	f7f9 fb4e 	bl	8000aec <__aeabi_dcmplt>
 8007450:	2800      	cmp	r0, #0
 8007452:	f040 80b4 	bne.w	80075be <_dtoa_r+0x6be>
 8007456:	42a6      	cmp	r6, r4
 8007458:	f43f af70 	beq.w	800733c <_dtoa_r+0x43c>
 800745c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007460:	4b0a      	ldr	r3, [pc, #40]	@ (800748c <_dtoa_r+0x58c>)
 8007462:	2200      	movs	r2, #0
 8007464:	f7f9 f8d0 	bl	8000608 <__aeabi_dmul>
 8007468:	4b08      	ldr	r3, [pc, #32]	@ (800748c <_dtoa_r+0x58c>)
 800746a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800746e:	2200      	movs	r2, #0
 8007470:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007474:	f7f9 f8c8 	bl	8000608 <__aeabi_dmul>
 8007478:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800747c:	e7c4      	b.n	8007408 <_dtoa_r+0x508>
 800747e:	bf00      	nop
 8007480:	08008cf8 	.word	0x08008cf8
 8007484:	08008cd0 	.word	0x08008cd0
 8007488:	3ff00000 	.word	0x3ff00000
 800748c:	40240000 	.word	0x40240000
 8007490:	401c0000 	.word	0x401c0000
 8007494:	40140000 	.word	0x40140000
 8007498:	3fe00000 	.word	0x3fe00000
 800749c:	4631      	mov	r1, r6
 800749e:	4628      	mov	r0, r5
 80074a0:	f7f9 f8b2 	bl	8000608 <__aeabi_dmul>
 80074a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80074a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80074aa:	4656      	mov	r6, sl
 80074ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074b0:	f7f9 fb5a 	bl	8000b68 <__aeabi_d2iz>
 80074b4:	4605      	mov	r5, r0
 80074b6:	f7f9 f83d 	bl	8000534 <__aeabi_i2d>
 80074ba:	4602      	mov	r2, r0
 80074bc:	460b      	mov	r3, r1
 80074be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074c2:	f7f8 fee9 	bl	8000298 <__aeabi_dsub>
 80074c6:	3530      	adds	r5, #48	@ 0x30
 80074c8:	f806 5b01 	strb.w	r5, [r6], #1
 80074cc:	4602      	mov	r2, r0
 80074ce:	460b      	mov	r3, r1
 80074d0:	42a6      	cmp	r6, r4
 80074d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80074d6:	f04f 0200 	mov.w	r2, #0
 80074da:	d124      	bne.n	8007526 <_dtoa_r+0x626>
 80074dc:	4baf      	ldr	r3, [pc, #700]	@ (800779c <_dtoa_r+0x89c>)
 80074de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80074e2:	f7f8 fedb 	bl	800029c <__adddf3>
 80074e6:	4602      	mov	r2, r0
 80074e8:	460b      	mov	r3, r1
 80074ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80074ee:	f7f9 fb1b 	bl	8000b28 <__aeabi_dcmpgt>
 80074f2:	2800      	cmp	r0, #0
 80074f4:	d163      	bne.n	80075be <_dtoa_r+0x6be>
 80074f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80074fa:	49a8      	ldr	r1, [pc, #672]	@ (800779c <_dtoa_r+0x89c>)
 80074fc:	2000      	movs	r0, #0
 80074fe:	f7f8 fecb 	bl	8000298 <__aeabi_dsub>
 8007502:	4602      	mov	r2, r0
 8007504:	460b      	mov	r3, r1
 8007506:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800750a:	f7f9 faef 	bl	8000aec <__aeabi_dcmplt>
 800750e:	2800      	cmp	r0, #0
 8007510:	f43f af14 	beq.w	800733c <_dtoa_r+0x43c>
 8007514:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007516:	1e73      	subs	r3, r6, #1
 8007518:	9313      	str	r3, [sp, #76]	@ 0x4c
 800751a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800751e:	2b30      	cmp	r3, #48	@ 0x30
 8007520:	d0f8      	beq.n	8007514 <_dtoa_r+0x614>
 8007522:	4647      	mov	r7, r8
 8007524:	e03b      	b.n	800759e <_dtoa_r+0x69e>
 8007526:	4b9e      	ldr	r3, [pc, #632]	@ (80077a0 <_dtoa_r+0x8a0>)
 8007528:	f7f9 f86e 	bl	8000608 <__aeabi_dmul>
 800752c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007530:	e7bc      	b.n	80074ac <_dtoa_r+0x5ac>
 8007532:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007536:	4656      	mov	r6, sl
 8007538:	e9dd 2300 	ldrd	r2, r3, [sp]
 800753c:	4620      	mov	r0, r4
 800753e:	4629      	mov	r1, r5
 8007540:	f7f9 f98c 	bl	800085c <__aeabi_ddiv>
 8007544:	f7f9 fb10 	bl	8000b68 <__aeabi_d2iz>
 8007548:	4680      	mov	r8, r0
 800754a:	f7f8 fff3 	bl	8000534 <__aeabi_i2d>
 800754e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007552:	f7f9 f859 	bl	8000608 <__aeabi_dmul>
 8007556:	4602      	mov	r2, r0
 8007558:	460b      	mov	r3, r1
 800755a:	4620      	mov	r0, r4
 800755c:	4629      	mov	r1, r5
 800755e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007562:	f7f8 fe99 	bl	8000298 <__aeabi_dsub>
 8007566:	f806 4b01 	strb.w	r4, [r6], #1
 800756a:	9d03      	ldr	r5, [sp, #12]
 800756c:	eba6 040a 	sub.w	r4, r6, sl
 8007570:	42a5      	cmp	r5, r4
 8007572:	4602      	mov	r2, r0
 8007574:	460b      	mov	r3, r1
 8007576:	d133      	bne.n	80075e0 <_dtoa_r+0x6e0>
 8007578:	f7f8 fe90 	bl	800029c <__adddf3>
 800757c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007580:	4604      	mov	r4, r0
 8007582:	460d      	mov	r5, r1
 8007584:	f7f9 fad0 	bl	8000b28 <__aeabi_dcmpgt>
 8007588:	b9c0      	cbnz	r0, 80075bc <_dtoa_r+0x6bc>
 800758a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800758e:	4620      	mov	r0, r4
 8007590:	4629      	mov	r1, r5
 8007592:	f7f9 faa1 	bl	8000ad8 <__aeabi_dcmpeq>
 8007596:	b110      	cbz	r0, 800759e <_dtoa_r+0x69e>
 8007598:	f018 0f01 	tst.w	r8, #1
 800759c:	d10e      	bne.n	80075bc <_dtoa_r+0x6bc>
 800759e:	9902      	ldr	r1, [sp, #8]
 80075a0:	4648      	mov	r0, r9
 80075a2:	f000 fbbd 	bl	8007d20 <_Bfree>
 80075a6:	2300      	movs	r3, #0
 80075a8:	7033      	strb	r3, [r6, #0]
 80075aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80075ac:	3701      	adds	r7, #1
 80075ae:	601f      	str	r7, [r3, #0]
 80075b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	f000 824b 	beq.w	8007a4e <_dtoa_r+0xb4e>
 80075b8:	601e      	str	r6, [r3, #0]
 80075ba:	e248      	b.n	8007a4e <_dtoa_r+0xb4e>
 80075bc:	46b8      	mov	r8, r7
 80075be:	4633      	mov	r3, r6
 80075c0:	461e      	mov	r6, r3
 80075c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80075c6:	2a39      	cmp	r2, #57	@ 0x39
 80075c8:	d106      	bne.n	80075d8 <_dtoa_r+0x6d8>
 80075ca:	459a      	cmp	sl, r3
 80075cc:	d1f8      	bne.n	80075c0 <_dtoa_r+0x6c0>
 80075ce:	2230      	movs	r2, #48	@ 0x30
 80075d0:	f108 0801 	add.w	r8, r8, #1
 80075d4:	f88a 2000 	strb.w	r2, [sl]
 80075d8:	781a      	ldrb	r2, [r3, #0]
 80075da:	3201      	adds	r2, #1
 80075dc:	701a      	strb	r2, [r3, #0]
 80075de:	e7a0      	b.n	8007522 <_dtoa_r+0x622>
 80075e0:	4b6f      	ldr	r3, [pc, #444]	@ (80077a0 <_dtoa_r+0x8a0>)
 80075e2:	2200      	movs	r2, #0
 80075e4:	f7f9 f810 	bl	8000608 <__aeabi_dmul>
 80075e8:	2200      	movs	r2, #0
 80075ea:	2300      	movs	r3, #0
 80075ec:	4604      	mov	r4, r0
 80075ee:	460d      	mov	r5, r1
 80075f0:	f7f9 fa72 	bl	8000ad8 <__aeabi_dcmpeq>
 80075f4:	2800      	cmp	r0, #0
 80075f6:	d09f      	beq.n	8007538 <_dtoa_r+0x638>
 80075f8:	e7d1      	b.n	800759e <_dtoa_r+0x69e>
 80075fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075fc:	2a00      	cmp	r2, #0
 80075fe:	f000 80ea 	beq.w	80077d6 <_dtoa_r+0x8d6>
 8007602:	9a07      	ldr	r2, [sp, #28]
 8007604:	2a01      	cmp	r2, #1
 8007606:	f300 80cd 	bgt.w	80077a4 <_dtoa_r+0x8a4>
 800760a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800760c:	2a00      	cmp	r2, #0
 800760e:	f000 80c1 	beq.w	8007794 <_dtoa_r+0x894>
 8007612:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007616:	9c08      	ldr	r4, [sp, #32]
 8007618:	9e00      	ldr	r6, [sp, #0]
 800761a:	9a00      	ldr	r2, [sp, #0]
 800761c:	441a      	add	r2, r3
 800761e:	9200      	str	r2, [sp, #0]
 8007620:	9a06      	ldr	r2, [sp, #24]
 8007622:	2101      	movs	r1, #1
 8007624:	441a      	add	r2, r3
 8007626:	4648      	mov	r0, r9
 8007628:	9206      	str	r2, [sp, #24]
 800762a:	f000 fc2d 	bl	8007e88 <__i2b>
 800762e:	4605      	mov	r5, r0
 8007630:	b166      	cbz	r6, 800764c <_dtoa_r+0x74c>
 8007632:	9b06      	ldr	r3, [sp, #24]
 8007634:	2b00      	cmp	r3, #0
 8007636:	dd09      	ble.n	800764c <_dtoa_r+0x74c>
 8007638:	42b3      	cmp	r3, r6
 800763a:	9a00      	ldr	r2, [sp, #0]
 800763c:	bfa8      	it	ge
 800763e:	4633      	movge	r3, r6
 8007640:	1ad2      	subs	r2, r2, r3
 8007642:	9200      	str	r2, [sp, #0]
 8007644:	9a06      	ldr	r2, [sp, #24]
 8007646:	1af6      	subs	r6, r6, r3
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	9306      	str	r3, [sp, #24]
 800764c:	9b08      	ldr	r3, [sp, #32]
 800764e:	b30b      	cbz	r3, 8007694 <_dtoa_r+0x794>
 8007650:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007652:	2b00      	cmp	r3, #0
 8007654:	f000 80c6 	beq.w	80077e4 <_dtoa_r+0x8e4>
 8007658:	2c00      	cmp	r4, #0
 800765a:	f000 80c0 	beq.w	80077de <_dtoa_r+0x8de>
 800765e:	4629      	mov	r1, r5
 8007660:	4622      	mov	r2, r4
 8007662:	4648      	mov	r0, r9
 8007664:	f000 fcc8 	bl	8007ff8 <__pow5mult>
 8007668:	9a02      	ldr	r2, [sp, #8]
 800766a:	4601      	mov	r1, r0
 800766c:	4605      	mov	r5, r0
 800766e:	4648      	mov	r0, r9
 8007670:	f000 fc20 	bl	8007eb4 <__multiply>
 8007674:	9902      	ldr	r1, [sp, #8]
 8007676:	4680      	mov	r8, r0
 8007678:	4648      	mov	r0, r9
 800767a:	f000 fb51 	bl	8007d20 <_Bfree>
 800767e:	9b08      	ldr	r3, [sp, #32]
 8007680:	1b1b      	subs	r3, r3, r4
 8007682:	9308      	str	r3, [sp, #32]
 8007684:	f000 80b1 	beq.w	80077ea <_dtoa_r+0x8ea>
 8007688:	9a08      	ldr	r2, [sp, #32]
 800768a:	4641      	mov	r1, r8
 800768c:	4648      	mov	r0, r9
 800768e:	f000 fcb3 	bl	8007ff8 <__pow5mult>
 8007692:	9002      	str	r0, [sp, #8]
 8007694:	2101      	movs	r1, #1
 8007696:	4648      	mov	r0, r9
 8007698:	f000 fbf6 	bl	8007e88 <__i2b>
 800769c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800769e:	4604      	mov	r4, r0
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f000 81d8 	beq.w	8007a56 <_dtoa_r+0xb56>
 80076a6:	461a      	mov	r2, r3
 80076a8:	4601      	mov	r1, r0
 80076aa:	4648      	mov	r0, r9
 80076ac:	f000 fca4 	bl	8007ff8 <__pow5mult>
 80076b0:	9b07      	ldr	r3, [sp, #28]
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	4604      	mov	r4, r0
 80076b6:	f300 809f 	bgt.w	80077f8 <_dtoa_r+0x8f8>
 80076ba:	9b04      	ldr	r3, [sp, #16]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f040 8097 	bne.w	80077f0 <_dtoa_r+0x8f0>
 80076c2:	9b05      	ldr	r3, [sp, #20]
 80076c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	f040 8093 	bne.w	80077f4 <_dtoa_r+0x8f4>
 80076ce:	9b05      	ldr	r3, [sp, #20]
 80076d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80076d4:	0d1b      	lsrs	r3, r3, #20
 80076d6:	051b      	lsls	r3, r3, #20
 80076d8:	b133      	cbz	r3, 80076e8 <_dtoa_r+0x7e8>
 80076da:	9b00      	ldr	r3, [sp, #0]
 80076dc:	3301      	adds	r3, #1
 80076de:	9300      	str	r3, [sp, #0]
 80076e0:	9b06      	ldr	r3, [sp, #24]
 80076e2:	3301      	adds	r3, #1
 80076e4:	9306      	str	r3, [sp, #24]
 80076e6:	2301      	movs	r3, #1
 80076e8:	9308      	str	r3, [sp, #32]
 80076ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	f000 81b8 	beq.w	8007a62 <_dtoa_r+0xb62>
 80076f2:	6923      	ldr	r3, [r4, #16]
 80076f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80076f8:	6918      	ldr	r0, [r3, #16]
 80076fa:	f000 fb79 	bl	8007df0 <__hi0bits>
 80076fe:	f1c0 0020 	rsb	r0, r0, #32
 8007702:	9b06      	ldr	r3, [sp, #24]
 8007704:	4418      	add	r0, r3
 8007706:	f010 001f 	ands.w	r0, r0, #31
 800770a:	f000 8082 	beq.w	8007812 <_dtoa_r+0x912>
 800770e:	f1c0 0320 	rsb	r3, r0, #32
 8007712:	2b04      	cmp	r3, #4
 8007714:	dd73      	ble.n	80077fe <_dtoa_r+0x8fe>
 8007716:	9b00      	ldr	r3, [sp, #0]
 8007718:	f1c0 001c 	rsb	r0, r0, #28
 800771c:	4403      	add	r3, r0
 800771e:	9300      	str	r3, [sp, #0]
 8007720:	9b06      	ldr	r3, [sp, #24]
 8007722:	4403      	add	r3, r0
 8007724:	4406      	add	r6, r0
 8007726:	9306      	str	r3, [sp, #24]
 8007728:	9b00      	ldr	r3, [sp, #0]
 800772a:	2b00      	cmp	r3, #0
 800772c:	dd05      	ble.n	800773a <_dtoa_r+0x83a>
 800772e:	9902      	ldr	r1, [sp, #8]
 8007730:	461a      	mov	r2, r3
 8007732:	4648      	mov	r0, r9
 8007734:	f000 fcba 	bl	80080ac <__lshift>
 8007738:	9002      	str	r0, [sp, #8]
 800773a:	9b06      	ldr	r3, [sp, #24]
 800773c:	2b00      	cmp	r3, #0
 800773e:	dd05      	ble.n	800774c <_dtoa_r+0x84c>
 8007740:	4621      	mov	r1, r4
 8007742:	461a      	mov	r2, r3
 8007744:	4648      	mov	r0, r9
 8007746:	f000 fcb1 	bl	80080ac <__lshift>
 800774a:	4604      	mov	r4, r0
 800774c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800774e:	2b00      	cmp	r3, #0
 8007750:	d061      	beq.n	8007816 <_dtoa_r+0x916>
 8007752:	9802      	ldr	r0, [sp, #8]
 8007754:	4621      	mov	r1, r4
 8007756:	f000 fd15 	bl	8008184 <__mcmp>
 800775a:	2800      	cmp	r0, #0
 800775c:	da5b      	bge.n	8007816 <_dtoa_r+0x916>
 800775e:	2300      	movs	r3, #0
 8007760:	9902      	ldr	r1, [sp, #8]
 8007762:	220a      	movs	r2, #10
 8007764:	4648      	mov	r0, r9
 8007766:	f000 fafd 	bl	8007d64 <__multadd>
 800776a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800776c:	9002      	str	r0, [sp, #8]
 800776e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8007772:	2b00      	cmp	r3, #0
 8007774:	f000 8177 	beq.w	8007a66 <_dtoa_r+0xb66>
 8007778:	4629      	mov	r1, r5
 800777a:	2300      	movs	r3, #0
 800777c:	220a      	movs	r2, #10
 800777e:	4648      	mov	r0, r9
 8007780:	f000 faf0 	bl	8007d64 <__multadd>
 8007784:	f1bb 0f00 	cmp.w	fp, #0
 8007788:	4605      	mov	r5, r0
 800778a:	dc6f      	bgt.n	800786c <_dtoa_r+0x96c>
 800778c:	9b07      	ldr	r3, [sp, #28]
 800778e:	2b02      	cmp	r3, #2
 8007790:	dc49      	bgt.n	8007826 <_dtoa_r+0x926>
 8007792:	e06b      	b.n	800786c <_dtoa_r+0x96c>
 8007794:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007796:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800779a:	e73c      	b.n	8007616 <_dtoa_r+0x716>
 800779c:	3fe00000 	.word	0x3fe00000
 80077a0:	40240000 	.word	0x40240000
 80077a4:	9b03      	ldr	r3, [sp, #12]
 80077a6:	1e5c      	subs	r4, r3, #1
 80077a8:	9b08      	ldr	r3, [sp, #32]
 80077aa:	42a3      	cmp	r3, r4
 80077ac:	db09      	blt.n	80077c2 <_dtoa_r+0x8c2>
 80077ae:	1b1c      	subs	r4, r3, r4
 80077b0:	9b03      	ldr	r3, [sp, #12]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	f6bf af30 	bge.w	8007618 <_dtoa_r+0x718>
 80077b8:	9b00      	ldr	r3, [sp, #0]
 80077ba:	9a03      	ldr	r2, [sp, #12]
 80077bc:	1a9e      	subs	r6, r3, r2
 80077be:	2300      	movs	r3, #0
 80077c0:	e72b      	b.n	800761a <_dtoa_r+0x71a>
 80077c2:	9b08      	ldr	r3, [sp, #32]
 80077c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80077c6:	9408      	str	r4, [sp, #32]
 80077c8:	1ae3      	subs	r3, r4, r3
 80077ca:	441a      	add	r2, r3
 80077cc:	9e00      	ldr	r6, [sp, #0]
 80077ce:	9b03      	ldr	r3, [sp, #12]
 80077d0:	920d      	str	r2, [sp, #52]	@ 0x34
 80077d2:	2400      	movs	r4, #0
 80077d4:	e721      	b.n	800761a <_dtoa_r+0x71a>
 80077d6:	9c08      	ldr	r4, [sp, #32]
 80077d8:	9e00      	ldr	r6, [sp, #0]
 80077da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80077dc:	e728      	b.n	8007630 <_dtoa_r+0x730>
 80077de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80077e2:	e751      	b.n	8007688 <_dtoa_r+0x788>
 80077e4:	9a08      	ldr	r2, [sp, #32]
 80077e6:	9902      	ldr	r1, [sp, #8]
 80077e8:	e750      	b.n	800768c <_dtoa_r+0x78c>
 80077ea:	f8cd 8008 	str.w	r8, [sp, #8]
 80077ee:	e751      	b.n	8007694 <_dtoa_r+0x794>
 80077f0:	2300      	movs	r3, #0
 80077f2:	e779      	b.n	80076e8 <_dtoa_r+0x7e8>
 80077f4:	9b04      	ldr	r3, [sp, #16]
 80077f6:	e777      	b.n	80076e8 <_dtoa_r+0x7e8>
 80077f8:	2300      	movs	r3, #0
 80077fa:	9308      	str	r3, [sp, #32]
 80077fc:	e779      	b.n	80076f2 <_dtoa_r+0x7f2>
 80077fe:	d093      	beq.n	8007728 <_dtoa_r+0x828>
 8007800:	9a00      	ldr	r2, [sp, #0]
 8007802:	331c      	adds	r3, #28
 8007804:	441a      	add	r2, r3
 8007806:	9200      	str	r2, [sp, #0]
 8007808:	9a06      	ldr	r2, [sp, #24]
 800780a:	441a      	add	r2, r3
 800780c:	441e      	add	r6, r3
 800780e:	9206      	str	r2, [sp, #24]
 8007810:	e78a      	b.n	8007728 <_dtoa_r+0x828>
 8007812:	4603      	mov	r3, r0
 8007814:	e7f4      	b.n	8007800 <_dtoa_r+0x900>
 8007816:	9b03      	ldr	r3, [sp, #12]
 8007818:	2b00      	cmp	r3, #0
 800781a:	46b8      	mov	r8, r7
 800781c:	dc20      	bgt.n	8007860 <_dtoa_r+0x960>
 800781e:	469b      	mov	fp, r3
 8007820:	9b07      	ldr	r3, [sp, #28]
 8007822:	2b02      	cmp	r3, #2
 8007824:	dd1e      	ble.n	8007864 <_dtoa_r+0x964>
 8007826:	f1bb 0f00 	cmp.w	fp, #0
 800782a:	f47f adb1 	bne.w	8007390 <_dtoa_r+0x490>
 800782e:	4621      	mov	r1, r4
 8007830:	465b      	mov	r3, fp
 8007832:	2205      	movs	r2, #5
 8007834:	4648      	mov	r0, r9
 8007836:	f000 fa95 	bl	8007d64 <__multadd>
 800783a:	4601      	mov	r1, r0
 800783c:	4604      	mov	r4, r0
 800783e:	9802      	ldr	r0, [sp, #8]
 8007840:	f000 fca0 	bl	8008184 <__mcmp>
 8007844:	2800      	cmp	r0, #0
 8007846:	f77f ada3 	ble.w	8007390 <_dtoa_r+0x490>
 800784a:	4656      	mov	r6, sl
 800784c:	2331      	movs	r3, #49	@ 0x31
 800784e:	f806 3b01 	strb.w	r3, [r6], #1
 8007852:	f108 0801 	add.w	r8, r8, #1
 8007856:	e59f      	b.n	8007398 <_dtoa_r+0x498>
 8007858:	9c03      	ldr	r4, [sp, #12]
 800785a:	46b8      	mov	r8, r7
 800785c:	4625      	mov	r5, r4
 800785e:	e7f4      	b.n	800784a <_dtoa_r+0x94a>
 8007860:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007864:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007866:	2b00      	cmp	r3, #0
 8007868:	f000 8101 	beq.w	8007a6e <_dtoa_r+0xb6e>
 800786c:	2e00      	cmp	r6, #0
 800786e:	dd05      	ble.n	800787c <_dtoa_r+0x97c>
 8007870:	4629      	mov	r1, r5
 8007872:	4632      	mov	r2, r6
 8007874:	4648      	mov	r0, r9
 8007876:	f000 fc19 	bl	80080ac <__lshift>
 800787a:	4605      	mov	r5, r0
 800787c:	9b08      	ldr	r3, [sp, #32]
 800787e:	2b00      	cmp	r3, #0
 8007880:	d05c      	beq.n	800793c <_dtoa_r+0xa3c>
 8007882:	6869      	ldr	r1, [r5, #4]
 8007884:	4648      	mov	r0, r9
 8007886:	f000 fa0b 	bl	8007ca0 <_Balloc>
 800788a:	4606      	mov	r6, r0
 800788c:	b928      	cbnz	r0, 800789a <_dtoa_r+0x99a>
 800788e:	4b82      	ldr	r3, [pc, #520]	@ (8007a98 <_dtoa_r+0xb98>)
 8007890:	4602      	mov	r2, r0
 8007892:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007896:	f7ff bb4a 	b.w	8006f2e <_dtoa_r+0x2e>
 800789a:	692a      	ldr	r2, [r5, #16]
 800789c:	3202      	adds	r2, #2
 800789e:	0092      	lsls	r2, r2, #2
 80078a0:	f105 010c 	add.w	r1, r5, #12
 80078a4:	300c      	adds	r0, #12
 80078a6:	f7ff fa92 	bl	8006dce <memcpy>
 80078aa:	2201      	movs	r2, #1
 80078ac:	4631      	mov	r1, r6
 80078ae:	4648      	mov	r0, r9
 80078b0:	f000 fbfc 	bl	80080ac <__lshift>
 80078b4:	f10a 0301 	add.w	r3, sl, #1
 80078b8:	9300      	str	r3, [sp, #0]
 80078ba:	eb0a 030b 	add.w	r3, sl, fp
 80078be:	9308      	str	r3, [sp, #32]
 80078c0:	9b04      	ldr	r3, [sp, #16]
 80078c2:	f003 0301 	and.w	r3, r3, #1
 80078c6:	462f      	mov	r7, r5
 80078c8:	9306      	str	r3, [sp, #24]
 80078ca:	4605      	mov	r5, r0
 80078cc:	9b00      	ldr	r3, [sp, #0]
 80078ce:	9802      	ldr	r0, [sp, #8]
 80078d0:	4621      	mov	r1, r4
 80078d2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80078d6:	f7ff fa88 	bl	8006dea <quorem>
 80078da:	4603      	mov	r3, r0
 80078dc:	3330      	adds	r3, #48	@ 0x30
 80078de:	9003      	str	r0, [sp, #12]
 80078e0:	4639      	mov	r1, r7
 80078e2:	9802      	ldr	r0, [sp, #8]
 80078e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80078e6:	f000 fc4d 	bl	8008184 <__mcmp>
 80078ea:	462a      	mov	r2, r5
 80078ec:	9004      	str	r0, [sp, #16]
 80078ee:	4621      	mov	r1, r4
 80078f0:	4648      	mov	r0, r9
 80078f2:	f000 fc63 	bl	80081bc <__mdiff>
 80078f6:	68c2      	ldr	r2, [r0, #12]
 80078f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078fa:	4606      	mov	r6, r0
 80078fc:	bb02      	cbnz	r2, 8007940 <_dtoa_r+0xa40>
 80078fe:	4601      	mov	r1, r0
 8007900:	9802      	ldr	r0, [sp, #8]
 8007902:	f000 fc3f 	bl	8008184 <__mcmp>
 8007906:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007908:	4602      	mov	r2, r0
 800790a:	4631      	mov	r1, r6
 800790c:	4648      	mov	r0, r9
 800790e:	920c      	str	r2, [sp, #48]	@ 0x30
 8007910:	9309      	str	r3, [sp, #36]	@ 0x24
 8007912:	f000 fa05 	bl	8007d20 <_Bfree>
 8007916:	9b07      	ldr	r3, [sp, #28]
 8007918:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800791a:	9e00      	ldr	r6, [sp, #0]
 800791c:	ea42 0103 	orr.w	r1, r2, r3
 8007920:	9b06      	ldr	r3, [sp, #24]
 8007922:	4319      	orrs	r1, r3
 8007924:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007926:	d10d      	bne.n	8007944 <_dtoa_r+0xa44>
 8007928:	2b39      	cmp	r3, #57	@ 0x39
 800792a:	d027      	beq.n	800797c <_dtoa_r+0xa7c>
 800792c:	9a04      	ldr	r2, [sp, #16]
 800792e:	2a00      	cmp	r2, #0
 8007930:	dd01      	ble.n	8007936 <_dtoa_r+0xa36>
 8007932:	9b03      	ldr	r3, [sp, #12]
 8007934:	3331      	adds	r3, #49	@ 0x31
 8007936:	f88b 3000 	strb.w	r3, [fp]
 800793a:	e52e      	b.n	800739a <_dtoa_r+0x49a>
 800793c:	4628      	mov	r0, r5
 800793e:	e7b9      	b.n	80078b4 <_dtoa_r+0x9b4>
 8007940:	2201      	movs	r2, #1
 8007942:	e7e2      	b.n	800790a <_dtoa_r+0xa0a>
 8007944:	9904      	ldr	r1, [sp, #16]
 8007946:	2900      	cmp	r1, #0
 8007948:	db04      	blt.n	8007954 <_dtoa_r+0xa54>
 800794a:	9807      	ldr	r0, [sp, #28]
 800794c:	4301      	orrs	r1, r0
 800794e:	9806      	ldr	r0, [sp, #24]
 8007950:	4301      	orrs	r1, r0
 8007952:	d120      	bne.n	8007996 <_dtoa_r+0xa96>
 8007954:	2a00      	cmp	r2, #0
 8007956:	ddee      	ble.n	8007936 <_dtoa_r+0xa36>
 8007958:	9902      	ldr	r1, [sp, #8]
 800795a:	9300      	str	r3, [sp, #0]
 800795c:	2201      	movs	r2, #1
 800795e:	4648      	mov	r0, r9
 8007960:	f000 fba4 	bl	80080ac <__lshift>
 8007964:	4621      	mov	r1, r4
 8007966:	9002      	str	r0, [sp, #8]
 8007968:	f000 fc0c 	bl	8008184 <__mcmp>
 800796c:	2800      	cmp	r0, #0
 800796e:	9b00      	ldr	r3, [sp, #0]
 8007970:	dc02      	bgt.n	8007978 <_dtoa_r+0xa78>
 8007972:	d1e0      	bne.n	8007936 <_dtoa_r+0xa36>
 8007974:	07da      	lsls	r2, r3, #31
 8007976:	d5de      	bpl.n	8007936 <_dtoa_r+0xa36>
 8007978:	2b39      	cmp	r3, #57	@ 0x39
 800797a:	d1da      	bne.n	8007932 <_dtoa_r+0xa32>
 800797c:	2339      	movs	r3, #57	@ 0x39
 800797e:	f88b 3000 	strb.w	r3, [fp]
 8007982:	4633      	mov	r3, r6
 8007984:	461e      	mov	r6, r3
 8007986:	3b01      	subs	r3, #1
 8007988:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800798c:	2a39      	cmp	r2, #57	@ 0x39
 800798e:	d04e      	beq.n	8007a2e <_dtoa_r+0xb2e>
 8007990:	3201      	adds	r2, #1
 8007992:	701a      	strb	r2, [r3, #0]
 8007994:	e501      	b.n	800739a <_dtoa_r+0x49a>
 8007996:	2a00      	cmp	r2, #0
 8007998:	dd03      	ble.n	80079a2 <_dtoa_r+0xaa2>
 800799a:	2b39      	cmp	r3, #57	@ 0x39
 800799c:	d0ee      	beq.n	800797c <_dtoa_r+0xa7c>
 800799e:	3301      	adds	r3, #1
 80079a0:	e7c9      	b.n	8007936 <_dtoa_r+0xa36>
 80079a2:	9a00      	ldr	r2, [sp, #0]
 80079a4:	9908      	ldr	r1, [sp, #32]
 80079a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80079aa:	428a      	cmp	r2, r1
 80079ac:	d028      	beq.n	8007a00 <_dtoa_r+0xb00>
 80079ae:	9902      	ldr	r1, [sp, #8]
 80079b0:	2300      	movs	r3, #0
 80079b2:	220a      	movs	r2, #10
 80079b4:	4648      	mov	r0, r9
 80079b6:	f000 f9d5 	bl	8007d64 <__multadd>
 80079ba:	42af      	cmp	r7, r5
 80079bc:	9002      	str	r0, [sp, #8]
 80079be:	f04f 0300 	mov.w	r3, #0
 80079c2:	f04f 020a 	mov.w	r2, #10
 80079c6:	4639      	mov	r1, r7
 80079c8:	4648      	mov	r0, r9
 80079ca:	d107      	bne.n	80079dc <_dtoa_r+0xadc>
 80079cc:	f000 f9ca 	bl	8007d64 <__multadd>
 80079d0:	4607      	mov	r7, r0
 80079d2:	4605      	mov	r5, r0
 80079d4:	9b00      	ldr	r3, [sp, #0]
 80079d6:	3301      	adds	r3, #1
 80079d8:	9300      	str	r3, [sp, #0]
 80079da:	e777      	b.n	80078cc <_dtoa_r+0x9cc>
 80079dc:	f000 f9c2 	bl	8007d64 <__multadd>
 80079e0:	4629      	mov	r1, r5
 80079e2:	4607      	mov	r7, r0
 80079e4:	2300      	movs	r3, #0
 80079e6:	220a      	movs	r2, #10
 80079e8:	4648      	mov	r0, r9
 80079ea:	f000 f9bb 	bl	8007d64 <__multadd>
 80079ee:	4605      	mov	r5, r0
 80079f0:	e7f0      	b.n	80079d4 <_dtoa_r+0xad4>
 80079f2:	f1bb 0f00 	cmp.w	fp, #0
 80079f6:	bfcc      	ite	gt
 80079f8:	465e      	movgt	r6, fp
 80079fa:	2601      	movle	r6, #1
 80079fc:	4456      	add	r6, sl
 80079fe:	2700      	movs	r7, #0
 8007a00:	9902      	ldr	r1, [sp, #8]
 8007a02:	9300      	str	r3, [sp, #0]
 8007a04:	2201      	movs	r2, #1
 8007a06:	4648      	mov	r0, r9
 8007a08:	f000 fb50 	bl	80080ac <__lshift>
 8007a0c:	4621      	mov	r1, r4
 8007a0e:	9002      	str	r0, [sp, #8]
 8007a10:	f000 fbb8 	bl	8008184 <__mcmp>
 8007a14:	2800      	cmp	r0, #0
 8007a16:	dcb4      	bgt.n	8007982 <_dtoa_r+0xa82>
 8007a18:	d102      	bne.n	8007a20 <_dtoa_r+0xb20>
 8007a1a:	9b00      	ldr	r3, [sp, #0]
 8007a1c:	07db      	lsls	r3, r3, #31
 8007a1e:	d4b0      	bmi.n	8007982 <_dtoa_r+0xa82>
 8007a20:	4633      	mov	r3, r6
 8007a22:	461e      	mov	r6, r3
 8007a24:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a28:	2a30      	cmp	r2, #48	@ 0x30
 8007a2a:	d0fa      	beq.n	8007a22 <_dtoa_r+0xb22>
 8007a2c:	e4b5      	b.n	800739a <_dtoa_r+0x49a>
 8007a2e:	459a      	cmp	sl, r3
 8007a30:	d1a8      	bne.n	8007984 <_dtoa_r+0xa84>
 8007a32:	2331      	movs	r3, #49	@ 0x31
 8007a34:	f108 0801 	add.w	r8, r8, #1
 8007a38:	f88a 3000 	strb.w	r3, [sl]
 8007a3c:	e4ad      	b.n	800739a <_dtoa_r+0x49a>
 8007a3e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007a40:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007a9c <_dtoa_r+0xb9c>
 8007a44:	b11b      	cbz	r3, 8007a4e <_dtoa_r+0xb4e>
 8007a46:	f10a 0308 	add.w	r3, sl, #8
 8007a4a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007a4c:	6013      	str	r3, [r2, #0]
 8007a4e:	4650      	mov	r0, sl
 8007a50:	b017      	add	sp, #92	@ 0x5c
 8007a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a56:	9b07      	ldr	r3, [sp, #28]
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	f77f ae2e 	ble.w	80076ba <_dtoa_r+0x7ba>
 8007a5e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a60:	9308      	str	r3, [sp, #32]
 8007a62:	2001      	movs	r0, #1
 8007a64:	e64d      	b.n	8007702 <_dtoa_r+0x802>
 8007a66:	f1bb 0f00 	cmp.w	fp, #0
 8007a6a:	f77f aed9 	ble.w	8007820 <_dtoa_r+0x920>
 8007a6e:	4656      	mov	r6, sl
 8007a70:	9802      	ldr	r0, [sp, #8]
 8007a72:	4621      	mov	r1, r4
 8007a74:	f7ff f9b9 	bl	8006dea <quorem>
 8007a78:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007a7c:	f806 3b01 	strb.w	r3, [r6], #1
 8007a80:	eba6 020a 	sub.w	r2, r6, sl
 8007a84:	4593      	cmp	fp, r2
 8007a86:	ddb4      	ble.n	80079f2 <_dtoa_r+0xaf2>
 8007a88:	9902      	ldr	r1, [sp, #8]
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	220a      	movs	r2, #10
 8007a8e:	4648      	mov	r0, r9
 8007a90:	f000 f968 	bl	8007d64 <__multadd>
 8007a94:	9002      	str	r0, [sp, #8]
 8007a96:	e7eb      	b.n	8007a70 <_dtoa_r+0xb70>
 8007a98:	08008c00 	.word	0x08008c00
 8007a9c:	08008b84 	.word	0x08008b84

08007aa0 <_free_r>:
 8007aa0:	b538      	push	{r3, r4, r5, lr}
 8007aa2:	4605      	mov	r5, r0
 8007aa4:	2900      	cmp	r1, #0
 8007aa6:	d041      	beq.n	8007b2c <_free_r+0x8c>
 8007aa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007aac:	1f0c      	subs	r4, r1, #4
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	bfb8      	it	lt
 8007ab2:	18e4      	addlt	r4, r4, r3
 8007ab4:	f000 f8e8 	bl	8007c88 <__malloc_lock>
 8007ab8:	4a1d      	ldr	r2, [pc, #116]	@ (8007b30 <_free_r+0x90>)
 8007aba:	6813      	ldr	r3, [r2, #0]
 8007abc:	b933      	cbnz	r3, 8007acc <_free_r+0x2c>
 8007abe:	6063      	str	r3, [r4, #4]
 8007ac0:	6014      	str	r4, [r2, #0]
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ac8:	f000 b8e4 	b.w	8007c94 <__malloc_unlock>
 8007acc:	42a3      	cmp	r3, r4
 8007ace:	d908      	bls.n	8007ae2 <_free_r+0x42>
 8007ad0:	6820      	ldr	r0, [r4, #0]
 8007ad2:	1821      	adds	r1, r4, r0
 8007ad4:	428b      	cmp	r3, r1
 8007ad6:	bf01      	itttt	eq
 8007ad8:	6819      	ldreq	r1, [r3, #0]
 8007ada:	685b      	ldreq	r3, [r3, #4]
 8007adc:	1809      	addeq	r1, r1, r0
 8007ade:	6021      	streq	r1, [r4, #0]
 8007ae0:	e7ed      	b.n	8007abe <_free_r+0x1e>
 8007ae2:	461a      	mov	r2, r3
 8007ae4:	685b      	ldr	r3, [r3, #4]
 8007ae6:	b10b      	cbz	r3, 8007aec <_free_r+0x4c>
 8007ae8:	42a3      	cmp	r3, r4
 8007aea:	d9fa      	bls.n	8007ae2 <_free_r+0x42>
 8007aec:	6811      	ldr	r1, [r2, #0]
 8007aee:	1850      	adds	r0, r2, r1
 8007af0:	42a0      	cmp	r0, r4
 8007af2:	d10b      	bne.n	8007b0c <_free_r+0x6c>
 8007af4:	6820      	ldr	r0, [r4, #0]
 8007af6:	4401      	add	r1, r0
 8007af8:	1850      	adds	r0, r2, r1
 8007afa:	4283      	cmp	r3, r0
 8007afc:	6011      	str	r1, [r2, #0]
 8007afe:	d1e0      	bne.n	8007ac2 <_free_r+0x22>
 8007b00:	6818      	ldr	r0, [r3, #0]
 8007b02:	685b      	ldr	r3, [r3, #4]
 8007b04:	6053      	str	r3, [r2, #4]
 8007b06:	4408      	add	r0, r1
 8007b08:	6010      	str	r0, [r2, #0]
 8007b0a:	e7da      	b.n	8007ac2 <_free_r+0x22>
 8007b0c:	d902      	bls.n	8007b14 <_free_r+0x74>
 8007b0e:	230c      	movs	r3, #12
 8007b10:	602b      	str	r3, [r5, #0]
 8007b12:	e7d6      	b.n	8007ac2 <_free_r+0x22>
 8007b14:	6820      	ldr	r0, [r4, #0]
 8007b16:	1821      	adds	r1, r4, r0
 8007b18:	428b      	cmp	r3, r1
 8007b1a:	bf04      	itt	eq
 8007b1c:	6819      	ldreq	r1, [r3, #0]
 8007b1e:	685b      	ldreq	r3, [r3, #4]
 8007b20:	6063      	str	r3, [r4, #4]
 8007b22:	bf04      	itt	eq
 8007b24:	1809      	addeq	r1, r1, r0
 8007b26:	6021      	streq	r1, [r4, #0]
 8007b28:	6054      	str	r4, [r2, #4]
 8007b2a:	e7ca      	b.n	8007ac2 <_free_r+0x22>
 8007b2c:	bd38      	pop	{r3, r4, r5, pc}
 8007b2e:	bf00      	nop
 8007b30:	20006864 	.word	0x20006864

08007b34 <malloc>:
 8007b34:	4b02      	ldr	r3, [pc, #8]	@ (8007b40 <malloc+0xc>)
 8007b36:	4601      	mov	r1, r0
 8007b38:	6818      	ldr	r0, [r3, #0]
 8007b3a:	f000 b825 	b.w	8007b88 <_malloc_r>
 8007b3e:	bf00      	nop
 8007b40:	20000038 	.word	0x20000038

08007b44 <sbrk_aligned>:
 8007b44:	b570      	push	{r4, r5, r6, lr}
 8007b46:	4e0f      	ldr	r6, [pc, #60]	@ (8007b84 <sbrk_aligned+0x40>)
 8007b48:	460c      	mov	r4, r1
 8007b4a:	6831      	ldr	r1, [r6, #0]
 8007b4c:	4605      	mov	r5, r0
 8007b4e:	b911      	cbnz	r1, 8007b56 <sbrk_aligned+0x12>
 8007b50:	f000 fccc 	bl	80084ec <_sbrk_r>
 8007b54:	6030      	str	r0, [r6, #0]
 8007b56:	4621      	mov	r1, r4
 8007b58:	4628      	mov	r0, r5
 8007b5a:	f000 fcc7 	bl	80084ec <_sbrk_r>
 8007b5e:	1c43      	adds	r3, r0, #1
 8007b60:	d103      	bne.n	8007b6a <sbrk_aligned+0x26>
 8007b62:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007b66:	4620      	mov	r0, r4
 8007b68:	bd70      	pop	{r4, r5, r6, pc}
 8007b6a:	1cc4      	adds	r4, r0, #3
 8007b6c:	f024 0403 	bic.w	r4, r4, #3
 8007b70:	42a0      	cmp	r0, r4
 8007b72:	d0f8      	beq.n	8007b66 <sbrk_aligned+0x22>
 8007b74:	1a21      	subs	r1, r4, r0
 8007b76:	4628      	mov	r0, r5
 8007b78:	f000 fcb8 	bl	80084ec <_sbrk_r>
 8007b7c:	3001      	adds	r0, #1
 8007b7e:	d1f2      	bne.n	8007b66 <sbrk_aligned+0x22>
 8007b80:	e7ef      	b.n	8007b62 <sbrk_aligned+0x1e>
 8007b82:	bf00      	nop
 8007b84:	20006860 	.word	0x20006860

08007b88 <_malloc_r>:
 8007b88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b8c:	1ccd      	adds	r5, r1, #3
 8007b8e:	f025 0503 	bic.w	r5, r5, #3
 8007b92:	3508      	adds	r5, #8
 8007b94:	2d0c      	cmp	r5, #12
 8007b96:	bf38      	it	cc
 8007b98:	250c      	movcc	r5, #12
 8007b9a:	2d00      	cmp	r5, #0
 8007b9c:	4606      	mov	r6, r0
 8007b9e:	db01      	blt.n	8007ba4 <_malloc_r+0x1c>
 8007ba0:	42a9      	cmp	r1, r5
 8007ba2:	d904      	bls.n	8007bae <_malloc_r+0x26>
 8007ba4:	230c      	movs	r3, #12
 8007ba6:	6033      	str	r3, [r6, #0]
 8007ba8:	2000      	movs	r0, #0
 8007baa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007bae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007c84 <_malloc_r+0xfc>
 8007bb2:	f000 f869 	bl	8007c88 <__malloc_lock>
 8007bb6:	f8d8 3000 	ldr.w	r3, [r8]
 8007bba:	461c      	mov	r4, r3
 8007bbc:	bb44      	cbnz	r4, 8007c10 <_malloc_r+0x88>
 8007bbe:	4629      	mov	r1, r5
 8007bc0:	4630      	mov	r0, r6
 8007bc2:	f7ff ffbf 	bl	8007b44 <sbrk_aligned>
 8007bc6:	1c43      	adds	r3, r0, #1
 8007bc8:	4604      	mov	r4, r0
 8007bca:	d158      	bne.n	8007c7e <_malloc_r+0xf6>
 8007bcc:	f8d8 4000 	ldr.w	r4, [r8]
 8007bd0:	4627      	mov	r7, r4
 8007bd2:	2f00      	cmp	r7, #0
 8007bd4:	d143      	bne.n	8007c5e <_malloc_r+0xd6>
 8007bd6:	2c00      	cmp	r4, #0
 8007bd8:	d04b      	beq.n	8007c72 <_malloc_r+0xea>
 8007bda:	6823      	ldr	r3, [r4, #0]
 8007bdc:	4639      	mov	r1, r7
 8007bde:	4630      	mov	r0, r6
 8007be0:	eb04 0903 	add.w	r9, r4, r3
 8007be4:	f000 fc82 	bl	80084ec <_sbrk_r>
 8007be8:	4581      	cmp	r9, r0
 8007bea:	d142      	bne.n	8007c72 <_malloc_r+0xea>
 8007bec:	6821      	ldr	r1, [r4, #0]
 8007bee:	1a6d      	subs	r5, r5, r1
 8007bf0:	4629      	mov	r1, r5
 8007bf2:	4630      	mov	r0, r6
 8007bf4:	f7ff ffa6 	bl	8007b44 <sbrk_aligned>
 8007bf8:	3001      	adds	r0, #1
 8007bfa:	d03a      	beq.n	8007c72 <_malloc_r+0xea>
 8007bfc:	6823      	ldr	r3, [r4, #0]
 8007bfe:	442b      	add	r3, r5
 8007c00:	6023      	str	r3, [r4, #0]
 8007c02:	f8d8 3000 	ldr.w	r3, [r8]
 8007c06:	685a      	ldr	r2, [r3, #4]
 8007c08:	bb62      	cbnz	r2, 8007c64 <_malloc_r+0xdc>
 8007c0a:	f8c8 7000 	str.w	r7, [r8]
 8007c0e:	e00f      	b.n	8007c30 <_malloc_r+0xa8>
 8007c10:	6822      	ldr	r2, [r4, #0]
 8007c12:	1b52      	subs	r2, r2, r5
 8007c14:	d420      	bmi.n	8007c58 <_malloc_r+0xd0>
 8007c16:	2a0b      	cmp	r2, #11
 8007c18:	d917      	bls.n	8007c4a <_malloc_r+0xc2>
 8007c1a:	1961      	adds	r1, r4, r5
 8007c1c:	42a3      	cmp	r3, r4
 8007c1e:	6025      	str	r5, [r4, #0]
 8007c20:	bf18      	it	ne
 8007c22:	6059      	strne	r1, [r3, #4]
 8007c24:	6863      	ldr	r3, [r4, #4]
 8007c26:	bf08      	it	eq
 8007c28:	f8c8 1000 	streq.w	r1, [r8]
 8007c2c:	5162      	str	r2, [r4, r5]
 8007c2e:	604b      	str	r3, [r1, #4]
 8007c30:	4630      	mov	r0, r6
 8007c32:	f000 f82f 	bl	8007c94 <__malloc_unlock>
 8007c36:	f104 000b 	add.w	r0, r4, #11
 8007c3a:	1d23      	adds	r3, r4, #4
 8007c3c:	f020 0007 	bic.w	r0, r0, #7
 8007c40:	1ac2      	subs	r2, r0, r3
 8007c42:	bf1c      	itt	ne
 8007c44:	1a1b      	subne	r3, r3, r0
 8007c46:	50a3      	strne	r3, [r4, r2]
 8007c48:	e7af      	b.n	8007baa <_malloc_r+0x22>
 8007c4a:	6862      	ldr	r2, [r4, #4]
 8007c4c:	42a3      	cmp	r3, r4
 8007c4e:	bf0c      	ite	eq
 8007c50:	f8c8 2000 	streq.w	r2, [r8]
 8007c54:	605a      	strne	r2, [r3, #4]
 8007c56:	e7eb      	b.n	8007c30 <_malloc_r+0xa8>
 8007c58:	4623      	mov	r3, r4
 8007c5a:	6864      	ldr	r4, [r4, #4]
 8007c5c:	e7ae      	b.n	8007bbc <_malloc_r+0x34>
 8007c5e:	463c      	mov	r4, r7
 8007c60:	687f      	ldr	r7, [r7, #4]
 8007c62:	e7b6      	b.n	8007bd2 <_malloc_r+0x4a>
 8007c64:	461a      	mov	r2, r3
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	42a3      	cmp	r3, r4
 8007c6a:	d1fb      	bne.n	8007c64 <_malloc_r+0xdc>
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	6053      	str	r3, [r2, #4]
 8007c70:	e7de      	b.n	8007c30 <_malloc_r+0xa8>
 8007c72:	230c      	movs	r3, #12
 8007c74:	6033      	str	r3, [r6, #0]
 8007c76:	4630      	mov	r0, r6
 8007c78:	f000 f80c 	bl	8007c94 <__malloc_unlock>
 8007c7c:	e794      	b.n	8007ba8 <_malloc_r+0x20>
 8007c7e:	6005      	str	r5, [r0, #0]
 8007c80:	e7d6      	b.n	8007c30 <_malloc_r+0xa8>
 8007c82:	bf00      	nop
 8007c84:	20006864 	.word	0x20006864

08007c88 <__malloc_lock>:
 8007c88:	4801      	ldr	r0, [pc, #4]	@ (8007c90 <__malloc_lock+0x8>)
 8007c8a:	f7ff b89e 	b.w	8006dca <__retarget_lock_acquire_recursive>
 8007c8e:	bf00      	nop
 8007c90:	2000685c 	.word	0x2000685c

08007c94 <__malloc_unlock>:
 8007c94:	4801      	ldr	r0, [pc, #4]	@ (8007c9c <__malloc_unlock+0x8>)
 8007c96:	f7ff b899 	b.w	8006dcc <__retarget_lock_release_recursive>
 8007c9a:	bf00      	nop
 8007c9c:	2000685c 	.word	0x2000685c

08007ca0 <_Balloc>:
 8007ca0:	b570      	push	{r4, r5, r6, lr}
 8007ca2:	69c6      	ldr	r6, [r0, #28]
 8007ca4:	4604      	mov	r4, r0
 8007ca6:	460d      	mov	r5, r1
 8007ca8:	b976      	cbnz	r6, 8007cc8 <_Balloc+0x28>
 8007caa:	2010      	movs	r0, #16
 8007cac:	f7ff ff42 	bl	8007b34 <malloc>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	61e0      	str	r0, [r4, #28]
 8007cb4:	b920      	cbnz	r0, 8007cc0 <_Balloc+0x20>
 8007cb6:	4b18      	ldr	r3, [pc, #96]	@ (8007d18 <_Balloc+0x78>)
 8007cb8:	4818      	ldr	r0, [pc, #96]	@ (8007d1c <_Balloc+0x7c>)
 8007cba:	216b      	movs	r1, #107	@ 0x6b
 8007cbc:	f000 fc26 	bl	800850c <__assert_func>
 8007cc0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cc4:	6006      	str	r6, [r0, #0]
 8007cc6:	60c6      	str	r6, [r0, #12]
 8007cc8:	69e6      	ldr	r6, [r4, #28]
 8007cca:	68f3      	ldr	r3, [r6, #12]
 8007ccc:	b183      	cbz	r3, 8007cf0 <_Balloc+0x50>
 8007cce:	69e3      	ldr	r3, [r4, #28]
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007cd6:	b9b8      	cbnz	r0, 8007d08 <_Balloc+0x68>
 8007cd8:	2101      	movs	r1, #1
 8007cda:	fa01 f605 	lsl.w	r6, r1, r5
 8007cde:	1d72      	adds	r2, r6, #5
 8007ce0:	0092      	lsls	r2, r2, #2
 8007ce2:	4620      	mov	r0, r4
 8007ce4:	f000 fc30 	bl	8008548 <_calloc_r>
 8007ce8:	b160      	cbz	r0, 8007d04 <_Balloc+0x64>
 8007cea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007cee:	e00e      	b.n	8007d0e <_Balloc+0x6e>
 8007cf0:	2221      	movs	r2, #33	@ 0x21
 8007cf2:	2104      	movs	r1, #4
 8007cf4:	4620      	mov	r0, r4
 8007cf6:	f000 fc27 	bl	8008548 <_calloc_r>
 8007cfa:	69e3      	ldr	r3, [r4, #28]
 8007cfc:	60f0      	str	r0, [r6, #12]
 8007cfe:	68db      	ldr	r3, [r3, #12]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d1e4      	bne.n	8007cce <_Balloc+0x2e>
 8007d04:	2000      	movs	r0, #0
 8007d06:	bd70      	pop	{r4, r5, r6, pc}
 8007d08:	6802      	ldr	r2, [r0, #0]
 8007d0a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007d0e:	2300      	movs	r3, #0
 8007d10:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007d14:	e7f7      	b.n	8007d06 <_Balloc+0x66>
 8007d16:	bf00      	nop
 8007d18:	08008b91 	.word	0x08008b91
 8007d1c:	08008c11 	.word	0x08008c11

08007d20 <_Bfree>:
 8007d20:	b570      	push	{r4, r5, r6, lr}
 8007d22:	69c6      	ldr	r6, [r0, #28]
 8007d24:	4605      	mov	r5, r0
 8007d26:	460c      	mov	r4, r1
 8007d28:	b976      	cbnz	r6, 8007d48 <_Bfree+0x28>
 8007d2a:	2010      	movs	r0, #16
 8007d2c:	f7ff ff02 	bl	8007b34 <malloc>
 8007d30:	4602      	mov	r2, r0
 8007d32:	61e8      	str	r0, [r5, #28]
 8007d34:	b920      	cbnz	r0, 8007d40 <_Bfree+0x20>
 8007d36:	4b09      	ldr	r3, [pc, #36]	@ (8007d5c <_Bfree+0x3c>)
 8007d38:	4809      	ldr	r0, [pc, #36]	@ (8007d60 <_Bfree+0x40>)
 8007d3a:	218f      	movs	r1, #143	@ 0x8f
 8007d3c:	f000 fbe6 	bl	800850c <__assert_func>
 8007d40:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007d44:	6006      	str	r6, [r0, #0]
 8007d46:	60c6      	str	r6, [r0, #12]
 8007d48:	b13c      	cbz	r4, 8007d5a <_Bfree+0x3a>
 8007d4a:	69eb      	ldr	r3, [r5, #28]
 8007d4c:	6862      	ldr	r2, [r4, #4]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d54:	6021      	str	r1, [r4, #0]
 8007d56:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007d5a:	bd70      	pop	{r4, r5, r6, pc}
 8007d5c:	08008b91 	.word	0x08008b91
 8007d60:	08008c11 	.word	0x08008c11

08007d64 <__multadd>:
 8007d64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d68:	690d      	ldr	r5, [r1, #16]
 8007d6a:	4607      	mov	r7, r0
 8007d6c:	460c      	mov	r4, r1
 8007d6e:	461e      	mov	r6, r3
 8007d70:	f101 0c14 	add.w	ip, r1, #20
 8007d74:	2000      	movs	r0, #0
 8007d76:	f8dc 3000 	ldr.w	r3, [ip]
 8007d7a:	b299      	uxth	r1, r3
 8007d7c:	fb02 6101 	mla	r1, r2, r1, r6
 8007d80:	0c1e      	lsrs	r6, r3, #16
 8007d82:	0c0b      	lsrs	r3, r1, #16
 8007d84:	fb02 3306 	mla	r3, r2, r6, r3
 8007d88:	b289      	uxth	r1, r1
 8007d8a:	3001      	adds	r0, #1
 8007d8c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007d90:	4285      	cmp	r5, r0
 8007d92:	f84c 1b04 	str.w	r1, [ip], #4
 8007d96:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d9a:	dcec      	bgt.n	8007d76 <__multadd+0x12>
 8007d9c:	b30e      	cbz	r6, 8007de2 <__multadd+0x7e>
 8007d9e:	68a3      	ldr	r3, [r4, #8]
 8007da0:	42ab      	cmp	r3, r5
 8007da2:	dc19      	bgt.n	8007dd8 <__multadd+0x74>
 8007da4:	6861      	ldr	r1, [r4, #4]
 8007da6:	4638      	mov	r0, r7
 8007da8:	3101      	adds	r1, #1
 8007daa:	f7ff ff79 	bl	8007ca0 <_Balloc>
 8007dae:	4680      	mov	r8, r0
 8007db0:	b928      	cbnz	r0, 8007dbe <__multadd+0x5a>
 8007db2:	4602      	mov	r2, r0
 8007db4:	4b0c      	ldr	r3, [pc, #48]	@ (8007de8 <__multadd+0x84>)
 8007db6:	480d      	ldr	r0, [pc, #52]	@ (8007dec <__multadd+0x88>)
 8007db8:	21ba      	movs	r1, #186	@ 0xba
 8007dba:	f000 fba7 	bl	800850c <__assert_func>
 8007dbe:	6922      	ldr	r2, [r4, #16]
 8007dc0:	3202      	adds	r2, #2
 8007dc2:	f104 010c 	add.w	r1, r4, #12
 8007dc6:	0092      	lsls	r2, r2, #2
 8007dc8:	300c      	adds	r0, #12
 8007dca:	f7ff f800 	bl	8006dce <memcpy>
 8007dce:	4621      	mov	r1, r4
 8007dd0:	4638      	mov	r0, r7
 8007dd2:	f7ff ffa5 	bl	8007d20 <_Bfree>
 8007dd6:	4644      	mov	r4, r8
 8007dd8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ddc:	3501      	adds	r5, #1
 8007dde:	615e      	str	r6, [r3, #20]
 8007de0:	6125      	str	r5, [r4, #16]
 8007de2:	4620      	mov	r0, r4
 8007de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007de8:	08008c00 	.word	0x08008c00
 8007dec:	08008c11 	.word	0x08008c11

08007df0 <__hi0bits>:
 8007df0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007df4:	4603      	mov	r3, r0
 8007df6:	bf36      	itet	cc
 8007df8:	0403      	lslcc	r3, r0, #16
 8007dfa:	2000      	movcs	r0, #0
 8007dfc:	2010      	movcc	r0, #16
 8007dfe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007e02:	bf3c      	itt	cc
 8007e04:	021b      	lslcc	r3, r3, #8
 8007e06:	3008      	addcc	r0, #8
 8007e08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007e0c:	bf3c      	itt	cc
 8007e0e:	011b      	lslcc	r3, r3, #4
 8007e10:	3004      	addcc	r0, #4
 8007e12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e16:	bf3c      	itt	cc
 8007e18:	009b      	lslcc	r3, r3, #2
 8007e1a:	3002      	addcc	r0, #2
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	db05      	blt.n	8007e2c <__hi0bits+0x3c>
 8007e20:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007e24:	f100 0001 	add.w	r0, r0, #1
 8007e28:	bf08      	it	eq
 8007e2a:	2020      	moveq	r0, #32
 8007e2c:	4770      	bx	lr

08007e2e <__lo0bits>:
 8007e2e:	6803      	ldr	r3, [r0, #0]
 8007e30:	4602      	mov	r2, r0
 8007e32:	f013 0007 	ands.w	r0, r3, #7
 8007e36:	d00b      	beq.n	8007e50 <__lo0bits+0x22>
 8007e38:	07d9      	lsls	r1, r3, #31
 8007e3a:	d421      	bmi.n	8007e80 <__lo0bits+0x52>
 8007e3c:	0798      	lsls	r0, r3, #30
 8007e3e:	bf49      	itett	mi
 8007e40:	085b      	lsrmi	r3, r3, #1
 8007e42:	089b      	lsrpl	r3, r3, #2
 8007e44:	2001      	movmi	r0, #1
 8007e46:	6013      	strmi	r3, [r2, #0]
 8007e48:	bf5c      	itt	pl
 8007e4a:	6013      	strpl	r3, [r2, #0]
 8007e4c:	2002      	movpl	r0, #2
 8007e4e:	4770      	bx	lr
 8007e50:	b299      	uxth	r1, r3
 8007e52:	b909      	cbnz	r1, 8007e58 <__lo0bits+0x2a>
 8007e54:	0c1b      	lsrs	r3, r3, #16
 8007e56:	2010      	movs	r0, #16
 8007e58:	b2d9      	uxtb	r1, r3
 8007e5a:	b909      	cbnz	r1, 8007e60 <__lo0bits+0x32>
 8007e5c:	3008      	adds	r0, #8
 8007e5e:	0a1b      	lsrs	r3, r3, #8
 8007e60:	0719      	lsls	r1, r3, #28
 8007e62:	bf04      	itt	eq
 8007e64:	091b      	lsreq	r3, r3, #4
 8007e66:	3004      	addeq	r0, #4
 8007e68:	0799      	lsls	r1, r3, #30
 8007e6a:	bf04      	itt	eq
 8007e6c:	089b      	lsreq	r3, r3, #2
 8007e6e:	3002      	addeq	r0, #2
 8007e70:	07d9      	lsls	r1, r3, #31
 8007e72:	d403      	bmi.n	8007e7c <__lo0bits+0x4e>
 8007e74:	085b      	lsrs	r3, r3, #1
 8007e76:	f100 0001 	add.w	r0, r0, #1
 8007e7a:	d003      	beq.n	8007e84 <__lo0bits+0x56>
 8007e7c:	6013      	str	r3, [r2, #0]
 8007e7e:	4770      	bx	lr
 8007e80:	2000      	movs	r0, #0
 8007e82:	4770      	bx	lr
 8007e84:	2020      	movs	r0, #32
 8007e86:	4770      	bx	lr

08007e88 <__i2b>:
 8007e88:	b510      	push	{r4, lr}
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	2101      	movs	r1, #1
 8007e8e:	f7ff ff07 	bl	8007ca0 <_Balloc>
 8007e92:	4602      	mov	r2, r0
 8007e94:	b928      	cbnz	r0, 8007ea2 <__i2b+0x1a>
 8007e96:	4b05      	ldr	r3, [pc, #20]	@ (8007eac <__i2b+0x24>)
 8007e98:	4805      	ldr	r0, [pc, #20]	@ (8007eb0 <__i2b+0x28>)
 8007e9a:	f240 1145 	movw	r1, #325	@ 0x145
 8007e9e:	f000 fb35 	bl	800850c <__assert_func>
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	6144      	str	r4, [r0, #20]
 8007ea6:	6103      	str	r3, [r0, #16]
 8007ea8:	bd10      	pop	{r4, pc}
 8007eaa:	bf00      	nop
 8007eac:	08008c00 	.word	0x08008c00
 8007eb0:	08008c11 	.word	0x08008c11

08007eb4 <__multiply>:
 8007eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eb8:	4617      	mov	r7, r2
 8007eba:	690a      	ldr	r2, [r1, #16]
 8007ebc:	693b      	ldr	r3, [r7, #16]
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	bfa8      	it	ge
 8007ec2:	463b      	movge	r3, r7
 8007ec4:	4689      	mov	r9, r1
 8007ec6:	bfa4      	itt	ge
 8007ec8:	460f      	movge	r7, r1
 8007eca:	4699      	movge	r9, r3
 8007ecc:	693d      	ldr	r5, [r7, #16]
 8007ece:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	6879      	ldr	r1, [r7, #4]
 8007ed6:	eb05 060a 	add.w	r6, r5, sl
 8007eda:	42b3      	cmp	r3, r6
 8007edc:	b085      	sub	sp, #20
 8007ede:	bfb8      	it	lt
 8007ee0:	3101      	addlt	r1, #1
 8007ee2:	f7ff fedd 	bl	8007ca0 <_Balloc>
 8007ee6:	b930      	cbnz	r0, 8007ef6 <__multiply+0x42>
 8007ee8:	4602      	mov	r2, r0
 8007eea:	4b41      	ldr	r3, [pc, #260]	@ (8007ff0 <__multiply+0x13c>)
 8007eec:	4841      	ldr	r0, [pc, #260]	@ (8007ff4 <__multiply+0x140>)
 8007eee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007ef2:	f000 fb0b 	bl	800850c <__assert_func>
 8007ef6:	f100 0414 	add.w	r4, r0, #20
 8007efa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007efe:	4623      	mov	r3, r4
 8007f00:	2200      	movs	r2, #0
 8007f02:	4573      	cmp	r3, lr
 8007f04:	d320      	bcc.n	8007f48 <__multiply+0x94>
 8007f06:	f107 0814 	add.w	r8, r7, #20
 8007f0a:	f109 0114 	add.w	r1, r9, #20
 8007f0e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007f12:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007f16:	9302      	str	r3, [sp, #8]
 8007f18:	1beb      	subs	r3, r5, r7
 8007f1a:	3b15      	subs	r3, #21
 8007f1c:	f023 0303 	bic.w	r3, r3, #3
 8007f20:	3304      	adds	r3, #4
 8007f22:	3715      	adds	r7, #21
 8007f24:	42bd      	cmp	r5, r7
 8007f26:	bf38      	it	cc
 8007f28:	2304      	movcc	r3, #4
 8007f2a:	9301      	str	r3, [sp, #4]
 8007f2c:	9b02      	ldr	r3, [sp, #8]
 8007f2e:	9103      	str	r1, [sp, #12]
 8007f30:	428b      	cmp	r3, r1
 8007f32:	d80c      	bhi.n	8007f4e <__multiply+0x9a>
 8007f34:	2e00      	cmp	r6, #0
 8007f36:	dd03      	ble.n	8007f40 <__multiply+0x8c>
 8007f38:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d055      	beq.n	8007fec <__multiply+0x138>
 8007f40:	6106      	str	r6, [r0, #16]
 8007f42:	b005      	add	sp, #20
 8007f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f48:	f843 2b04 	str.w	r2, [r3], #4
 8007f4c:	e7d9      	b.n	8007f02 <__multiply+0x4e>
 8007f4e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007f52:	f1ba 0f00 	cmp.w	sl, #0
 8007f56:	d01f      	beq.n	8007f98 <__multiply+0xe4>
 8007f58:	46c4      	mov	ip, r8
 8007f5a:	46a1      	mov	r9, r4
 8007f5c:	2700      	movs	r7, #0
 8007f5e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007f62:	f8d9 3000 	ldr.w	r3, [r9]
 8007f66:	fa1f fb82 	uxth.w	fp, r2
 8007f6a:	b29b      	uxth	r3, r3
 8007f6c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007f70:	443b      	add	r3, r7
 8007f72:	f8d9 7000 	ldr.w	r7, [r9]
 8007f76:	0c12      	lsrs	r2, r2, #16
 8007f78:	0c3f      	lsrs	r7, r7, #16
 8007f7a:	fb0a 7202 	mla	r2, sl, r2, r7
 8007f7e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f88:	4565      	cmp	r5, ip
 8007f8a:	f849 3b04 	str.w	r3, [r9], #4
 8007f8e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007f92:	d8e4      	bhi.n	8007f5e <__multiply+0xaa>
 8007f94:	9b01      	ldr	r3, [sp, #4]
 8007f96:	50e7      	str	r7, [r4, r3]
 8007f98:	9b03      	ldr	r3, [sp, #12]
 8007f9a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007f9e:	3104      	adds	r1, #4
 8007fa0:	f1b9 0f00 	cmp.w	r9, #0
 8007fa4:	d020      	beq.n	8007fe8 <__multiply+0x134>
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	4647      	mov	r7, r8
 8007faa:	46a4      	mov	ip, r4
 8007fac:	f04f 0a00 	mov.w	sl, #0
 8007fb0:	f8b7 b000 	ldrh.w	fp, [r7]
 8007fb4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007fb8:	fb09 220b 	mla	r2, r9, fp, r2
 8007fbc:	4452      	add	r2, sl
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fc4:	f84c 3b04 	str.w	r3, [ip], #4
 8007fc8:	f857 3b04 	ldr.w	r3, [r7], #4
 8007fcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fd0:	f8bc 3000 	ldrh.w	r3, [ip]
 8007fd4:	fb09 330a 	mla	r3, r9, sl, r3
 8007fd8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007fdc:	42bd      	cmp	r5, r7
 8007fde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007fe2:	d8e5      	bhi.n	8007fb0 <__multiply+0xfc>
 8007fe4:	9a01      	ldr	r2, [sp, #4]
 8007fe6:	50a3      	str	r3, [r4, r2]
 8007fe8:	3404      	adds	r4, #4
 8007fea:	e79f      	b.n	8007f2c <__multiply+0x78>
 8007fec:	3e01      	subs	r6, #1
 8007fee:	e7a1      	b.n	8007f34 <__multiply+0x80>
 8007ff0:	08008c00 	.word	0x08008c00
 8007ff4:	08008c11 	.word	0x08008c11

08007ff8 <__pow5mult>:
 8007ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ffc:	4615      	mov	r5, r2
 8007ffe:	f012 0203 	ands.w	r2, r2, #3
 8008002:	4607      	mov	r7, r0
 8008004:	460e      	mov	r6, r1
 8008006:	d007      	beq.n	8008018 <__pow5mult+0x20>
 8008008:	4c25      	ldr	r4, [pc, #148]	@ (80080a0 <__pow5mult+0xa8>)
 800800a:	3a01      	subs	r2, #1
 800800c:	2300      	movs	r3, #0
 800800e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008012:	f7ff fea7 	bl	8007d64 <__multadd>
 8008016:	4606      	mov	r6, r0
 8008018:	10ad      	asrs	r5, r5, #2
 800801a:	d03d      	beq.n	8008098 <__pow5mult+0xa0>
 800801c:	69fc      	ldr	r4, [r7, #28]
 800801e:	b97c      	cbnz	r4, 8008040 <__pow5mult+0x48>
 8008020:	2010      	movs	r0, #16
 8008022:	f7ff fd87 	bl	8007b34 <malloc>
 8008026:	4602      	mov	r2, r0
 8008028:	61f8      	str	r0, [r7, #28]
 800802a:	b928      	cbnz	r0, 8008038 <__pow5mult+0x40>
 800802c:	4b1d      	ldr	r3, [pc, #116]	@ (80080a4 <__pow5mult+0xac>)
 800802e:	481e      	ldr	r0, [pc, #120]	@ (80080a8 <__pow5mult+0xb0>)
 8008030:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008034:	f000 fa6a 	bl	800850c <__assert_func>
 8008038:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800803c:	6004      	str	r4, [r0, #0]
 800803e:	60c4      	str	r4, [r0, #12]
 8008040:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008044:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008048:	b94c      	cbnz	r4, 800805e <__pow5mult+0x66>
 800804a:	f240 2171 	movw	r1, #625	@ 0x271
 800804e:	4638      	mov	r0, r7
 8008050:	f7ff ff1a 	bl	8007e88 <__i2b>
 8008054:	2300      	movs	r3, #0
 8008056:	f8c8 0008 	str.w	r0, [r8, #8]
 800805a:	4604      	mov	r4, r0
 800805c:	6003      	str	r3, [r0, #0]
 800805e:	f04f 0900 	mov.w	r9, #0
 8008062:	07eb      	lsls	r3, r5, #31
 8008064:	d50a      	bpl.n	800807c <__pow5mult+0x84>
 8008066:	4631      	mov	r1, r6
 8008068:	4622      	mov	r2, r4
 800806a:	4638      	mov	r0, r7
 800806c:	f7ff ff22 	bl	8007eb4 <__multiply>
 8008070:	4631      	mov	r1, r6
 8008072:	4680      	mov	r8, r0
 8008074:	4638      	mov	r0, r7
 8008076:	f7ff fe53 	bl	8007d20 <_Bfree>
 800807a:	4646      	mov	r6, r8
 800807c:	106d      	asrs	r5, r5, #1
 800807e:	d00b      	beq.n	8008098 <__pow5mult+0xa0>
 8008080:	6820      	ldr	r0, [r4, #0]
 8008082:	b938      	cbnz	r0, 8008094 <__pow5mult+0x9c>
 8008084:	4622      	mov	r2, r4
 8008086:	4621      	mov	r1, r4
 8008088:	4638      	mov	r0, r7
 800808a:	f7ff ff13 	bl	8007eb4 <__multiply>
 800808e:	6020      	str	r0, [r4, #0]
 8008090:	f8c0 9000 	str.w	r9, [r0]
 8008094:	4604      	mov	r4, r0
 8008096:	e7e4      	b.n	8008062 <__pow5mult+0x6a>
 8008098:	4630      	mov	r0, r6
 800809a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800809e:	bf00      	nop
 80080a0:	08008cc4 	.word	0x08008cc4
 80080a4:	08008b91 	.word	0x08008b91
 80080a8:	08008c11 	.word	0x08008c11

080080ac <__lshift>:
 80080ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080b0:	460c      	mov	r4, r1
 80080b2:	6849      	ldr	r1, [r1, #4]
 80080b4:	6923      	ldr	r3, [r4, #16]
 80080b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80080ba:	68a3      	ldr	r3, [r4, #8]
 80080bc:	4607      	mov	r7, r0
 80080be:	4691      	mov	r9, r2
 80080c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80080c4:	f108 0601 	add.w	r6, r8, #1
 80080c8:	42b3      	cmp	r3, r6
 80080ca:	db0b      	blt.n	80080e4 <__lshift+0x38>
 80080cc:	4638      	mov	r0, r7
 80080ce:	f7ff fde7 	bl	8007ca0 <_Balloc>
 80080d2:	4605      	mov	r5, r0
 80080d4:	b948      	cbnz	r0, 80080ea <__lshift+0x3e>
 80080d6:	4602      	mov	r2, r0
 80080d8:	4b28      	ldr	r3, [pc, #160]	@ (800817c <__lshift+0xd0>)
 80080da:	4829      	ldr	r0, [pc, #164]	@ (8008180 <__lshift+0xd4>)
 80080dc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80080e0:	f000 fa14 	bl	800850c <__assert_func>
 80080e4:	3101      	adds	r1, #1
 80080e6:	005b      	lsls	r3, r3, #1
 80080e8:	e7ee      	b.n	80080c8 <__lshift+0x1c>
 80080ea:	2300      	movs	r3, #0
 80080ec:	f100 0114 	add.w	r1, r0, #20
 80080f0:	f100 0210 	add.w	r2, r0, #16
 80080f4:	4618      	mov	r0, r3
 80080f6:	4553      	cmp	r3, sl
 80080f8:	db33      	blt.n	8008162 <__lshift+0xb6>
 80080fa:	6920      	ldr	r0, [r4, #16]
 80080fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008100:	f104 0314 	add.w	r3, r4, #20
 8008104:	f019 091f 	ands.w	r9, r9, #31
 8008108:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800810c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008110:	d02b      	beq.n	800816a <__lshift+0xbe>
 8008112:	f1c9 0e20 	rsb	lr, r9, #32
 8008116:	468a      	mov	sl, r1
 8008118:	2200      	movs	r2, #0
 800811a:	6818      	ldr	r0, [r3, #0]
 800811c:	fa00 f009 	lsl.w	r0, r0, r9
 8008120:	4310      	orrs	r0, r2
 8008122:	f84a 0b04 	str.w	r0, [sl], #4
 8008126:	f853 2b04 	ldr.w	r2, [r3], #4
 800812a:	459c      	cmp	ip, r3
 800812c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008130:	d8f3      	bhi.n	800811a <__lshift+0x6e>
 8008132:	ebac 0304 	sub.w	r3, ip, r4
 8008136:	3b15      	subs	r3, #21
 8008138:	f023 0303 	bic.w	r3, r3, #3
 800813c:	3304      	adds	r3, #4
 800813e:	f104 0015 	add.w	r0, r4, #21
 8008142:	4560      	cmp	r0, ip
 8008144:	bf88      	it	hi
 8008146:	2304      	movhi	r3, #4
 8008148:	50ca      	str	r2, [r1, r3]
 800814a:	b10a      	cbz	r2, 8008150 <__lshift+0xa4>
 800814c:	f108 0602 	add.w	r6, r8, #2
 8008150:	3e01      	subs	r6, #1
 8008152:	4638      	mov	r0, r7
 8008154:	612e      	str	r6, [r5, #16]
 8008156:	4621      	mov	r1, r4
 8008158:	f7ff fde2 	bl	8007d20 <_Bfree>
 800815c:	4628      	mov	r0, r5
 800815e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008162:	f842 0f04 	str.w	r0, [r2, #4]!
 8008166:	3301      	adds	r3, #1
 8008168:	e7c5      	b.n	80080f6 <__lshift+0x4a>
 800816a:	3904      	subs	r1, #4
 800816c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008170:	f841 2f04 	str.w	r2, [r1, #4]!
 8008174:	459c      	cmp	ip, r3
 8008176:	d8f9      	bhi.n	800816c <__lshift+0xc0>
 8008178:	e7ea      	b.n	8008150 <__lshift+0xa4>
 800817a:	bf00      	nop
 800817c:	08008c00 	.word	0x08008c00
 8008180:	08008c11 	.word	0x08008c11

08008184 <__mcmp>:
 8008184:	690a      	ldr	r2, [r1, #16]
 8008186:	4603      	mov	r3, r0
 8008188:	6900      	ldr	r0, [r0, #16]
 800818a:	1a80      	subs	r0, r0, r2
 800818c:	b530      	push	{r4, r5, lr}
 800818e:	d10e      	bne.n	80081ae <__mcmp+0x2a>
 8008190:	3314      	adds	r3, #20
 8008192:	3114      	adds	r1, #20
 8008194:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008198:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800819c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80081a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80081a4:	4295      	cmp	r5, r2
 80081a6:	d003      	beq.n	80081b0 <__mcmp+0x2c>
 80081a8:	d205      	bcs.n	80081b6 <__mcmp+0x32>
 80081aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80081ae:	bd30      	pop	{r4, r5, pc}
 80081b0:	42a3      	cmp	r3, r4
 80081b2:	d3f3      	bcc.n	800819c <__mcmp+0x18>
 80081b4:	e7fb      	b.n	80081ae <__mcmp+0x2a>
 80081b6:	2001      	movs	r0, #1
 80081b8:	e7f9      	b.n	80081ae <__mcmp+0x2a>
	...

080081bc <__mdiff>:
 80081bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c0:	4689      	mov	r9, r1
 80081c2:	4606      	mov	r6, r0
 80081c4:	4611      	mov	r1, r2
 80081c6:	4648      	mov	r0, r9
 80081c8:	4614      	mov	r4, r2
 80081ca:	f7ff ffdb 	bl	8008184 <__mcmp>
 80081ce:	1e05      	subs	r5, r0, #0
 80081d0:	d112      	bne.n	80081f8 <__mdiff+0x3c>
 80081d2:	4629      	mov	r1, r5
 80081d4:	4630      	mov	r0, r6
 80081d6:	f7ff fd63 	bl	8007ca0 <_Balloc>
 80081da:	4602      	mov	r2, r0
 80081dc:	b928      	cbnz	r0, 80081ea <__mdiff+0x2e>
 80081de:	4b3f      	ldr	r3, [pc, #252]	@ (80082dc <__mdiff+0x120>)
 80081e0:	f240 2137 	movw	r1, #567	@ 0x237
 80081e4:	483e      	ldr	r0, [pc, #248]	@ (80082e0 <__mdiff+0x124>)
 80081e6:	f000 f991 	bl	800850c <__assert_func>
 80081ea:	2301      	movs	r3, #1
 80081ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80081f0:	4610      	mov	r0, r2
 80081f2:	b003      	add	sp, #12
 80081f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081f8:	bfbc      	itt	lt
 80081fa:	464b      	movlt	r3, r9
 80081fc:	46a1      	movlt	r9, r4
 80081fe:	4630      	mov	r0, r6
 8008200:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008204:	bfba      	itte	lt
 8008206:	461c      	movlt	r4, r3
 8008208:	2501      	movlt	r5, #1
 800820a:	2500      	movge	r5, #0
 800820c:	f7ff fd48 	bl	8007ca0 <_Balloc>
 8008210:	4602      	mov	r2, r0
 8008212:	b918      	cbnz	r0, 800821c <__mdiff+0x60>
 8008214:	4b31      	ldr	r3, [pc, #196]	@ (80082dc <__mdiff+0x120>)
 8008216:	f240 2145 	movw	r1, #581	@ 0x245
 800821a:	e7e3      	b.n	80081e4 <__mdiff+0x28>
 800821c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008220:	6926      	ldr	r6, [r4, #16]
 8008222:	60c5      	str	r5, [r0, #12]
 8008224:	f109 0310 	add.w	r3, r9, #16
 8008228:	f109 0514 	add.w	r5, r9, #20
 800822c:	f104 0e14 	add.w	lr, r4, #20
 8008230:	f100 0b14 	add.w	fp, r0, #20
 8008234:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008238:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800823c:	9301      	str	r3, [sp, #4]
 800823e:	46d9      	mov	r9, fp
 8008240:	f04f 0c00 	mov.w	ip, #0
 8008244:	9b01      	ldr	r3, [sp, #4]
 8008246:	f85e 0b04 	ldr.w	r0, [lr], #4
 800824a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800824e:	9301      	str	r3, [sp, #4]
 8008250:	fa1f f38a 	uxth.w	r3, sl
 8008254:	4619      	mov	r1, r3
 8008256:	b283      	uxth	r3, r0
 8008258:	1acb      	subs	r3, r1, r3
 800825a:	0c00      	lsrs	r0, r0, #16
 800825c:	4463      	add	r3, ip
 800825e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008262:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008266:	b29b      	uxth	r3, r3
 8008268:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800826c:	4576      	cmp	r6, lr
 800826e:	f849 3b04 	str.w	r3, [r9], #4
 8008272:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008276:	d8e5      	bhi.n	8008244 <__mdiff+0x88>
 8008278:	1b33      	subs	r3, r6, r4
 800827a:	3b15      	subs	r3, #21
 800827c:	f023 0303 	bic.w	r3, r3, #3
 8008280:	3415      	adds	r4, #21
 8008282:	3304      	adds	r3, #4
 8008284:	42a6      	cmp	r6, r4
 8008286:	bf38      	it	cc
 8008288:	2304      	movcc	r3, #4
 800828a:	441d      	add	r5, r3
 800828c:	445b      	add	r3, fp
 800828e:	461e      	mov	r6, r3
 8008290:	462c      	mov	r4, r5
 8008292:	4544      	cmp	r4, r8
 8008294:	d30e      	bcc.n	80082b4 <__mdiff+0xf8>
 8008296:	f108 0103 	add.w	r1, r8, #3
 800829a:	1b49      	subs	r1, r1, r5
 800829c:	f021 0103 	bic.w	r1, r1, #3
 80082a0:	3d03      	subs	r5, #3
 80082a2:	45a8      	cmp	r8, r5
 80082a4:	bf38      	it	cc
 80082a6:	2100      	movcc	r1, #0
 80082a8:	440b      	add	r3, r1
 80082aa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80082ae:	b191      	cbz	r1, 80082d6 <__mdiff+0x11a>
 80082b0:	6117      	str	r7, [r2, #16]
 80082b2:	e79d      	b.n	80081f0 <__mdiff+0x34>
 80082b4:	f854 1b04 	ldr.w	r1, [r4], #4
 80082b8:	46e6      	mov	lr, ip
 80082ba:	0c08      	lsrs	r0, r1, #16
 80082bc:	fa1c fc81 	uxtah	ip, ip, r1
 80082c0:	4471      	add	r1, lr
 80082c2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80082c6:	b289      	uxth	r1, r1
 80082c8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80082cc:	f846 1b04 	str.w	r1, [r6], #4
 80082d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80082d4:	e7dd      	b.n	8008292 <__mdiff+0xd6>
 80082d6:	3f01      	subs	r7, #1
 80082d8:	e7e7      	b.n	80082aa <__mdiff+0xee>
 80082da:	bf00      	nop
 80082dc:	08008c00 	.word	0x08008c00
 80082e0:	08008c11 	.word	0x08008c11

080082e4 <__d2b>:
 80082e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80082e8:	460f      	mov	r7, r1
 80082ea:	2101      	movs	r1, #1
 80082ec:	ec59 8b10 	vmov	r8, r9, d0
 80082f0:	4616      	mov	r6, r2
 80082f2:	f7ff fcd5 	bl	8007ca0 <_Balloc>
 80082f6:	4604      	mov	r4, r0
 80082f8:	b930      	cbnz	r0, 8008308 <__d2b+0x24>
 80082fa:	4602      	mov	r2, r0
 80082fc:	4b23      	ldr	r3, [pc, #140]	@ (800838c <__d2b+0xa8>)
 80082fe:	4824      	ldr	r0, [pc, #144]	@ (8008390 <__d2b+0xac>)
 8008300:	f240 310f 	movw	r1, #783	@ 0x30f
 8008304:	f000 f902 	bl	800850c <__assert_func>
 8008308:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800830c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008310:	b10d      	cbz	r5, 8008316 <__d2b+0x32>
 8008312:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008316:	9301      	str	r3, [sp, #4]
 8008318:	f1b8 0300 	subs.w	r3, r8, #0
 800831c:	d023      	beq.n	8008366 <__d2b+0x82>
 800831e:	4668      	mov	r0, sp
 8008320:	9300      	str	r3, [sp, #0]
 8008322:	f7ff fd84 	bl	8007e2e <__lo0bits>
 8008326:	e9dd 1200 	ldrd	r1, r2, [sp]
 800832a:	b1d0      	cbz	r0, 8008362 <__d2b+0x7e>
 800832c:	f1c0 0320 	rsb	r3, r0, #32
 8008330:	fa02 f303 	lsl.w	r3, r2, r3
 8008334:	430b      	orrs	r3, r1
 8008336:	40c2      	lsrs	r2, r0
 8008338:	6163      	str	r3, [r4, #20]
 800833a:	9201      	str	r2, [sp, #4]
 800833c:	9b01      	ldr	r3, [sp, #4]
 800833e:	61a3      	str	r3, [r4, #24]
 8008340:	2b00      	cmp	r3, #0
 8008342:	bf0c      	ite	eq
 8008344:	2201      	moveq	r2, #1
 8008346:	2202      	movne	r2, #2
 8008348:	6122      	str	r2, [r4, #16]
 800834a:	b1a5      	cbz	r5, 8008376 <__d2b+0x92>
 800834c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008350:	4405      	add	r5, r0
 8008352:	603d      	str	r5, [r7, #0]
 8008354:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008358:	6030      	str	r0, [r6, #0]
 800835a:	4620      	mov	r0, r4
 800835c:	b003      	add	sp, #12
 800835e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008362:	6161      	str	r1, [r4, #20]
 8008364:	e7ea      	b.n	800833c <__d2b+0x58>
 8008366:	a801      	add	r0, sp, #4
 8008368:	f7ff fd61 	bl	8007e2e <__lo0bits>
 800836c:	9b01      	ldr	r3, [sp, #4]
 800836e:	6163      	str	r3, [r4, #20]
 8008370:	3020      	adds	r0, #32
 8008372:	2201      	movs	r2, #1
 8008374:	e7e8      	b.n	8008348 <__d2b+0x64>
 8008376:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800837a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800837e:	6038      	str	r0, [r7, #0]
 8008380:	6918      	ldr	r0, [r3, #16]
 8008382:	f7ff fd35 	bl	8007df0 <__hi0bits>
 8008386:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800838a:	e7e5      	b.n	8008358 <__d2b+0x74>
 800838c:	08008c00 	.word	0x08008c00
 8008390:	08008c11 	.word	0x08008c11

08008394 <__sflush_r>:
 8008394:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008398:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800839c:	0716      	lsls	r6, r2, #28
 800839e:	4605      	mov	r5, r0
 80083a0:	460c      	mov	r4, r1
 80083a2:	d454      	bmi.n	800844e <__sflush_r+0xba>
 80083a4:	684b      	ldr	r3, [r1, #4]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	dc02      	bgt.n	80083b0 <__sflush_r+0x1c>
 80083aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	dd48      	ble.n	8008442 <__sflush_r+0xae>
 80083b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80083b2:	2e00      	cmp	r6, #0
 80083b4:	d045      	beq.n	8008442 <__sflush_r+0xae>
 80083b6:	2300      	movs	r3, #0
 80083b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80083bc:	682f      	ldr	r7, [r5, #0]
 80083be:	6a21      	ldr	r1, [r4, #32]
 80083c0:	602b      	str	r3, [r5, #0]
 80083c2:	d030      	beq.n	8008426 <__sflush_r+0x92>
 80083c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80083c6:	89a3      	ldrh	r3, [r4, #12]
 80083c8:	0759      	lsls	r1, r3, #29
 80083ca:	d505      	bpl.n	80083d8 <__sflush_r+0x44>
 80083cc:	6863      	ldr	r3, [r4, #4]
 80083ce:	1ad2      	subs	r2, r2, r3
 80083d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80083d2:	b10b      	cbz	r3, 80083d8 <__sflush_r+0x44>
 80083d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80083d6:	1ad2      	subs	r2, r2, r3
 80083d8:	2300      	movs	r3, #0
 80083da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80083dc:	6a21      	ldr	r1, [r4, #32]
 80083de:	4628      	mov	r0, r5
 80083e0:	47b0      	blx	r6
 80083e2:	1c43      	adds	r3, r0, #1
 80083e4:	89a3      	ldrh	r3, [r4, #12]
 80083e6:	d106      	bne.n	80083f6 <__sflush_r+0x62>
 80083e8:	6829      	ldr	r1, [r5, #0]
 80083ea:	291d      	cmp	r1, #29
 80083ec:	d82b      	bhi.n	8008446 <__sflush_r+0xb2>
 80083ee:	4a2a      	ldr	r2, [pc, #168]	@ (8008498 <__sflush_r+0x104>)
 80083f0:	40ca      	lsrs	r2, r1
 80083f2:	07d6      	lsls	r6, r2, #31
 80083f4:	d527      	bpl.n	8008446 <__sflush_r+0xb2>
 80083f6:	2200      	movs	r2, #0
 80083f8:	6062      	str	r2, [r4, #4]
 80083fa:	04d9      	lsls	r1, r3, #19
 80083fc:	6922      	ldr	r2, [r4, #16]
 80083fe:	6022      	str	r2, [r4, #0]
 8008400:	d504      	bpl.n	800840c <__sflush_r+0x78>
 8008402:	1c42      	adds	r2, r0, #1
 8008404:	d101      	bne.n	800840a <__sflush_r+0x76>
 8008406:	682b      	ldr	r3, [r5, #0]
 8008408:	b903      	cbnz	r3, 800840c <__sflush_r+0x78>
 800840a:	6560      	str	r0, [r4, #84]	@ 0x54
 800840c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800840e:	602f      	str	r7, [r5, #0]
 8008410:	b1b9      	cbz	r1, 8008442 <__sflush_r+0xae>
 8008412:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008416:	4299      	cmp	r1, r3
 8008418:	d002      	beq.n	8008420 <__sflush_r+0x8c>
 800841a:	4628      	mov	r0, r5
 800841c:	f7ff fb40 	bl	8007aa0 <_free_r>
 8008420:	2300      	movs	r3, #0
 8008422:	6363      	str	r3, [r4, #52]	@ 0x34
 8008424:	e00d      	b.n	8008442 <__sflush_r+0xae>
 8008426:	2301      	movs	r3, #1
 8008428:	4628      	mov	r0, r5
 800842a:	47b0      	blx	r6
 800842c:	4602      	mov	r2, r0
 800842e:	1c50      	adds	r0, r2, #1
 8008430:	d1c9      	bne.n	80083c6 <__sflush_r+0x32>
 8008432:	682b      	ldr	r3, [r5, #0]
 8008434:	2b00      	cmp	r3, #0
 8008436:	d0c6      	beq.n	80083c6 <__sflush_r+0x32>
 8008438:	2b1d      	cmp	r3, #29
 800843a:	d001      	beq.n	8008440 <__sflush_r+0xac>
 800843c:	2b16      	cmp	r3, #22
 800843e:	d11e      	bne.n	800847e <__sflush_r+0xea>
 8008440:	602f      	str	r7, [r5, #0]
 8008442:	2000      	movs	r0, #0
 8008444:	e022      	b.n	800848c <__sflush_r+0xf8>
 8008446:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800844a:	b21b      	sxth	r3, r3
 800844c:	e01b      	b.n	8008486 <__sflush_r+0xf2>
 800844e:	690f      	ldr	r7, [r1, #16]
 8008450:	2f00      	cmp	r7, #0
 8008452:	d0f6      	beq.n	8008442 <__sflush_r+0xae>
 8008454:	0793      	lsls	r3, r2, #30
 8008456:	680e      	ldr	r6, [r1, #0]
 8008458:	bf08      	it	eq
 800845a:	694b      	ldreq	r3, [r1, #20]
 800845c:	600f      	str	r7, [r1, #0]
 800845e:	bf18      	it	ne
 8008460:	2300      	movne	r3, #0
 8008462:	eba6 0807 	sub.w	r8, r6, r7
 8008466:	608b      	str	r3, [r1, #8]
 8008468:	f1b8 0f00 	cmp.w	r8, #0
 800846c:	dde9      	ble.n	8008442 <__sflush_r+0xae>
 800846e:	6a21      	ldr	r1, [r4, #32]
 8008470:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008472:	4643      	mov	r3, r8
 8008474:	463a      	mov	r2, r7
 8008476:	4628      	mov	r0, r5
 8008478:	47b0      	blx	r6
 800847a:	2800      	cmp	r0, #0
 800847c:	dc08      	bgt.n	8008490 <__sflush_r+0xfc>
 800847e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008482:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008486:	81a3      	strh	r3, [r4, #12]
 8008488:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800848c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008490:	4407      	add	r7, r0
 8008492:	eba8 0800 	sub.w	r8, r8, r0
 8008496:	e7e7      	b.n	8008468 <__sflush_r+0xd4>
 8008498:	20400001 	.word	0x20400001

0800849c <_fflush_r>:
 800849c:	b538      	push	{r3, r4, r5, lr}
 800849e:	690b      	ldr	r3, [r1, #16]
 80084a0:	4605      	mov	r5, r0
 80084a2:	460c      	mov	r4, r1
 80084a4:	b913      	cbnz	r3, 80084ac <_fflush_r+0x10>
 80084a6:	2500      	movs	r5, #0
 80084a8:	4628      	mov	r0, r5
 80084aa:	bd38      	pop	{r3, r4, r5, pc}
 80084ac:	b118      	cbz	r0, 80084b6 <_fflush_r+0x1a>
 80084ae:	6a03      	ldr	r3, [r0, #32]
 80084b0:	b90b      	cbnz	r3, 80084b6 <_fflush_r+0x1a>
 80084b2:	f7fe fb93 	bl	8006bdc <__sinit>
 80084b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d0f3      	beq.n	80084a6 <_fflush_r+0xa>
 80084be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80084c0:	07d0      	lsls	r0, r2, #31
 80084c2:	d404      	bmi.n	80084ce <_fflush_r+0x32>
 80084c4:	0599      	lsls	r1, r3, #22
 80084c6:	d402      	bmi.n	80084ce <_fflush_r+0x32>
 80084c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084ca:	f7fe fc7e 	bl	8006dca <__retarget_lock_acquire_recursive>
 80084ce:	4628      	mov	r0, r5
 80084d0:	4621      	mov	r1, r4
 80084d2:	f7ff ff5f 	bl	8008394 <__sflush_r>
 80084d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80084d8:	07da      	lsls	r2, r3, #31
 80084da:	4605      	mov	r5, r0
 80084dc:	d4e4      	bmi.n	80084a8 <_fflush_r+0xc>
 80084de:	89a3      	ldrh	r3, [r4, #12]
 80084e0:	059b      	lsls	r3, r3, #22
 80084e2:	d4e1      	bmi.n	80084a8 <_fflush_r+0xc>
 80084e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80084e6:	f7fe fc71 	bl	8006dcc <__retarget_lock_release_recursive>
 80084ea:	e7dd      	b.n	80084a8 <_fflush_r+0xc>

080084ec <_sbrk_r>:
 80084ec:	b538      	push	{r3, r4, r5, lr}
 80084ee:	4d06      	ldr	r5, [pc, #24]	@ (8008508 <_sbrk_r+0x1c>)
 80084f0:	2300      	movs	r3, #0
 80084f2:	4604      	mov	r4, r0
 80084f4:	4608      	mov	r0, r1
 80084f6:	602b      	str	r3, [r5, #0]
 80084f8:	f7fa f87a 	bl	80025f0 <_sbrk>
 80084fc:	1c43      	adds	r3, r0, #1
 80084fe:	d102      	bne.n	8008506 <_sbrk_r+0x1a>
 8008500:	682b      	ldr	r3, [r5, #0]
 8008502:	b103      	cbz	r3, 8008506 <_sbrk_r+0x1a>
 8008504:	6023      	str	r3, [r4, #0]
 8008506:	bd38      	pop	{r3, r4, r5, pc}
 8008508:	20006858 	.word	0x20006858

0800850c <__assert_func>:
 800850c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800850e:	4614      	mov	r4, r2
 8008510:	461a      	mov	r2, r3
 8008512:	4b09      	ldr	r3, [pc, #36]	@ (8008538 <__assert_func+0x2c>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4605      	mov	r5, r0
 8008518:	68d8      	ldr	r0, [r3, #12]
 800851a:	b14c      	cbz	r4, 8008530 <__assert_func+0x24>
 800851c:	4b07      	ldr	r3, [pc, #28]	@ (800853c <__assert_func+0x30>)
 800851e:	9100      	str	r1, [sp, #0]
 8008520:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008524:	4906      	ldr	r1, [pc, #24]	@ (8008540 <__assert_func+0x34>)
 8008526:	462b      	mov	r3, r5
 8008528:	f000 f842 	bl	80085b0 <fiprintf>
 800852c:	f000 f852 	bl	80085d4 <abort>
 8008530:	4b04      	ldr	r3, [pc, #16]	@ (8008544 <__assert_func+0x38>)
 8008532:	461c      	mov	r4, r3
 8008534:	e7f3      	b.n	800851e <__assert_func+0x12>
 8008536:	bf00      	nop
 8008538:	20000038 	.word	0x20000038
 800853c:	08008c74 	.word	0x08008c74
 8008540:	08008c81 	.word	0x08008c81
 8008544:	08008caf 	.word	0x08008caf

08008548 <_calloc_r>:
 8008548:	b570      	push	{r4, r5, r6, lr}
 800854a:	fba1 5402 	umull	r5, r4, r1, r2
 800854e:	b934      	cbnz	r4, 800855e <_calloc_r+0x16>
 8008550:	4629      	mov	r1, r5
 8008552:	f7ff fb19 	bl	8007b88 <_malloc_r>
 8008556:	4606      	mov	r6, r0
 8008558:	b928      	cbnz	r0, 8008566 <_calloc_r+0x1e>
 800855a:	4630      	mov	r0, r6
 800855c:	bd70      	pop	{r4, r5, r6, pc}
 800855e:	220c      	movs	r2, #12
 8008560:	6002      	str	r2, [r0, #0]
 8008562:	2600      	movs	r6, #0
 8008564:	e7f9      	b.n	800855a <_calloc_r+0x12>
 8008566:	462a      	mov	r2, r5
 8008568:	4621      	mov	r1, r4
 800856a:	f7fe fbb0 	bl	8006cce <memset>
 800856e:	e7f4      	b.n	800855a <_calloc_r+0x12>

08008570 <__ascii_mbtowc>:
 8008570:	b082      	sub	sp, #8
 8008572:	b901      	cbnz	r1, 8008576 <__ascii_mbtowc+0x6>
 8008574:	a901      	add	r1, sp, #4
 8008576:	b142      	cbz	r2, 800858a <__ascii_mbtowc+0x1a>
 8008578:	b14b      	cbz	r3, 800858e <__ascii_mbtowc+0x1e>
 800857a:	7813      	ldrb	r3, [r2, #0]
 800857c:	600b      	str	r3, [r1, #0]
 800857e:	7812      	ldrb	r2, [r2, #0]
 8008580:	1e10      	subs	r0, r2, #0
 8008582:	bf18      	it	ne
 8008584:	2001      	movne	r0, #1
 8008586:	b002      	add	sp, #8
 8008588:	4770      	bx	lr
 800858a:	4610      	mov	r0, r2
 800858c:	e7fb      	b.n	8008586 <__ascii_mbtowc+0x16>
 800858e:	f06f 0001 	mvn.w	r0, #1
 8008592:	e7f8      	b.n	8008586 <__ascii_mbtowc+0x16>

08008594 <__ascii_wctomb>:
 8008594:	4603      	mov	r3, r0
 8008596:	4608      	mov	r0, r1
 8008598:	b141      	cbz	r1, 80085ac <__ascii_wctomb+0x18>
 800859a:	2aff      	cmp	r2, #255	@ 0xff
 800859c:	d904      	bls.n	80085a8 <__ascii_wctomb+0x14>
 800859e:	228a      	movs	r2, #138	@ 0x8a
 80085a0:	601a      	str	r2, [r3, #0]
 80085a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80085a6:	4770      	bx	lr
 80085a8:	700a      	strb	r2, [r1, #0]
 80085aa:	2001      	movs	r0, #1
 80085ac:	4770      	bx	lr
	...

080085b0 <fiprintf>:
 80085b0:	b40e      	push	{r1, r2, r3}
 80085b2:	b503      	push	{r0, r1, lr}
 80085b4:	4601      	mov	r1, r0
 80085b6:	ab03      	add	r3, sp, #12
 80085b8:	4805      	ldr	r0, [pc, #20]	@ (80085d0 <fiprintf+0x20>)
 80085ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80085be:	6800      	ldr	r0, [r0, #0]
 80085c0:	9301      	str	r3, [sp, #4]
 80085c2:	f000 f837 	bl	8008634 <_vfiprintf_r>
 80085c6:	b002      	add	sp, #8
 80085c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80085cc:	b003      	add	sp, #12
 80085ce:	4770      	bx	lr
 80085d0:	20000038 	.word	0x20000038

080085d4 <abort>:
 80085d4:	b508      	push	{r3, lr}
 80085d6:	2006      	movs	r0, #6
 80085d8:	f000 fa00 	bl	80089dc <raise>
 80085dc:	2001      	movs	r0, #1
 80085de:	f7f9 ff8f 	bl	8002500 <_exit>

080085e2 <__sfputc_r>:
 80085e2:	6893      	ldr	r3, [r2, #8]
 80085e4:	3b01      	subs	r3, #1
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	b410      	push	{r4}
 80085ea:	6093      	str	r3, [r2, #8]
 80085ec:	da08      	bge.n	8008600 <__sfputc_r+0x1e>
 80085ee:	6994      	ldr	r4, [r2, #24]
 80085f0:	42a3      	cmp	r3, r4
 80085f2:	db01      	blt.n	80085f8 <__sfputc_r+0x16>
 80085f4:	290a      	cmp	r1, #10
 80085f6:	d103      	bne.n	8008600 <__sfputc_r+0x1e>
 80085f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085fc:	f000 b932 	b.w	8008864 <__swbuf_r>
 8008600:	6813      	ldr	r3, [r2, #0]
 8008602:	1c58      	adds	r0, r3, #1
 8008604:	6010      	str	r0, [r2, #0]
 8008606:	7019      	strb	r1, [r3, #0]
 8008608:	4608      	mov	r0, r1
 800860a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800860e:	4770      	bx	lr

08008610 <__sfputs_r>:
 8008610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008612:	4606      	mov	r6, r0
 8008614:	460f      	mov	r7, r1
 8008616:	4614      	mov	r4, r2
 8008618:	18d5      	adds	r5, r2, r3
 800861a:	42ac      	cmp	r4, r5
 800861c:	d101      	bne.n	8008622 <__sfputs_r+0x12>
 800861e:	2000      	movs	r0, #0
 8008620:	e007      	b.n	8008632 <__sfputs_r+0x22>
 8008622:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008626:	463a      	mov	r2, r7
 8008628:	4630      	mov	r0, r6
 800862a:	f7ff ffda 	bl	80085e2 <__sfputc_r>
 800862e:	1c43      	adds	r3, r0, #1
 8008630:	d1f3      	bne.n	800861a <__sfputs_r+0xa>
 8008632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008634 <_vfiprintf_r>:
 8008634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008638:	460d      	mov	r5, r1
 800863a:	b09d      	sub	sp, #116	@ 0x74
 800863c:	4614      	mov	r4, r2
 800863e:	4698      	mov	r8, r3
 8008640:	4606      	mov	r6, r0
 8008642:	b118      	cbz	r0, 800864c <_vfiprintf_r+0x18>
 8008644:	6a03      	ldr	r3, [r0, #32]
 8008646:	b90b      	cbnz	r3, 800864c <_vfiprintf_r+0x18>
 8008648:	f7fe fac8 	bl	8006bdc <__sinit>
 800864c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800864e:	07d9      	lsls	r1, r3, #31
 8008650:	d405      	bmi.n	800865e <_vfiprintf_r+0x2a>
 8008652:	89ab      	ldrh	r3, [r5, #12]
 8008654:	059a      	lsls	r2, r3, #22
 8008656:	d402      	bmi.n	800865e <_vfiprintf_r+0x2a>
 8008658:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800865a:	f7fe fbb6 	bl	8006dca <__retarget_lock_acquire_recursive>
 800865e:	89ab      	ldrh	r3, [r5, #12]
 8008660:	071b      	lsls	r3, r3, #28
 8008662:	d501      	bpl.n	8008668 <_vfiprintf_r+0x34>
 8008664:	692b      	ldr	r3, [r5, #16]
 8008666:	b99b      	cbnz	r3, 8008690 <_vfiprintf_r+0x5c>
 8008668:	4629      	mov	r1, r5
 800866a:	4630      	mov	r0, r6
 800866c:	f000 f938 	bl	80088e0 <__swsetup_r>
 8008670:	b170      	cbz	r0, 8008690 <_vfiprintf_r+0x5c>
 8008672:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008674:	07dc      	lsls	r4, r3, #31
 8008676:	d504      	bpl.n	8008682 <_vfiprintf_r+0x4e>
 8008678:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800867c:	b01d      	add	sp, #116	@ 0x74
 800867e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008682:	89ab      	ldrh	r3, [r5, #12]
 8008684:	0598      	lsls	r0, r3, #22
 8008686:	d4f7      	bmi.n	8008678 <_vfiprintf_r+0x44>
 8008688:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800868a:	f7fe fb9f 	bl	8006dcc <__retarget_lock_release_recursive>
 800868e:	e7f3      	b.n	8008678 <_vfiprintf_r+0x44>
 8008690:	2300      	movs	r3, #0
 8008692:	9309      	str	r3, [sp, #36]	@ 0x24
 8008694:	2320      	movs	r3, #32
 8008696:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800869a:	f8cd 800c 	str.w	r8, [sp, #12]
 800869e:	2330      	movs	r3, #48	@ 0x30
 80086a0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008850 <_vfiprintf_r+0x21c>
 80086a4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80086a8:	f04f 0901 	mov.w	r9, #1
 80086ac:	4623      	mov	r3, r4
 80086ae:	469a      	mov	sl, r3
 80086b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80086b4:	b10a      	cbz	r2, 80086ba <_vfiprintf_r+0x86>
 80086b6:	2a25      	cmp	r2, #37	@ 0x25
 80086b8:	d1f9      	bne.n	80086ae <_vfiprintf_r+0x7a>
 80086ba:	ebba 0b04 	subs.w	fp, sl, r4
 80086be:	d00b      	beq.n	80086d8 <_vfiprintf_r+0xa4>
 80086c0:	465b      	mov	r3, fp
 80086c2:	4622      	mov	r2, r4
 80086c4:	4629      	mov	r1, r5
 80086c6:	4630      	mov	r0, r6
 80086c8:	f7ff ffa2 	bl	8008610 <__sfputs_r>
 80086cc:	3001      	adds	r0, #1
 80086ce:	f000 80a7 	beq.w	8008820 <_vfiprintf_r+0x1ec>
 80086d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086d4:	445a      	add	r2, fp
 80086d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80086d8:	f89a 3000 	ldrb.w	r3, [sl]
 80086dc:	2b00      	cmp	r3, #0
 80086de:	f000 809f 	beq.w	8008820 <_vfiprintf_r+0x1ec>
 80086e2:	2300      	movs	r3, #0
 80086e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80086e8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80086ec:	f10a 0a01 	add.w	sl, sl, #1
 80086f0:	9304      	str	r3, [sp, #16]
 80086f2:	9307      	str	r3, [sp, #28]
 80086f4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80086f8:	931a      	str	r3, [sp, #104]	@ 0x68
 80086fa:	4654      	mov	r4, sl
 80086fc:	2205      	movs	r2, #5
 80086fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008702:	4853      	ldr	r0, [pc, #332]	@ (8008850 <_vfiprintf_r+0x21c>)
 8008704:	f7f7 fd6c 	bl	80001e0 <memchr>
 8008708:	9a04      	ldr	r2, [sp, #16]
 800870a:	b9d8      	cbnz	r0, 8008744 <_vfiprintf_r+0x110>
 800870c:	06d1      	lsls	r1, r2, #27
 800870e:	bf44      	itt	mi
 8008710:	2320      	movmi	r3, #32
 8008712:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008716:	0713      	lsls	r3, r2, #28
 8008718:	bf44      	itt	mi
 800871a:	232b      	movmi	r3, #43	@ 0x2b
 800871c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008720:	f89a 3000 	ldrb.w	r3, [sl]
 8008724:	2b2a      	cmp	r3, #42	@ 0x2a
 8008726:	d015      	beq.n	8008754 <_vfiprintf_r+0x120>
 8008728:	9a07      	ldr	r2, [sp, #28]
 800872a:	4654      	mov	r4, sl
 800872c:	2000      	movs	r0, #0
 800872e:	f04f 0c0a 	mov.w	ip, #10
 8008732:	4621      	mov	r1, r4
 8008734:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008738:	3b30      	subs	r3, #48	@ 0x30
 800873a:	2b09      	cmp	r3, #9
 800873c:	d94b      	bls.n	80087d6 <_vfiprintf_r+0x1a2>
 800873e:	b1b0      	cbz	r0, 800876e <_vfiprintf_r+0x13a>
 8008740:	9207      	str	r2, [sp, #28]
 8008742:	e014      	b.n	800876e <_vfiprintf_r+0x13a>
 8008744:	eba0 0308 	sub.w	r3, r0, r8
 8008748:	fa09 f303 	lsl.w	r3, r9, r3
 800874c:	4313      	orrs	r3, r2
 800874e:	9304      	str	r3, [sp, #16]
 8008750:	46a2      	mov	sl, r4
 8008752:	e7d2      	b.n	80086fa <_vfiprintf_r+0xc6>
 8008754:	9b03      	ldr	r3, [sp, #12]
 8008756:	1d19      	adds	r1, r3, #4
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	9103      	str	r1, [sp, #12]
 800875c:	2b00      	cmp	r3, #0
 800875e:	bfbb      	ittet	lt
 8008760:	425b      	neglt	r3, r3
 8008762:	f042 0202 	orrlt.w	r2, r2, #2
 8008766:	9307      	strge	r3, [sp, #28]
 8008768:	9307      	strlt	r3, [sp, #28]
 800876a:	bfb8      	it	lt
 800876c:	9204      	strlt	r2, [sp, #16]
 800876e:	7823      	ldrb	r3, [r4, #0]
 8008770:	2b2e      	cmp	r3, #46	@ 0x2e
 8008772:	d10a      	bne.n	800878a <_vfiprintf_r+0x156>
 8008774:	7863      	ldrb	r3, [r4, #1]
 8008776:	2b2a      	cmp	r3, #42	@ 0x2a
 8008778:	d132      	bne.n	80087e0 <_vfiprintf_r+0x1ac>
 800877a:	9b03      	ldr	r3, [sp, #12]
 800877c:	1d1a      	adds	r2, r3, #4
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	9203      	str	r2, [sp, #12]
 8008782:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008786:	3402      	adds	r4, #2
 8008788:	9305      	str	r3, [sp, #20]
 800878a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008860 <_vfiprintf_r+0x22c>
 800878e:	7821      	ldrb	r1, [r4, #0]
 8008790:	2203      	movs	r2, #3
 8008792:	4650      	mov	r0, sl
 8008794:	f7f7 fd24 	bl	80001e0 <memchr>
 8008798:	b138      	cbz	r0, 80087aa <_vfiprintf_r+0x176>
 800879a:	9b04      	ldr	r3, [sp, #16]
 800879c:	eba0 000a 	sub.w	r0, r0, sl
 80087a0:	2240      	movs	r2, #64	@ 0x40
 80087a2:	4082      	lsls	r2, r0
 80087a4:	4313      	orrs	r3, r2
 80087a6:	3401      	adds	r4, #1
 80087a8:	9304      	str	r3, [sp, #16]
 80087aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80087ae:	4829      	ldr	r0, [pc, #164]	@ (8008854 <_vfiprintf_r+0x220>)
 80087b0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80087b4:	2206      	movs	r2, #6
 80087b6:	f7f7 fd13 	bl	80001e0 <memchr>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	d03f      	beq.n	800883e <_vfiprintf_r+0x20a>
 80087be:	4b26      	ldr	r3, [pc, #152]	@ (8008858 <_vfiprintf_r+0x224>)
 80087c0:	bb1b      	cbnz	r3, 800880a <_vfiprintf_r+0x1d6>
 80087c2:	9b03      	ldr	r3, [sp, #12]
 80087c4:	3307      	adds	r3, #7
 80087c6:	f023 0307 	bic.w	r3, r3, #7
 80087ca:	3308      	adds	r3, #8
 80087cc:	9303      	str	r3, [sp, #12]
 80087ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087d0:	443b      	add	r3, r7
 80087d2:	9309      	str	r3, [sp, #36]	@ 0x24
 80087d4:	e76a      	b.n	80086ac <_vfiprintf_r+0x78>
 80087d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80087da:	460c      	mov	r4, r1
 80087dc:	2001      	movs	r0, #1
 80087de:	e7a8      	b.n	8008732 <_vfiprintf_r+0xfe>
 80087e0:	2300      	movs	r3, #0
 80087e2:	3401      	adds	r4, #1
 80087e4:	9305      	str	r3, [sp, #20]
 80087e6:	4619      	mov	r1, r3
 80087e8:	f04f 0c0a 	mov.w	ip, #10
 80087ec:	4620      	mov	r0, r4
 80087ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087f2:	3a30      	subs	r2, #48	@ 0x30
 80087f4:	2a09      	cmp	r2, #9
 80087f6:	d903      	bls.n	8008800 <_vfiprintf_r+0x1cc>
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d0c6      	beq.n	800878a <_vfiprintf_r+0x156>
 80087fc:	9105      	str	r1, [sp, #20]
 80087fe:	e7c4      	b.n	800878a <_vfiprintf_r+0x156>
 8008800:	fb0c 2101 	mla	r1, ip, r1, r2
 8008804:	4604      	mov	r4, r0
 8008806:	2301      	movs	r3, #1
 8008808:	e7f0      	b.n	80087ec <_vfiprintf_r+0x1b8>
 800880a:	ab03      	add	r3, sp, #12
 800880c:	9300      	str	r3, [sp, #0]
 800880e:	462a      	mov	r2, r5
 8008810:	4b12      	ldr	r3, [pc, #72]	@ (800885c <_vfiprintf_r+0x228>)
 8008812:	a904      	add	r1, sp, #16
 8008814:	4630      	mov	r0, r6
 8008816:	f7fd fd9f 	bl	8006358 <_printf_float>
 800881a:	4607      	mov	r7, r0
 800881c:	1c78      	adds	r0, r7, #1
 800881e:	d1d6      	bne.n	80087ce <_vfiprintf_r+0x19a>
 8008820:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008822:	07d9      	lsls	r1, r3, #31
 8008824:	d405      	bmi.n	8008832 <_vfiprintf_r+0x1fe>
 8008826:	89ab      	ldrh	r3, [r5, #12]
 8008828:	059a      	lsls	r2, r3, #22
 800882a:	d402      	bmi.n	8008832 <_vfiprintf_r+0x1fe>
 800882c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800882e:	f7fe facd 	bl	8006dcc <__retarget_lock_release_recursive>
 8008832:	89ab      	ldrh	r3, [r5, #12]
 8008834:	065b      	lsls	r3, r3, #25
 8008836:	f53f af1f 	bmi.w	8008678 <_vfiprintf_r+0x44>
 800883a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800883c:	e71e      	b.n	800867c <_vfiprintf_r+0x48>
 800883e:	ab03      	add	r3, sp, #12
 8008840:	9300      	str	r3, [sp, #0]
 8008842:	462a      	mov	r2, r5
 8008844:	4b05      	ldr	r3, [pc, #20]	@ (800885c <_vfiprintf_r+0x228>)
 8008846:	a904      	add	r1, sp, #16
 8008848:	4630      	mov	r0, r6
 800884a:	f7fe f81d 	bl	8006888 <_printf_i>
 800884e:	e7e4      	b.n	800881a <_vfiprintf_r+0x1e6>
 8008850:	08008cb0 	.word	0x08008cb0
 8008854:	08008cba 	.word	0x08008cba
 8008858:	08006359 	.word	0x08006359
 800885c:	08008611 	.word	0x08008611
 8008860:	08008cb6 	.word	0x08008cb6

08008864 <__swbuf_r>:
 8008864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008866:	460e      	mov	r6, r1
 8008868:	4614      	mov	r4, r2
 800886a:	4605      	mov	r5, r0
 800886c:	b118      	cbz	r0, 8008876 <__swbuf_r+0x12>
 800886e:	6a03      	ldr	r3, [r0, #32]
 8008870:	b90b      	cbnz	r3, 8008876 <__swbuf_r+0x12>
 8008872:	f7fe f9b3 	bl	8006bdc <__sinit>
 8008876:	69a3      	ldr	r3, [r4, #24]
 8008878:	60a3      	str	r3, [r4, #8]
 800887a:	89a3      	ldrh	r3, [r4, #12]
 800887c:	071a      	lsls	r2, r3, #28
 800887e:	d501      	bpl.n	8008884 <__swbuf_r+0x20>
 8008880:	6923      	ldr	r3, [r4, #16]
 8008882:	b943      	cbnz	r3, 8008896 <__swbuf_r+0x32>
 8008884:	4621      	mov	r1, r4
 8008886:	4628      	mov	r0, r5
 8008888:	f000 f82a 	bl	80088e0 <__swsetup_r>
 800888c:	b118      	cbz	r0, 8008896 <__swbuf_r+0x32>
 800888e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008892:	4638      	mov	r0, r7
 8008894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008896:	6823      	ldr	r3, [r4, #0]
 8008898:	6922      	ldr	r2, [r4, #16]
 800889a:	1a98      	subs	r0, r3, r2
 800889c:	6963      	ldr	r3, [r4, #20]
 800889e:	b2f6      	uxtb	r6, r6
 80088a0:	4283      	cmp	r3, r0
 80088a2:	4637      	mov	r7, r6
 80088a4:	dc05      	bgt.n	80088b2 <__swbuf_r+0x4e>
 80088a6:	4621      	mov	r1, r4
 80088a8:	4628      	mov	r0, r5
 80088aa:	f7ff fdf7 	bl	800849c <_fflush_r>
 80088ae:	2800      	cmp	r0, #0
 80088b0:	d1ed      	bne.n	800888e <__swbuf_r+0x2a>
 80088b2:	68a3      	ldr	r3, [r4, #8]
 80088b4:	3b01      	subs	r3, #1
 80088b6:	60a3      	str	r3, [r4, #8]
 80088b8:	6823      	ldr	r3, [r4, #0]
 80088ba:	1c5a      	adds	r2, r3, #1
 80088bc:	6022      	str	r2, [r4, #0]
 80088be:	701e      	strb	r6, [r3, #0]
 80088c0:	6962      	ldr	r2, [r4, #20]
 80088c2:	1c43      	adds	r3, r0, #1
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d004      	beq.n	80088d2 <__swbuf_r+0x6e>
 80088c8:	89a3      	ldrh	r3, [r4, #12]
 80088ca:	07db      	lsls	r3, r3, #31
 80088cc:	d5e1      	bpl.n	8008892 <__swbuf_r+0x2e>
 80088ce:	2e0a      	cmp	r6, #10
 80088d0:	d1df      	bne.n	8008892 <__swbuf_r+0x2e>
 80088d2:	4621      	mov	r1, r4
 80088d4:	4628      	mov	r0, r5
 80088d6:	f7ff fde1 	bl	800849c <_fflush_r>
 80088da:	2800      	cmp	r0, #0
 80088dc:	d0d9      	beq.n	8008892 <__swbuf_r+0x2e>
 80088de:	e7d6      	b.n	800888e <__swbuf_r+0x2a>

080088e0 <__swsetup_r>:
 80088e0:	b538      	push	{r3, r4, r5, lr}
 80088e2:	4b29      	ldr	r3, [pc, #164]	@ (8008988 <__swsetup_r+0xa8>)
 80088e4:	4605      	mov	r5, r0
 80088e6:	6818      	ldr	r0, [r3, #0]
 80088e8:	460c      	mov	r4, r1
 80088ea:	b118      	cbz	r0, 80088f4 <__swsetup_r+0x14>
 80088ec:	6a03      	ldr	r3, [r0, #32]
 80088ee:	b90b      	cbnz	r3, 80088f4 <__swsetup_r+0x14>
 80088f0:	f7fe f974 	bl	8006bdc <__sinit>
 80088f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80088f8:	0719      	lsls	r1, r3, #28
 80088fa:	d422      	bmi.n	8008942 <__swsetup_r+0x62>
 80088fc:	06da      	lsls	r2, r3, #27
 80088fe:	d407      	bmi.n	8008910 <__swsetup_r+0x30>
 8008900:	2209      	movs	r2, #9
 8008902:	602a      	str	r2, [r5, #0]
 8008904:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008908:	81a3      	strh	r3, [r4, #12]
 800890a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800890e:	e033      	b.n	8008978 <__swsetup_r+0x98>
 8008910:	0758      	lsls	r0, r3, #29
 8008912:	d512      	bpl.n	800893a <__swsetup_r+0x5a>
 8008914:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008916:	b141      	cbz	r1, 800892a <__swsetup_r+0x4a>
 8008918:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800891c:	4299      	cmp	r1, r3
 800891e:	d002      	beq.n	8008926 <__swsetup_r+0x46>
 8008920:	4628      	mov	r0, r5
 8008922:	f7ff f8bd 	bl	8007aa0 <_free_r>
 8008926:	2300      	movs	r3, #0
 8008928:	6363      	str	r3, [r4, #52]	@ 0x34
 800892a:	89a3      	ldrh	r3, [r4, #12]
 800892c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008930:	81a3      	strh	r3, [r4, #12]
 8008932:	2300      	movs	r3, #0
 8008934:	6063      	str	r3, [r4, #4]
 8008936:	6923      	ldr	r3, [r4, #16]
 8008938:	6023      	str	r3, [r4, #0]
 800893a:	89a3      	ldrh	r3, [r4, #12]
 800893c:	f043 0308 	orr.w	r3, r3, #8
 8008940:	81a3      	strh	r3, [r4, #12]
 8008942:	6923      	ldr	r3, [r4, #16]
 8008944:	b94b      	cbnz	r3, 800895a <__swsetup_r+0x7a>
 8008946:	89a3      	ldrh	r3, [r4, #12]
 8008948:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800894c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008950:	d003      	beq.n	800895a <__swsetup_r+0x7a>
 8008952:	4621      	mov	r1, r4
 8008954:	4628      	mov	r0, r5
 8008956:	f000 f883 	bl	8008a60 <__smakebuf_r>
 800895a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800895e:	f013 0201 	ands.w	r2, r3, #1
 8008962:	d00a      	beq.n	800897a <__swsetup_r+0x9a>
 8008964:	2200      	movs	r2, #0
 8008966:	60a2      	str	r2, [r4, #8]
 8008968:	6962      	ldr	r2, [r4, #20]
 800896a:	4252      	negs	r2, r2
 800896c:	61a2      	str	r2, [r4, #24]
 800896e:	6922      	ldr	r2, [r4, #16]
 8008970:	b942      	cbnz	r2, 8008984 <__swsetup_r+0xa4>
 8008972:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008976:	d1c5      	bne.n	8008904 <__swsetup_r+0x24>
 8008978:	bd38      	pop	{r3, r4, r5, pc}
 800897a:	0799      	lsls	r1, r3, #30
 800897c:	bf58      	it	pl
 800897e:	6962      	ldrpl	r2, [r4, #20]
 8008980:	60a2      	str	r2, [r4, #8]
 8008982:	e7f4      	b.n	800896e <__swsetup_r+0x8e>
 8008984:	2000      	movs	r0, #0
 8008986:	e7f7      	b.n	8008978 <__swsetup_r+0x98>
 8008988:	20000038 	.word	0x20000038

0800898c <_raise_r>:
 800898c:	291f      	cmp	r1, #31
 800898e:	b538      	push	{r3, r4, r5, lr}
 8008990:	4605      	mov	r5, r0
 8008992:	460c      	mov	r4, r1
 8008994:	d904      	bls.n	80089a0 <_raise_r+0x14>
 8008996:	2316      	movs	r3, #22
 8008998:	6003      	str	r3, [r0, #0]
 800899a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800899e:	bd38      	pop	{r3, r4, r5, pc}
 80089a0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80089a2:	b112      	cbz	r2, 80089aa <_raise_r+0x1e>
 80089a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80089a8:	b94b      	cbnz	r3, 80089be <_raise_r+0x32>
 80089aa:	4628      	mov	r0, r5
 80089ac:	f000 f830 	bl	8008a10 <_getpid_r>
 80089b0:	4622      	mov	r2, r4
 80089b2:	4601      	mov	r1, r0
 80089b4:	4628      	mov	r0, r5
 80089b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089ba:	f000 b817 	b.w	80089ec <_kill_r>
 80089be:	2b01      	cmp	r3, #1
 80089c0:	d00a      	beq.n	80089d8 <_raise_r+0x4c>
 80089c2:	1c59      	adds	r1, r3, #1
 80089c4:	d103      	bne.n	80089ce <_raise_r+0x42>
 80089c6:	2316      	movs	r3, #22
 80089c8:	6003      	str	r3, [r0, #0]
 80089ca:	2001      	movs	r0, #1
 80089cc:	e7e7      	b.n	800899e <_raise_r+0x12>
 80089ce:	2100      	movs	r1, #0
 80089d0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80089d4:	4620      	mov	r0, r4
 80089d6:	4798      	blx	r3
 80089d8:	2000      	movs	r0, #0
 80089da:	e7e0      	b.n	800899e <_raise_r+0x12>

080089dc <raise>:
 80089dc:	4b02      	ldr	r3, [pc, #8]	@ (80089e8 <raise+0xc>)
 80089de:	4601      	mov	r1, r0
 80089e0:	6818      	ldr	r0, [r3, #0]
 80089e2:	f7ff bfd3 	b.w	800898c <_raise_r>
 80089e6:	bf00      	nop
 80089e8:	20000038 	.word	0x20000038

080089ec <_kill_r>:
 80089ec:	b538      	push	{r3, r4, r5, lr}
 80089ee:	4d07      	ldr	r5, [pc, #28]	@ (8008a0c <_kill_r+0x20>)
 80089f0:	2300      	movs	r3, #0
 80089f2:	4604      	mov	r4, r0
 80089f4:	4608      	mov	r0, r1
 80089f6:	4611      	mov	r1, r2
 80089f8:	602b      	str	r3, [r5, #0]
 80089fa:	f7f9 fd71 	bl	80024e0 <_kill>
 80089fe:	1c43      	adds	r3, r0, #1
 8008a00:	d102      	bne.n	8008a08 <_kill_r+0x1c>
 8008a02:	682b      	ldr	r3, [r5, #0]
 8008a04:	b103      	cbz	r3, 8008a08 <_kill_r+0x1c>
 8008a06:	6023      	str	r3, [r4, #0]
 8008a08:	bd38      	pop	{r3, r4, r5, pc}
 8008a0a:	bf00      	nop
 8008a0c:	20006858 	.word	0x20006858

08008a10 <_getpid_r>:
 8008a10:	f7f9 bd5e 	b.w	80024d0 <_getpid>

08008a14 <__swhatbuf_r>:
 8008a14:	b570      	push	{r4, r5, r6, lr}
 8008a16:	460c      	mov	r4, r1
 8008a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a1c:	2900      	cmp	r1, #0
 8008a1e:	b096      	sub	sp, #88	@ 0x58
 8008a20:	4615      	mov	r5, r2
 8008a22:	461e      	mov	r6, r3
 8008a24:	da0d      	bge.n	8008a42 <__swhatbuf_r+0x2e>
 8008a26:	89a3      	ldrh	r3, [r4, #12]
 8008a28:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a2c:	f04f 0100 	mov.w	r1, #0
 8008a30:	bf14      	ite	ne
 8008a32:	2340      	movne	r3, #64	@ 0x40
 8008a34:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a38:	2000      	movs	r0, #0
 8008a3a:	6031      	str	r1, [r6, #0]
 8008a3c:	602b      	str	r3, [r5, #0]
 8008a3e:	b016      	add	sp, #88	@ 0x58
 8008a40:	bd70      	pop	{r4, r5, r6, pc}
 8008a42:	466a      	mov	r2, sp
 8008a44:	f000 f848 	bl	8008ad8 <_fstat_r>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	dbec      	blt.n	8008a26 <__swhatbuf_r+0x12>
 8008a4c:	9901      	ldr	r1, [sp, #4]
 8008a4e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a52:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a56:	4259      	negs	r1, r3
 8008a58:	4159      	adcs	r1, r3
 8008a5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a5e:	e7eb      	b.n	8008a38 <__swhatbuf_r+0x24>

08008a60 <__smakebuf_r>:
 8008a60:	898b      	ldrh	r3, [r1, #12]
 8008a62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a64:	079d      	lsls	r5, r3, #30
 8008a66:	4606      	mov	r6, r0
 8008a68:	460c      	mov	r4, r1
 8008a6a:	d507      	bpl.n	8008a7c <__smakebuf_r+0x1c>
 8008a6c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a70:	6023      	str	r3, [r4, #0]
 8008a72:	6123      	str	r3, [r4, #16]
 8008a74:	2301      	movs	r3, #1
 8008a76:	6163      	str	r3, [r4, #20]
 8008a78:	b003      	add	sp, #12
 8008a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a7c:	ab01      	add	r3, sp, #4
 8008a7e:	466a      	mov	r2, sp
 8008a80:	f7ff ffc8 	bl	8008a14 <__swhatbuf_r>
 8008a84:	9f00      	ldr	r7, [sp, #0]
 8008a86:	4605      	mov	r5, r0
 8008a88:	4639      	mov	r1, r7
 8008a8a:	4630      	mov	r0, r6
 8008a8c:	f7ff f87c 	bl	8007b88 <_malloc_r>
 8008a90:	b948      	cbnz	r0, 8008aa6 <__smakebuf_r+0x46>
 8008a92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a96:	059a      	lsls	r2, r3, #22
 8008a98:	d4ee      	bmi.n	8008a78 <__smakebuf_r+0x18>
 8008a9a:	f023 0303 	bic.w	r3, r3, #3
 8008a9e:	f043 0302 	orr.w	r3, r3, #2
 8008aa2:	81a3      	strh	r3, [r4, #12]
 8008aa4:	e7e2      	b.n	8008a6c <__smakebuf_r+0xc>
 8008aa6:	89a3      	ldrh	r3, [r4, #12]
 8008aa8:	6020      	str	r0, [r4, #0]
 8008aaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008aae:	81a3      	strh	r3, [r4, #12]
 8008ab0:	9b01      	ldr	r3, [sp, #4]
 8008ab2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008ab6:	b15b      	cbz	r3, 8008ad0 <__smakebuf_r+0x70>
 8008ab8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008abc:	4630      	mov	r0, r6
 8008abe:	f000 f81d 	bl	8008afc <_isatty_r>
 8008ac2:	b128      	cbz	r0, 8008ad0 <__smakebuf_r+0x70>
 8008ac4:	89a3      	ldrh	r3, [r4, #12]
 8008ac6:	f023 0303 	bic.w	r3, r3, #3
 8008aca:	f043 0301 	orr.w	r3, r3, #1
 8008ace:	81a3      	strh	r3, [r4, #12]
 8008ad0:	89a3      	ldrh	r3, [r4, #12]
 8008ad2:	431d      	orrs	r5, r3
 8008ad4:	81a5      	strh	r5, [r4, #12]
 8008ad6:	e7cf      	b.n	8008a78 <__smakebuf_r+0x18>

08008ad8 <_fstat_r>:
 8008ad8:	b538      	push	{r3, r4, r5, lr}
 8008ada:	4d07      	ldr	r5, [pc, #28]	@ (8008af8 <_fstat_r+0x20>)
 8008adc:	2300      	movs	r3, #0
 8008ade:	4604      	mov	r4, r0
 8008ae0:	4608      	mov	r0, r1
 8008ae2:	4611      	mov	r1, r2
 8008ae4:	602b      	str	r3, [r5, #0]
 8008ae6:	f7f9 fd5b 	bl	80025a0 <_fstat>
 8008aea:	1c43      	adds	r3, r0, #1
 8008aec:	d102      	bne.n	8008af4 <_fstat_r+0x1c>
 8008aee:	682b      	ldr	r3, [r5, #0]
 8008af0:	b103      	cbz	r3, 8008af4 <_fstat_r+0x1c>
 8008af2:	6023      	str	r3, [r4, #0]
 8008af4:	bd38      	pop	{r3, r4, r5, pc}
 8008af6:	bf00      	nop
 8008af8:	20006858 	.word	0x20006858

08008afc <_isatty_r>:
 8008afc:	b538      	push	{r3, r4, r5, lr}
 8008afe:	4d06      	ldr	r5, [pc, #24]	@ (8008b18 <_isatty_r+0x1c>)
 8008b00:	2300      	movs	r3, #0
 8008b02:	4604      	mov	r4, r0
 8008b04:	4608      	mov	r0, r1
 8008b06:	602b      	str	r3, [r5, #0]
 8008b08:	f7f9 fd5a 	bl	80025c0 <_isatty>
 8008b0c:	1c43      	adds	r3, r0, #1
 8008b0e:	d102      	bne.n	8008b16 <_isatty_r+0x1a>
 8008b10:	682b      	ldr	r3, [r5, #0]
 8008b12:	b103      	cbz	r3, 8008b16 <_isatty_r+0x1a>
 8008b14:	6023      	str	r3, [r4, #0]
 8008b16:	bd38      	pop	{r3, r4, r5, pc}
 8008b18:	20006858 	.word	0x20006858

08008b1c <_init>:
 8008b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b1e:	bf00      	nop
 8008b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b22:	bc08      	pop	{r3}
 8008b24:	469e      	mov	lr, r3
 8008b26:	4770      	bx	lr

08008b28 <_fini>:
 8008b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b2a:	bf00      	nop
 8008b2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b2e:	bc08      	pop	{r3}
 8008b30:	469e      	mov	lr, r3
 8008b32:	4770      	bx	lr
