// Seed: 3002415936
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    output supply1 id_2
);
  assign id_1 = 1'b0;
  module_2(
      id_0, id_0
  );
  for (id_4 = id_0; 1; id_2 += id_4) wire id_5;
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1,
    input  uwire id_2,
    input  uwire id_3
    , id_6,
    input  tri   id_4
);
  id_7 :
  assert property (@(posedge 1 or negedge id_7) 1) begin
    id_6 <= 1;
  end
  module_0(
      id_3, id_0, id_0
  );
endmodule
module module_2 (
    input supply1 id_0,
    input tri0 id_1
);
endmodule
