#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct 25 16:55:40 2022
# Process ID: 732
# Current directory: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.runs/synth_1
# Command line: vivado.exe -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.runs/synth_1/datapath.vds
# Journal file: C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.runs/synth_1\vivado.jou
# Running On: DESKTOP-SAB7C30, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 16951 MB
#-----------------------------------------------------------
source datapath.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/utils_1/imports/synth_1/linecalc.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/utils_1/imports/synth_1/linecalc.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top datapath -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21872
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:18]
INFO: [Synth 8-3491] module 'linecalc' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:5' bound to instance 'inst_linecalc1' of component 'linecalc' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:34]
INFO: [Synth 8-638] synthesizing module 'linecalc' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'linecalc' (0#1) [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:14]
INFO: [Synth 8-3491] module 'linecalc' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:5' bound to instance 'inst_linecalc2' of component 'linecalc' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:45]
INFO: [Synth 8-3491] module 'linecalc' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:5' bound to instance 'inst_linecalc3' of component 'linecalc' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:56]
INFO: [Synth 8-3491] module 'linecalc' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:5' bound to instance 'inst_linecalc4' of component 'linecalc' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:67]
INFO: [Synth 8-3491] module 'linecalc' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:5' bound to instance 'inst_linecalc5' of component 'linecalc' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:78]
INFO: [Synth 8-3491] module 'linecalc' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:5' bound to instance 'inst_linecalc6' of component 'linecalc' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:89]
INFO: [Synth 8-3491] module 'linecalc' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:5' bound to instance 'inst_linecalc7' of component 'linecalc' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:100]
INFO: [Synth 8-3491] module 'linecalc' declared at 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/linecalc.vhd:5' bound to instance 'inst_linecalc8' of component 'linecalc' [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'datapath' (0#1) [C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.srcs/sources_1/new/datapath.vhd:18]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 8     
	   2 Input   32 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 16    
	               24 Bit    Registers := 8     
	               16 Bit    Registers := 34    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 17    
	   2 Input   16 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP add_reg_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register mult_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: operator do_add is absorbed into DSP add_reg_reg.
DSP Report: operator do_mult is absorbed into DSP add_reg_reg.
DSP Report: Generating DSP sub_reg_reg, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: register sub_reg_reg is absorbed into DSP sub_reg_reg.
DSP Report: operator do_sub is absorbed into DSP sub_reg_reg.
DSP Report: Generating DSP add_reg_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register mult_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: operator do_add is absorbed into DSP add_reg_reg.
DSP Report: operator do_mult is absorbed into DSP add_reg_reg.
DSP Report: Generating DSP sub_reg_reg, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: register sub_reg_reg is absorbed into DSP sub_reg_reg.
DSP Report: operator do_sub is absorbed into DSP sub_reg_reg.
DSP Report: Generating DSP add_reg_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register mult_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: operator do_add is absorbed into DSP add_reg_reg.
DSP Report: operator do_mult is absorbed into DSP add_reg_reg.
DSP Report: Generating DSP sub_reg_reg, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: register sub_reg_reg is absorbed into DSP sub_reg_reg.
DSP Report: operator do_sub is absorbed into DSP sub_reg_reg.
DSP Report: Generating DSP add_reg_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register mult_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: operator do_add is absorbed into DSP add_reg_reg.
DSP Report: operator do_mult is absorbed into DSP add_reg_reg.
DSP Report: Generating DSP sub_reg_reg, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: register sub_reg_reg is absorbed into DSP sub_reg_reg.
DSP Report: operator do_sub is absorbed into DSP sub_reg_reg.
DSP Report: Generating DSP add_reg_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register mult_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: operator do_add is absorbed into DSP add_reg_reg.
DSP Report: operator do_mult is absorbed into DSP add_reg_reg.
DSP Report: Generating DSP sub_reg_reg, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: register sub_reg_reg is absorbed into DSP sub_reg_reg.
DSP Report: operator do_sub is absorbed into DSP sub_reg_reg.
DSP Report: Generating DSP add_reg_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register mult_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: operator do_add is absorbed into DSP add_reg_reg.
DSP Report: operator do_mult is absorbed into DSP add_reg_reg.
DSP Report: Generating DSP sub_reg_reg, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: register sub_reg_reg is absorbed into DSP sub_reg_reg.
DSP Report: operator do_sub is absorbed into DSP sub_reg_reg.
DSP Report: Generating DSP add_reg_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register mult_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: operator do_add is absorbed into DSP add_reg_reg.
DSP Report: operator do_mult is absorbed into DSP add_reg_reg.
DSP Report: Generating DSP sub_reg_reg, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: register sub_reg_reg is absorbed into DSP sub_reg_reg.
DSP Report: operator do_sub is absorbed into DSP sub_reg_reg.
DSP Report: Generating DSP add_reg_reg, operation Mode is: (C'+(A*B)')'.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register add_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: register mult_reg_reg is absorbed into DSP add_reg_reg.
DSP Report: operator do_add is absorbed into DSP add_reg_reg.
DSP Report: operator do_mult is absorbed into DSP add_reg_reg.
DSP Report: Generating DSP sub_reg_reg, operation Mode is: PCIN+A:B+(C:0x1).
DSP Report: register sub_reg_reg is absorbed into DSP sub_reg_reg.
DSP Report: operator do_sub is absorbed into DSP sub_reg_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|linecalc    | (C'+(A*B)')'     | 16     | 16     | 24     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|linecalc    | PCIN+A:B+(C:0x1) | 6      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A*B)')'     | 16     | 16     | 24     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|linecalc    | PCIN+A:B+(C:0x1) | 6      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A*B)')'     | 16     | 16     | 24     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|linecalc    | PCIN+A:B+(C:0x1) | 6      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A*B)')'     | 16     | 16     | 24     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|linecalc    | PCIN+A:B+(C:0x1) | 6      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A*B)')'     | 16     | 16     | 24     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|linecalc    | PCIN+A:B+(C:0x1) | 6      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A*B)')'     | 16     | 16     | 24     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|linecalc    | PCIN+A:B+(C:0x1) | 6      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A*B)')'     | 16     | 16     | 24     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|linecalc    | PCIN+A:B+(C:0x1) | 6      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A*B)')'     | 16     | 16     | 24     | -      | 32     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|linecalc    | PCIN+A:B+(C:0x1) | 6      | 18     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|linecalc    | (C'+(A'*B')')' | 30     | 18     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|linecalc    | (PCIN+A:B+C)'  | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A'*B')')' | 30     | 18     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|linecalc    | (PCIN+A:B+C)'  | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A'*B')')' | 30     | 18     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|linecalc    | (PCIN+A:B+C)'  | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A'*B')')' | 30     | 18     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|linecalc    | (PCIN+A:B+C)'  | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A'*B')')' | 30     | 18     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|linecalc    | (PCIN+A:B+C)'  | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A'*B')')' | 30     | 18     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|linecalc    | (PCIN+A:B+C)'  | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A'*B')')' | 30     | 18     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|linecalc    | (PCIN+A:B+C)'  | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|linecalc    | (C'+(A'*B')')' | 30     | 18     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|linecalc    | (PCIN+A:B+C)'  | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   166|
|3     |DSP48E1 |    16|
|4     |LUT1    |   291|
|5     |LUT2    |   362|
|6     |LUT3    |   312|
|7     |LUT4    |   136|
|8     |LUT5    |    64|
|9     |LUT6    |   192|
|10    |MUXF7   |    32|
|11    |FDRE    |   656|
|12    |IBUF    |    72|
|13    |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+-----------------+-----------+------+
|      |Instance         |Module     |Cells |
+------+-----------------+-----------+------+
|1     |top              |           |  2332|
|2     |  inst_linecalc1 |linecalc   |   199|
|3     |  inst_linecalc2 |linecalc_0 |   272|
|4     |  inst_linecalc3 |linecalc_1 |   199|
|5     |  inst_linecalc4 |linecalc_2 |   409|
|6     |  inst_linecalc5 |linecalc_3 |   199|
|7     |  inst_linecalc6 |linecalc_4 |   203|
|8     |  inst_linecalc7 |linecalc_5 |   199|
|9     |  inst_linecalc8 |linecalc_6 |   403|
+------+-----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1279.230 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1279.230 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1279.230 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1279.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1279.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d6d220eb
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1279.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Studier/IST/DDS/GIT/DDS1-Lisboa/lab_3_gr_13/L3/L3.runs/synth_1/datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file datapath_utilization_synth.rpt -pb datapath_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 25 16:56:11 2022...
