

================================================================
== Vivado HLS Report for 'PE_1'
================================================================
* Date:           Mon Feb 27 15:55:46 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       kernel_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.367|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  774|  3145734|  774|  3145734|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+---------+----------+-----------+-----------+---------------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  |      Trip     |          |
        |  Loop Name | min |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +------------+-----+---------+----------+-----------+-----------+---------------+----------+
        |- Loop_1_L  |  772|  3145732|         6|          1|          1| 768 ~ 3145728 |    yes   |
        +------------+-----+---------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%c_buffer2_1_V = alloca i32"   --->   Operation 9 'alloca' 'c_buffer2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_buffer2_1_V_19 = alloca i32"   --->   Operation 10 'alloca' 'c_buffer2_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c_buffer1_1_V = alloca i32"   --->   Operation 11 'alloca' 'c_buffer1_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_buffer1_1_V_19 = alloca i32"   --->   Operation 12 'alloca' 'c_buffer1_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V = alloca i8"   --->   Operation 13 'alloca' 'temp_b_int8_36_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_35 = alloca i8"   --->   Operation 14 'alloca' 'temp_b_int8_36_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V = alloca i8"   --->   Operation 15 'alloca' 'temp_b_int8_35_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_35 = alloca i8"   --->   Operation 16 'alloca' 'temp_b_int8_35_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V = alloca i8"   --->   Operation 17 'alloca' 'temp_b_int8_34_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_35 = alloca i8"   --->   Operation 18 'alloca' 'temp_b_int8_34_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V = alloca i8"   --->   Operation 19 'alloca' 'temp_b_int8_33_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_35 = alloca i8"   --->   Operation 20 'alloca' 'temp_b_int8_33_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V = alloca i8"   --->   Operation 21 'alloca' 'temp_b_int8_32_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_35 = alloca i8"   --->   Operation 22 'alloca' 'temp_b_int8_32_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V = alloca i8"   --->   Operation 23 'alloca' 'temp_b_int8_31_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_35 = alloca i8"   --->   Operation 24 'alloca' 'temp_b_int8_31_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V = alloca i8"   --->   Operation 25 'alloca' 'temp_b_int8_30_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_35 = alloca i8"   --->   Operation 26 'alloca' 'temp_b_int8_30_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V = alloca i8"   --->   Operation 27 'alloca' 'temp_b_int8_29_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_35 = alloca i8"   --->   Operation 28 'alloca' 'temp_b_int8_29_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V = alloca i8"   --->   Operation 29 'alloca' 'temp_b_int8_28_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_35 = alloca i8"   --->   Operation 30 'alloca' 'temp_b_int8_28_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V = alloca i8"   --->   Operation 31 'alloca' 'temp_b_int8_27_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_35 = alloca i8"   --->   Operation 32 'alloca' 'temp_b_int8_27_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V = alloca i8"   --->   Operation 33 'alloca' 'temp_b_int8_26_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_35 = alloca i8"   --->   Operation 34 'alloca' 'temp_b_int8_26_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V = alloca i8"   --->   Operation 35 'alloca' 'temp_b_int8_25_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_35 = alloca i8"   --->   Operation 36 'alloca' 'temp_b_int8_25_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V = alloca i8"   --->   Operation 37 'alloca' 'temp_b_int8_24_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_35 = alloca i8"   --->   Operation 38 'alloca' 'temp_b_int8_24_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V = alloca i8"   --->   Operation 39 'alloca' 'temp_b_int8_23_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V = alloca i8"   --->   Operation 40 'alloca' 'temp_b_int8_0_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_19 = alloca i8"   --->   Operation 41 'alloca' 'temp_b_int8_0_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V = alloca i8"   --->   Operation 42 'alloca' 'temp_b_int8_1_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_19 = alloca i8"   --->   Operation 43 'alloca' 'temp_b_int8_1_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V = alloca i8"   --->   Operation 44 'alloca' 'temp_b_int8_2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_19 = alloca i8"   --->   Operation 45 'alloca' 'temp_b_int8_2_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V = alloca i8"   --->   Operation 46 'alloca' 'temp_b_int8_3_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_19 = alloca i8"   --->   Operation 47 'alloca' 'temp_b_int8_3_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V = alloca i8"   --->   Operation 48 'alloca' 'temp_b_int8_4_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_19 = alloca i8"   --->   Operation 49 'alloca' 'temp_b_int8_4_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V = alloca i8"   --->   Operation 50 'alloca' 'temp_b_int8_5_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_19 = alloca i8"   --->   Operation 51 'alloca' 'temp_b_int8_5_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V = alloca i8"   --->   Operation 52 'alloca' 'temp_b_int8_6_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_19 = alloca i8"   --->   Operation 53 'alloca' 'temp_b_int8_6_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V = alloca i8"   --->   Operation 54 'alloca' 'temp_b_int8_7_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_19 = alloca i8"   --->   Operation 55 'alloca' 'temp_b_int8_7_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V = alloca i8"   --->   Operation 56 'alloca' 'temp_b_int8_8_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_19 = alloca i8"   --->   Operation 57 'alloca' 'temp_b_int8_8_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V = alloca i8"   --->   Operation 58 'alloca' 'temp_b_int8_9_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_19 = alloca i8"   --->   Operation 59 'alloca' 'temp_b_int8_9_1_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V = alloca i8"   --->   Operation 60 'alloca' 'temp_b_int8_10_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_35 = alloca i8"   --->   Operation 61 'alloca' 'temp_b_int8_10_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V = alloca i8"   --->   Operation 62 'alloca' 'temp_b_int8_11_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_35 = alloca i8"   --->   Operation 63 'alloca' 'temp_b_int8_11_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V = alloca i8"   --->   Operation 64 'alloca' 'temp_b_int8_12_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_35 = alloca i8"   --->   Operation 65 'alloca' 'temp_b_int8_12_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V = alloca i8"   --->   Operation 66 'alloca' 'temp_b_int8_13_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_35 = alloca i8"   --->   Operation 67 'alloca' 'temp_b_int8_13_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V = alloca i8"   --->   Operation 68 'alloca' 'temp_b_int8_14_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_35 = alloca i8"   --->   Operation 69 'alloca' 'temp_b_int8_14_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V = alloca i8"   --->   Operation 70 'alloca' 'temp_b_int8_15_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_35 = alloca i8"   --->   Operation 71 'alloca' 'temp_b_int8_15_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V = alloca i8"   --->   Operation 72 'alloca' 'temp_b_int8_16_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_35 = alloca i8"   --->   Operation 73 'alloca' 'temp_b_int8_16_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V = alloca i8"   --->   Operation 74 'alloca' 'temp_b_int8_17_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_35 = alloca i8"   --->   Operation 75 'alloca' 'temp_b_int8_17_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V = alloca i8"   --->   Operation 76 'alloca' 'temp_b_int8_18_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_35 = alloca i8"   --->   Operation 77 'alloca' 'temp_b_int8_18_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V = alloca i8"   --->   Operation 78 'alloca' 'temp_b_int8_19_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_35 = alloca i8"   --->   Operation 79 'alloca' 'temp_b_int8_19_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V = alloca i8"   --->   Operation 80 'alloca' 'temp_b_int8_20_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_35 = alloca i8"   --->   Operation 81 'alloca' 'temp_b_int8_20_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V = alloca i8"   --->   Operation 82 'alloca' 'temp_b_int8_21_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_35 = alloca i8"   --->   Operation 83 'alloca' 'temp_b_int8_21_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V = alloca i8"   --->   Operation 84 'alloca' 'temp_b_int8_22_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_35 = alloca i8"   --->   Operation 85 'alloca' 'temp_b_int8_22_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_35 = alloca i8"   --->   Operation 86 'alloca' 'temp_b_int8_23_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V = alloca i8"   --->   Operation 87 'alloca' 'temp_b_int8_37_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_35 = alloca i8"   --->   Operation 88 'alloca' 'temp_b_int8_37_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V = alloca i8"   --->   Operation 89 'alloca' 'temp_b_int8_38_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_35 = alloca i8"   --->   Operation 90 'alloca' 'temp_b_int8_38_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V = alloca i8"   --->   Operation 91 'alloca' 'temp_b_int8_39_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_35 = alloca i8"   --->   Operation 92 'alloca' 'temp_b_int8_39_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V = alloca i8"   --->   Operation 93 'alloca' 'temp_b_int8_40_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_35 = alloca i8"   --->   Operation 94 'alloca' 'temp_b_int8_40_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V = alloca i8"   --->   Operation 95 'alloca' 'temp_b_int8_41_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_35 = alloca i8"   --->   Operation 96 'alloca' 'temp_b_int8_41_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V = alloca i8"   --->   Operation 97 'alloca' 'temp_b_int8_42_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_35 = alloca i8"   --->   Operation 98 'alloca' 'temp_b_int8_42_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V = alloca i8"   --->   Operation 99 'alloca' 'temp_b_int8_43_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_35 = alloca i8"   --->   Operation 100 'alloca' 'temp_b_int8_43_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V = alloca i8"   --->   Operation 101 'alloca' 'temp_b_int8_44_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_35 = alloca i8"   --->   Operation 102 'alloca' 'temp_b_int8_44_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V = alloca i8"   --->   Operation 103 'alloca' 'temp_b_int8_45_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_35 = alloca i8"   --->   Operation 104 'alloca' 'temp_b_int8_45_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V = alloca i8"   --->   Operation 105 'alloca' 'temp_b_int8_46_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_35 = alloca i8"   --->   Operation 106 'alloca' 'temp_b_int8_46_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V = alloca i8"   --->   Operation 107 'alloca' 'temp_b_int8_47_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_35 = alloca i8"   --->   Operation 108 'alloca' 'temp_b_int8_47_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V = alloca i8"   --->   Operation 109 'alloca' 'temp_b_int8_48_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_35 = alloca i8"   --->   Operation 110 'alloca' 'temp_b_int8_48_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V = alloca i8"   --->   Operation 111 'alloca' 'temp_b_int8_49_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_35 = alloca i8"   --->   Operation 112 'alloca' 'temp_b_int8_49_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V = alloca i8"   --->   Operation 113 'alloca' 'temp_b_int8_50_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_35 = alloca i8"   --->   Operation 114 'alloca' 'temp_b_int8_50_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V = alloca i8"   --->   Operation 115 'alloca' 'temp_b_int8_51_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_35 = alloca i8"   --->   Operation 116 'alloca' 'temp_b_int8_51_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V = alloca i8"   --->   Operation 117 'alloca' 'temp_b_int8_52_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_35 = alloca i8"   --->   Operation 118 'alloca' 'temp_b_int8_52_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V = alloca i8"   --->   Operation 119 'alloca' 'temp_b_int8_53_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_35 = alloca i8"   --->   Operation 120 'alloca' 'temp_b_int8_53_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V = alloca i8"   --->   Operation 121 'alloca' 'temp_b_int8_54_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_35 = alloca i8"   --->   Operation 122 'alloca' 'temp_b_int8_54_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V = alloca i8"   --->   Operation 123 'alloca' 'temp_b_int8_55_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_35 = alloca i8"   --->   Operation 124 'alloca' 'temp_b_int8_55_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V = alloca i8"   --->   Operation 125 'alloca' 'temp_b_int8_56_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_35 = alloca i8"   --->   Operation 126 'alloca' 'temp_b_int8_56_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V = alloca i8"   --->   Operation 127 'alloca' 'temp_b_int8_57_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_35 = alloca i8"   --->   Operation 128 'alloca' 'temp_b_int8_57_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V = alloca i8"   --->   Operation 129 'alloca' 'temp_b_int8_58_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_35 = alloca i8"   --->   Operation 130 'alloca' 'temp_b_int8_58_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V = alloca i8"   --->   Operation 131 'alloca' 'temp_b_int8_59_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_35 = alloca i8"   --->   Operation 132 'alloca' 'temp_b_int8_59_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V = alloca i8"   --->   Operation 133 'alloca' 'temp_b_int8_60_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_35 = alloca i8"   --->   Operation 134 'alloca' 'temp_b_int8_60_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V = alloca i8"   --->   Operation 135 'alloca' 'temp_b_int8_61_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_35 = alloca i8"   --->   Operation 136 'alloca' 'temp_b_int8_61_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V = alloca i8"   --->   Operation 137 'alloca' 'temp_b_int8_62_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_35 = alloca i8"   --->   Operation 138 'alloca' 'temp_b_int8_62_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V = alloca i8"   --->   Operation 139 'alloca' 'temp_b_int8_63_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_35 = alloca i8"   --->   Operation 140 'alloca' 'temp_b_int8_63_1_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %b_out_2_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str615, i32 0, i32 0, [1 x i8]* @p_str616, [1 x i8]* @p_str617, [1 x i8]* @p_str618, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str619, [1 x i8]* @p_str620)"   --->   Operation 141 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %b_in_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str608, i32 0, i32 0, [1 x i8]* @p_str609, [1 x i8]* @p_str610, [1 x i8]* @p_str611, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str612, [1 x i8]* @p_str613)"   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %b_out_1_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str580, i32 0, i32 0, [1 x i8]* @p_str581, [1 x i8]* @p_str582, [1 x i8]* @p_str583, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str584, [1 x i8]* @p_str585)"   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %b_in_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str573, i32 0, i32 0, [1 x i8]* @p_str574, [1 x i8]* @p_str575, [1 x i8]* @p_str576, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str577, [1 x i8]* @p_str578)"   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c_out_2_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str545, i32 0, i32 0, [1 x i8]* @p_str546, [1 x i8]* @p_str547, [1 x i8]* @p_str548, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str549, [1 x i8]* @p_str550)"   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c_in_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str538, i32 0, i32 0, [1 x i8]* @p_str539, [1 x i8]* @p_str540, [1 x i8]* @p_str541, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str542, [1 x i8]* @p_str543)"   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c_out_1_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str510, i32 0, i32 0, [1 x i8]* @p_str511, [1 x i8]* @p_str512, [1 x i8]* @p_str513, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str514, [1 x i8]* @p_str515)"   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %c_in_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str503, i32 0, i32 0, [1 x i8]* @p_str504, [1 x i8]* @p_str505, [1 x i8]* @p_str506, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str507, [1 x i8]* @p_str508)"   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_pipe_out_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str433, i32 0, i32 0, [1 x i8]* @p_str434, [1 x i8]* @p_str435, [1 x i8]* @p_str436, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str437, [1 x i8]* @p_str438)"   --->   Operation 149 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %N_pipe_in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str426, i32 0, i32 0, [1 x i8]* @p_str427, [1 x i8]* @p_str428, [1 x i8]* @p_str429, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str430, [1 x i8]* @p_str431)"   --->   Operation 150 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_in_4_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str384, i32 0, i32 0, [1 x i8]* @p_str385, [1 x i8]* @p_str386, [1 x i8]* @p_str387, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str388, [1 x i8]* @p_str389)"   --->   Operation 151 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_in_3_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str342, i32 0, i32 0, [1 x i8]* @p_str343, [1 x i8]* @p_str344, [1 x i8]* @p_str345, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str346, [1 x i8]* @p_str347)"   --->   Operation 152 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_in_2_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str300, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str304, [1 x i8]* @p_str305)"   --->   Operation 153 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %a_in_1_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str258, i32 0, i32 0, [1 x i8]* @p_str259, [1 x i8]* @p_str260, [1 x i8]* @p_str261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str262, [1 x i8]* @p_str263)"   --->   Operation 154 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (1.83ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %N_pipe_in_3_V_V)" [src/modules.hpp:98]   --->   Operation 155 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 156 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %N_pipe_out_4_V_V, i32 %tmp_V)" [src/modules.hpp:101]   --->   Operation 156 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_shl = call i42 @_ssdm_op_BitConcatenate.i42.i32.i10(i32 %tmp_V, i10 0)" [src/modules.hpp:98]   --->   Operation 157 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp_V, i8 0)" [src/modules.hpp:98]   --->   Operation 158 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%p_shl2 = zext i40 %tmp to i42" [src/modules.hpp:98]   --->   Operation 159 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (1.04ns)   --->   "%bound = sub i42 %p_shl, %p_shl2" [src/modules.hpp:98]   --->   Operation 160 'sub' 'bound' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:105]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i42 [ 0, %arrayctor.loop1.preheader ], [ %add_ln105, %hls_label_9_end ]" [src/modules.hpp:105]   --->   Operation 162 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%iter2_0 = phi i10 [ 0, %arrayctor.loop1.preheader ], [ %iter2, %hls_label_9_end ]"   --->   Operation 163 'phi' 'iter2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (1.11ns)   --->   "%icmp_ln105 = icmp eq i42 %indvar_flatten, %bound" [src/modules.hpp:105]   --->   Operation 164 'icmp' 'icmp_ln105' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (1.04ns)   --->   "%add_ln105 = add i42 %indvar_flatten, 1" [src/modules.hpp:105]   --->   Operation 165 'add' 'add_ln105' <Predicate = true> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln105, label %4, label %hls_label_9_begin" [src/modules.hpp:105]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.91ns)   --->   "%icmp_ln107 = icmp eq i10 %iter2_0, -256" [src/modules.hpp:107]   --->   Operation 167 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.40ns)   --->   "%select_ln107 = select i1 %icmp_ln107, i10 0, i10 %iter2_0" [src/modules.hpp:107]   --->   Operation 168 'select' 'select_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%j = trunc i10 %select_ln107 to i1" [src/modules.hpp:107]   --->   Operation 169 'trunc' 'j' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)" [src/modules.hpp:107]   --->   Operation 170 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_584 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %select_ln107, i32 1, i32 9)" [src/modules.hpp:136]   --->   Operation 171 'partselect' 'tmp_584' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.88ns)   --->   "%icmp_ln136 = icmp eq i9 %tmp_584, 0" [src/modules.hpp:136]   --->   Operation 172 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln105)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln136, label %.loopexit.loopexit, label %1" [src/modules.hpp:136]   --->   Operation 173 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.91ns)   --->   "%icmp_ln145 = icmp ult i10 %select_ln107, 6" [src/modules.hpp:145]   --->   Operation 174 'icmp' 'icmp_ln145' <Predicate = (!icmp_ln105 & !icmp_ln136)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "br i1 %icmp_ln145, label %2, label %.loopexit" [src/modules.hpp:145]   --->   Operation 175 'br' <Predicate = (!icmp_ln105 & !icmp_ln136)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_s)" [src/modules.hpp:191]   --->   Operation 176 'specregionend' 'empty' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.78ns)   --->   "%iter2 = add i10 %select_ln107, 1" [src/modules.hpp:107]   --->   Operation 177 'add' 'iter2' <Predicate = (!icmp_ln105)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 178 'br' <Predicate = (!icmp_ln105)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 179 [1/1] (1.83ns)   --->   "%tmp_V_68 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %a_in_1_3_V_V)" [src/modules.hpp:113]   --->   Operation 179 'read' 'tmp_V_68' <Predicate = (!icmp_ln105)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 180 [1/1] (1.83ns)   --->   "%tmp_V_69 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %a_in_2_3_V_V)" [src/modules.hpp:114]   --->   Operation 180 'read' 'tmp_V_69' <Predicate = (!icmp_ln105)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 181 [1/1] (1.83ns)   --->   "%tmp_V_70 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %a_in_3_3_V_V)" [src/modules.hpp:115]   --->   Operation 181 'read' 'tmp_V_70' <Predicate = (!icmp_ln105)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 182 [1/1] (1.83ns)   --->   "%tmp_V_71 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %a_in_4_3_V_V)" [src/modules.hpp:116]   --->   Operation 182 'read' 'tmp_V_71' <Predicate = (!icmp_ln105)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i256 %tmp_V_68 to i8" [src/modules.hpp:122]   --->   Operation 183 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 7)" [src/modules.hpp:124]   --->   Operation 184 'bitselect' 'tmp_520' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln647_277 = trunc i256 %tmp_V_70 to i8" [src/modules.hpp:131]   --->   Operation 185 'trunc' 'trunc_ln647_277' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%p_Result_52_1 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 8, i32 15)" [src/modules.hpp:122]   --->   Operation 186 'partselect' 'p_Result_52_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_521 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 15)" [src/modules.hpp:124]   --->   Operation 187 'bitselect' 'tmp_521' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%p_Result_54_1 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 8, i32 15)" [src/modules.hpp:131]   --->   Operation 188 'partselect' 'p_Result_54_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%p_Result_52_2 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 16, i32 23)" [src/modules.hpp:122]   --->   Operation 189 'partselect' 'p_Result_52_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_522 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 23)" [src/modules.hpp:124]   --->   Operation 190 'bitselect' 'tmp_522' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%p_Result_54_2 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 16, i32 23)" [src/modules.hpp:131]   --->   Operation 191 'partselect' 'p_Result_54_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%p_Result_52_3 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 24, i32 31)" [src/modules.hpp:122]   --->   Operation 192 'partselect' 'p_Result_52_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_523 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 31)" [src/modules.hpp:124]   --->   Operation 193 'bitselect' 'tmp_523' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%p_Result_54_3 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 24, i32 31)" [src/modules.hpp:131]   --->   Operation 194 'partselect' 'p_Result_54_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%p_Result_52_4 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 32, i32 39)" [src/modules.hpp:122]   --->   Operation 195 'partselect' 'p_Result_52_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_524 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 39)" [src/modules.hpp:124]   --->   Operation 196 'bitselect' 'tmp_524' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_54_4 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 32, i32 39)" [src/modules.hpp:131]   --->   Operation 197 'partselect' 'p_Result_54_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%p_Result_52_5 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 40, i32 47)" [src/modules.hpp:122]   --->   Operation 198 'partselect' 'p_Result_52_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_525 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 47)" [src/modules.hpp:124]   --->   Operation 199 'bitselect' 'tmp_525' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%p_Result_54_5 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 40, i32 47)" [src/modules.hpp:131]   --->   Operation 200 'partselect' 'p_Result_54_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%p_Result_52_6 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 48, i32 55)" [src/modules.hpp:122]   --->   Operation 201 'partselect' 'p_Result_52_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_526 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 55)" [src/modules.hpp:124]   --->   Operation 202 'bitselect' 'tmp_526' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_54_6 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 48, i32 55)" [src/modules.hpp:131]   --->   Operation 203 'partselect' 'p_Result_54_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_52_7 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 56, i32 63)" [src/modules.hpp:122]   --->   Operation 204 'partselect' 'p_Result_52_7' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_527 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 63)" [src/modules.hpp:124]   --->   Operation 205 'bitselect' 'tmp_527' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%p_Result_54_7 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 56, i32 63)" [src/modules.hpp:131]   --->   Operation 206 'partselect' 'p_Result_54_7' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_52_8 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 64, i32 71)" [src/modules.hpp:122]   --->   Operation 207 'partselect' 'p_Result_52_8' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_528 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 71)" [src/modules.hpp:124]   --->   Operation 208 'bitselect' 'tmp_528' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_54_8 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 64, i32 71)" [src/modules.hpp:131]   --->   Operation 209 'partselect' 'p_Result_54_8' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_52_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 72, i32 79)" [src/modules.hpp:122]   --->   Operation 210 'partselect' 'p_Result_52_9' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_529 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 79)" [src/modules.hpp:124]   --->   Operation 211 'bitselect' 'tmp_529' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_54_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 72, i32 79)" [src/modules.hpp:131]   --->   Operation 212 'partselect' 'p_Result_54_9' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_52_10 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 80, i32 87)" [src/modules.hpp:122]   --->   Operation 213 'partselect' 'p_Result_52_10' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_530 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 87)" [src/modules.hpp:124]   --->   Operation 214 'bitselect' 'tmp_530' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%p_Result_54_10 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 80, i32 87)" [src/modules.hpp:131]   --->   Operation 215 'partselect' 'p_Result_54_10' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_52_11 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 88, i32 95)" [src/modules.hpp:122]   --->   Operation 216 'partselect' 'p_Result_52_11' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_531 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 95)" [src/modules.hpp:124]   --->   Operation 217 'bitselect' 'tmp_531' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_54_11 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 88, i32 95)" [src/modules.hpp:131]   --->   Operation 218 'partselect' 'p_Result_54_11' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%p_Result_52_12 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 96, i32 103)" [src/modules.hpp:122]   --->   Operation 219 'partselect' 'p_Result_52_12' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_532 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 103)" [src/modules.hpp:124]   --->   Operation 220 'bitselect' 'tmp_532' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%p_Result_54_12 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 96, i32 103)" [src/modules.hpp:131]   --->   Operation 221 'partselect' 'p_Result_54_12' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_52_13 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 104, i32 111)" [src/modules.hpp:122]   --->   Operation 222 'partselect' 'p_Result_52_13' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_533 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 111)" [src/modules.hpp:124]   --->   Operation 223 'bitselect' 'tmp_533' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_54_13 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 104, i32 111)" [src/modules.hpp:131]   --->   Operation 224 'partselect' 'p_Result_54_13' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%p_Result_52_14 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 112, i32 119)" [src/modules.hpp:122]   --->   Operation 225 'partselect' 'p_Result_52_14' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_534 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 119)" [src/modules.hpp:124]   --->   Operation 226 'bitselect' 'tmp_534' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%p_Result_54_14 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 112, i32 119)" [src/modules.hpp:131]   --->   Operation 227 'partselect' 'p_Result_54_14' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%p_Result_52_15 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 120, i32 127)" [src/modules.hpp:122]   --->   Operation 228 'partselect' 'p_Result_52_15' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_535 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 127)" [src/modules.hpp:124]   --->   Operation 229 'bitselect' 'tmp_535' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_54_15 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 120, i32 127)" [src/modules.hpp:131]   --->   Operation 230 'partselect' 'p_Result_54_15' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%p_Result_52_16 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 128, i32 135)" [src/modules.hpp:122]   --->   Operation 231 'partselect' 'p_Result_52_16' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_536 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 135)" [src/modules.hpp:124]   --->   Operation 232 'bitselect' 'tmp_536' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%p_Result_54_16 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 128, i32 135)" [src/modules.hpp:131]   --->   Operation 233 'partselect' 'p_Result_54_16' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_52_17 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 136, i32 143)" [src/modules.hpp:122]   --->   Operation 234 'partselect' 'p_Result_52_17' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_537 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 143)" [src/modules.hpp:124]   --->   Operation 235 'bitselect' 'tmp_537' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%p_Result_54_17 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 136, i32 143)" [src/modules.hpp:131]   --->   Operation 236 'partselect' 'p_Result_54_17' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%p_Result_52_18 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 144, i32 151)" [src/modules.hpp:122]   --->   Operation 237 'partselect' 'p_Result_52_18' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_538 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 151)" [src/modules.hpp:124]   --->   Operation 238 'bitselect' 'tmp_538' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%p_Result_54_18 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 144, i32 151)" [src/modules.hpp:131]   --->   Operation 239 'partselect' 'p_Result_54_18' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_52_19 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 152, i32 159)" [src/modules.hpp:122]   --->   Operation 240 'partselect' 'p_Result_52_19' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_539 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 159)" [src/modules.hpp:124]   --->   Operation 241 'bitselect' 'tmp_539' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_54_19 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 152, i32 159)" [src/modules.hpp:131]   --->   Operation 242 'partselect' 'p_Result_54_19' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%p_Result_52_20 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 160, i32 167)" [src/modules.hpp:122]   --->   Operation 243 'partselect' 'p_Result_52_20' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_540 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 167)" [src/modules.hpp:124]   --->   Operation 244 'bitselect' 'tmp_540' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_54_20 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 160, i32 167)" [src/modules.hpp:131]   --->   Operation 245 'partselect' 'p_Result_54_20' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_52_21 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 168, i32 175)" [src/modules.hpp:122]   --->   Operation 246 'partselect' 'p_Result_52_21' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_541 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 175)" [src/modules.hpp:124]   --->   Operation 247 'bitselect' 'tmp_541' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%p_Result_54_21 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 168, i32 175)" [src/modules.hpp:131]   --->   Operation 248 'partselect' 'p_Result_54_21' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%p_Result_52_22 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 176, i32 183)" [src/modules.hpp:122]   --->   Operation 249 'partselect' 'p_Result_52_22' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_542 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 183)" [src/modules.hpp:124]   --->   Operation 250 'bitselect' 'tmp_542' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_54_22 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 176, i32 183)" [src/modules.hpp:131]   --->   Operation 251 'partselect' 'p_Result_54_22' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_52_23 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 184, i32 191)" [src/modules.hpp:122]   --->   Operation 252 'partselect' 'p_Result_52_23' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_543 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 191)" [src/modules.hpp:124]   --->   Operation 253 'bitselect' 'tmp_543' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_54_23 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 184, i32 191)" [src/modules.hpp:131]   --->   Operation 254 'partselect' 'p_Result_54_23' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_52_24 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 192, i32 199)" [src/modules.hpp:122]   --->   Operation 255 'partselect' 'p_Result_52_24' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_544 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 199)" [src/modules.hpp:124]   --->   Operation 256 'bitselect' 'tmp_544' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%p_Result_54_24 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 192, i32 199)" [src/modules.hpp:131]   --->   Operation 257 'partselect' 'p_Result_54_24' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_52_25 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 200, i32 207)" [src/modules.hpp:122]   --->   Operation 258 'partselect' 'p_Result_52_25' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_545 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 207)" [src/modules.hpp:124]   --->   Operation 259 'bitselect' 'tmp_545' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_54_25 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 200, i32 207)" [src/modules.hpp:131]   --->   Operation 260 'partselect' 'p_Result_54_25' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%p_Result_52_26 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 208, i32 215)" [src/modules.hpp:122]   --->   Operation 261 'partselect' 'p_Result_52_26' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_546 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 215)" [src/modules.hpp:124]   --->   Operation 262 'bitselect' 'tmp_546' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%p_Result_54_26 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 208, i32 215)" [src/modules.hpp:131]   --->   Operation 263 'partselect' 'p_Result_54_26' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_52_27 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 216, i32 223)" [src/modules.hpp:122]   --->   Operation 264 'partselect' 'p_Result_52_27' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_547 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 223)" [src/modules.hpp:124]   --->   Operation 265 'bitselect' 'tmp_547' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%p_Result_54_27 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 216, i32 223)" [src/modules.hpp:131]   --->   Operation 266 'partselect' 'p_Result_54_27' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%p_Result_52_28 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 224, i32 231)" [src/modules.hpp:122]   --->   Operation 267 'partselect' 'p_Result_52_28' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_548 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 231)" [src/modules.hpp:124]   --->   Operation 268 'bitselect' 'tmp_548' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%p_Result_54_28 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 224, i32 231)" [src/modules.hpp:131]   --->   Operation 269 'partselect' 'p_Result_54_28' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%p_Result_52_29 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 232, i32 239)" [src/modules.hpp:122]   --->   Operation 270 'partselect' 'p_Result_52_29' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_549 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 239)" [src/modules.hpp:124]   --->   Operation 271 'bitselect' 'tmp_549' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_54_29 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 232, i32 239)" [src/modules.hpp:131]   --->   Operation 272 'partselect' 'p_Result_54_29' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_52_30 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 240, i32 247)" [src/modules.hpp:122]   --->   Operation 273 'partselect' 'p_Result_52_30' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_550 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 247)" [src/modules.hpp:124]   --->   Operation 274 'bitselect' 'tmp_550' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%p_Result_54_30 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 240, i32 247)" [src/modules.hpp:131]   --->   Operation 275 'partselect' 'p_Result_54_30' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_52_31 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_68, i32 248, i32 255)" [src/modules.hpp:122]   --->   Operation 276 'partselect' 'p_Result_52_31' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_551 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_68, i32 255)" [src/modules.hpp:124]   --->   Operation 277 'bitselect' 'tmp_551' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%p_Result_54_31 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_70, i32 248, i32 255)" [src/modules.hpp:131]   --->   Operation 278 'partselect' 'p_Result_54_31' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln647_278 = trunc i256 %tmp_V_69 to i8" [src/modules.hpp:122]   --->   Operation 279 'trunc' 'trunc_ln647_278' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_552 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 7)" [src/modules.hpp:124]   --->   Operation 280 'bitselect' 'tmp_552' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln647_279 = trunc i256 %tmp_V_71 to i8" [src/modules.hpp:131]   --->   Operation 281 'trunc' 'trunc_ln647_279' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_52_33 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 8, i32 15)" [src/modules.hpp:122]   --->   Operation 282 'partselect' 'p_Result_52_33' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_553 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 15)" [src/modules.hpp:124]   --->   Operation 283 'bitselect' 'tmp_553' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_54_33 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 8, i32 15)" [src/modules.hpp:131]   --->   Operation 284 'partselect' 'p_Result_54_33' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%p_Result_52_34 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 16, i32 23)" [src/modules.hpp:122]   --->   Operation 285 'partselect' 'p_Result_52_34' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_554 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 23)" [src/modules.hpp:124]   --->   Operation 286 'bitselect' 'tmp_554' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%p_Result_54_34 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 16, i32 23)" [src/modules.hpp:131]   --->   Operation 287 'partselect' 'p_Result_54_34' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_52_35 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 24, i32 31)" [src/modules.hpp:122]   --->   Operation 288 'partselect' 'p_Result_52_35' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_555 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 31)" [src/modules.hpp:124]   --->   Operation 289 'bitselect' 'tmp_555' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_54_35 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 24, i32 31)" [src/modules.hpp:131]   --->   Operation 290 'partselect' 'p_Result_54_35' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%p_Result_52_36 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 32, i32 39)" [src/modules.hpp:122]   --->   Operation 291 'partselect' 'p_Result_52_36' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_556 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 39)" [src/modules.hpp:124]   --->   Operation 292 'bitselect' 'tmp_556' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%p_Result_54_36 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 32, i32 39)" [src/modules.hpp:131]   --->   Operation 293 'partselect' 'p_Result_54_36' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_52_37 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 40, i32 47)" [src/modules.hpp:122]   --->   Operation 294 'partselect' 'p_Result_52_37' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_557 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 47)" [src/modules.hpp:124]   --->   Operation 295 'bitselect' 'tmp_557' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_54_37 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 40, i32 47)" [src/modules.hpp:131]   --->   Operation 296 'partselect' 'p_Result_54_37' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_52_38 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 48, i32 55)" [src/modules.hpp:122]   --->   Operation 297 'partselect' 'p_Result_52_38' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_558 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 55)" [src/modules.hpp:124]   --->   Operation 298 'bitselect' 'tmp_558' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%p_Result_54_38 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 48, i32 55)" [src/modules.hpp:131]   --->   Operation 299 'partselect' 'p_Result_54_38' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%p_Result_52_39 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 56, i32 63)" [src/modules.hpp:122]   --->   Operation 300 'partselect' 'p_Result_52_39' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_559 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 63)" [src/modules.hpp:124]   --->   Operation 301 'bitselect' 'tmp_559' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 302 [1/1] (0.00ns)   --->   "%p_Result_54_39 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 56, i32 63)" [src/modules.hpp:131]   --->   Operation 302 'partselect' 'p_Result_54_39' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_52_40 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 64, i32 71)" [src/modules.hpp:122]   --->   Operation 303 'partselect' 'p_Result_52_40' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_560 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 71)" [src/modules.hpp:124]   --->   Operation 304 'bitselect' 'tmp_560' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_54_40 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 64, i32 71)" [src/modules.hpp:131]   --->   Operation 305 'partselect' 'p_Result_54_40' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_52_41 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 72, i32 79)" [src/modules.hpp:122]   --->   Operation 306 'partselect' 'p_Result_52_41' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_561 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 79)" [src/modules.hpp:124]   --->   Operation 307 'bitselect' 'tmp_561' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_54_41 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 72, i32 79)" [src/modules.hpp:131]   --->   Operation 308 'partselect' 'p_Result_54_41' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (0.00ns)   --->   "%p_Result_52_42 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 80, i32 87)" [src/modules.hpp:122]   --->   Operation 309 'partselect' 'p_Result_52_42' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_562 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 87)" [src/modules.hpp:124]   --->   Operation 310 'bitselect' 'tmp_562' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_54_42 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 80, i32 87)" [src/modules.hpp:131]   --->   Operation 311 'partselect' 'p_Result_54_42' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_52_43 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 88, i32 95)" [src/modules.hpp:122]   --->   Operation 312 'partselect' 'p_Result_52_43' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_563 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 95)" [src/modules.hpp:124]   --->   Operation 313 'bitselect' 'tmp_563' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_54_43 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 88, i32 95)" [src/modules.hpp:131]   --->   Operation 314 'partselect' 'p_Result_54_43' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 315 [1/1] (0.00ns)   --->   "%p_Result_52_44 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 96, i32 103)" [src/modules.hpp:122]   --->   Operation 315 'partselect' 'p_Result_52_44' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_564 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 103)" [src/modules.hpp:124]   --->   Operation 316 'bitselect' 'tmp_564' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.00ns)   --->   "%p_Result_54_44 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 96, i32 103)" [src/modules.hpp:131]   --->   Operation 317 'partselect' 'p_Result_54_44' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_52_45 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 104, i32 111)" [src/modules.hpp:122]   --->   Operation 318 'partselect' 'p_Result_52_45' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_565 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 111)" [src/modules.hpp:124]   --->   Operation 319 'bitselect' 'tmp_565' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%p_Result_54_45 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 104, i32 111)" [src/modules.hpp:131]   --->   Operation 320 'partselect' 'p_Result_54_45' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%p_Result_52_46 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 112, i32 119)" [src/modules.hpp:122]   --->   Operation 321 'partselect' 'p_Result_52_46' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_566 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 119)" [src/modules.hpp:124]   --->   Operation 322 'bitselect' 'tmp_566' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%p_Result_54_46 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 112, i32 119)" [src/modules.hpp:131]   --->   Operation 323 'partselect' 'p_Result_54_46' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%p_Result_52_47 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 120, i32 127)" [src/modules.hpp:122]   --->   Operation 324 'partselect' 'p_Result_52_47' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_567 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 127)" [src/modules.hpp:124]   --->   Operation 325 'bitselect' 'tmp_567' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%p_Result_54_47 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 120, i32 127)" [src/modules.hpp:131]   --->   Operation 326 'partselect' 'p_Result_54_47' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%p_Result_52_48 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 128, i32 135)" [src/modules.hpp:122]   --->   Operation 327 'partselect' 'p_Result_52_48' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_568 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 135)" [src/modules.hpp:124]   --->   Operation 328 'bitselect' 'tmp_568' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%p_Result_54_48 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 128, i32 135)" [src/modules.hpp:131]   --->   Operation 329 'partselect' 'p_Result_54_48' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_52_49 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 136, i32 143)" [src/modules.hpp:122]   --->   Operation 330 'partselect' 'p_Result_52_49' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_569 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 143)" [src/modules.hpp:124]   --->   Operation 331 'bitselect' 'tmp_569' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%p_Result_54_49 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 136, i32 143)" [src/modules.hpp:131]   --->   Operation 332 'partselect' 'p_Result_54_49' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%p_Result_52_50 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 144, i32 151)" [src/modules.hpp:122]   --->   Operation 333 'partselect' 'p_Result_52_50' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_570 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 151)" [src/modules.hpp:124]   --->   Operation 334 'bitselect' 'tmp_570' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%p_Result_54_50 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 144, i32 151)" [src/modules.hpp:131]   --->   Operation 335 'partselect' 'p_Result_54_50' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%p_Result_52_51 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 152, i32 159)" [src/modules.hpp:122]   --->   Operation 336 'partselect' 'p_Result_52_51' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_571 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 159)" [src/modules.hpp:124]   --->   Operation 337 'bitselect' 'tmp_571' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%p_Result_54_51 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 152, i32 159)" [src/modules.hpp:131]   --->   Operation 338 'partselect' 'p_Result_54_51' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%p_Result_52_52 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 160, i32 167)" [src/modules.hpp:122]   --->   Operation 339 'partselect' 'p_Result_52_52' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_572 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 167)" [src/modules.hpp:124]   --->   Operation 340 'bitselect' 'tmp_572' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%p_Result_54_52 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 160, i32 167)" [src/modules.hpp:131]   --->   Operation 341 'partselect' 'p_Result_54_52' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%p_Result_52_53 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 168, i32 175)" [src/modules.hpp:122]   --->   Operation 342 'partselect' 'p_Result_52_53' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_573 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 175)" [src/modules.hpp:124]   --->   Operation 343 'bitselect' 'tmp_573' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%p_Result_54_53 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 168, i32 175)" [src/modules.hpp:131]   --->   Operation 344 'partselect' 'p_Result_54_53' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%p_Result_52_54 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 176, i32 183)" [src/modules.hpp:122]   --->   Operation 345 'partselect' 'p_Result_52_54' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%tmp_574 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 183)" [src/modules.hpp:124]   --->   Operation 346 'bitselect' 'tmp_574' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%p_Result_54_54 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 176, i32 183)" [src/modules.hpp:131]   --->   Operation 347 'partselect' 'p_Result_54_54' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%p_Result_52_55 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 184, i32 191)" [src/modules.hpp:122]   --->   Operation 348 'partselect' 'p_Result_52_55' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_575 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 191)" [src/modules.hpp:124]   --->   Operation 349 'bitselect' 'tmp_575' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_54_55 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 184, i32 191)" [src/modules.hpp:131]   --->   Operation 350 'partselect' 'p_Result_54_55' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_52_56 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 192, i32 199)" [src/modules.hpp:122]   --->   Operation 351 'partselect' 'p_Result_52_56' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_576 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 199)" [src/modules.hpp:124]   --->   Operation 352 'bitselect' 'tmp_576' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%p_Result_54_56 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 192, i32 199)" [src/modules.hpp:131]   --->   Operation 353 'partselect' 'p_Result_54_56' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_52_57 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 200, i32 207)" [src/modules.hpp:122]   --->   Operation 354 'partselect' 'p_Result_52_57' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_577 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 207)" [src/modules.hpp:124]   --->   Operation 355 'bitselect' 'tmp_577' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%p_Result_54_57 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 200, i32 207)" [src/modules.hpp:131]   --->   Operation 356 'partselect' 'p_Result_54_57' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_52_58 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 208, i32 215)" [src/modules.hpp:122]   --->   Operation 357 'partselect' 'p_Result_52_58' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_578 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 215)" [src/modules.hpp:124]   --->   Operation 358 'bitselect' 'tmp_578' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%p_Result_54_58 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 208, i32 215)" [src/modules.hpp:131]   --->   Operation 359 'partselect' 'p_Result_54_58' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%p_Result_52_59 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 216, i32 223)" [src/modules.hpp:122]   --->   Operation 360 'partselect' 'p_Result_52_59' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_579 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 223)" [src/modules.hpp:124]   --->   Operation 361 'bitselect' 'tmp_579' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%p_Result_54_59 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 216, i32 223)" [src/modules.hpp:131]   --->   Operation 362 'partselect' 'p_Result_54_59' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_52_60 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 224, i32 231)" [src/modules.hpp:122]   --->   Operation 363 'partselect' 'p_Result_52_60' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_580 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 231)" [src/modules.hpp:124]   --->   Operation 364 'bitselect' 'tmp_580' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_54_60 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 224, i32 231)" [src/modules.hpp:131]   --->   Operation 365 'partselect' 'p_Result_54_60' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%p_Result_52_61 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 232, i32 239)" [src/modules.hpp:122]   --->   Operation 366 'partselect' 'p_Result_52_61' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_581 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 239)" [src/modules.hpp:124]   --->   Operation 367 'bitselect' 'tmp_581' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%p_Result_54_61 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 232, i32 239)" [src/modules.hpp:131]   --->   Operation 368 'partselect' 'p_Result_54_61' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%p_Result_52_62 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 240, i32 247)" [src/modules.hpp:122]   --->   Operation 369 'partselect' 'p_Result_52_62' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_582 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 247)" [src/modules.hpp:124]   --->   Operation 370 'bitselect' 'tmp_582' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%p_Result_54_62 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 240, i32 247)" [src/modules.hpp:131]   --->   Operation 371 'partselect' 'p_Result_54_62' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%p_Result_52_s = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_69, i32 248, i32 255)" [src/modules.hpp:122]   --->   Operation 372 'partselect' 'p_Result_52_s' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i256.i32(i256 %tmp_V_69, i32 255)" [src/modules.hpp:124]   --->   Operation 373 'bitselect' 'tmp_583' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%p_Result_54_s = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_71, i32 248, i32 255)" [src/modules.hpp:131]   --->   Operation 374 'partselect' 'p_Result_54_s' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (1.83ns)   --->   "%tmp_V_74 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %b_in_1_3_V_V)" [src/modules.hpp:146]   --->   Operation 375 'read' 'tmp_V_74' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 376 [1/1] (1.83ns)   --->   "%tmp_V_75 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %b_in_2_3_V_V)" [src/modules.hpp:147]   --->   Operation 376 'read' 'tmp_V_75' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 377 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %b_out_1_4_V_V, i256 %tmp_V_74)" [src/modules.hpp:148]   --->   Operation 377 'write' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 378 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %b_out_2_4_V_V, i256 %tmp_V_75)" [src/modules.hpp:149]   --->   Operation 378 'write' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "br label %.loopexit" [src/modules.hpp:150]   --->   Operation 379 'br' <Predicate = (!icmp_ln136 & icmp_ln145)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_39 = load i8* %temp_b_int8_36_1_V" [src/modules.hpp:142]   --->   Operation 380 'load' 'temp_b_int8_36_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_40 = load i8* %temp_b_int8_36_1_V_35" [src/modules.hpp:142]   --->   Operation 381 'load' 'temp_b_int8_36_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_39 = load i8* %temp_b_int8_35_1_V" [src/modules.hpp:142]   --->   Operation 382 'load' 'temp_b_int8_35_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_40 = load i8* %temp_b_int8_35_1_V_35" [src/modules.hpp:142]   --->   Operation 383 'load' 'temp_b_int8_35_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_39 = load i8* %temp_b_int8_34_1_V" [src/modules.hpp:142]   --->   Operation 384 'load' 'temp_b_int8_34_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_40 = load i8* %temp_b_int8_34_1_V_35" [src/modules.hpp:142]   --->   Operation 385 'load' 'temp_b_int8_34_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_39 = load i8* %temp_b_int8_33_1_V" [src/modules.hpp:142]   --->   Operation 386 'load' 'temp_b_int8_33_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_40 = load i8* %temp_b_int8_33_1_V_35" [src/modules.hpp:142]   --->   Operation 387 'load' 'temp_b_int8_33_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_39 = load i8* %temp_b_int8_32_1_V" [src/modules.hpp:142]   --->   Operation 388 'load' 'temp_b_int8_32_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_40 = load i8* %temp_b_int8_32_1_V_35" [src/modules.hpp:142]   --->   Operation 389 'load' 'temp_b_int8_32_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_39 = load i8* %temp_b_int8_31_1_V" [src/modules.hpp:142]   --->   Operation 390 'load' 'temp_b_int8_31_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_40 = load i8* %temp_b_int8_31_1_V_35" [src/modules.hpp:142]   --->   Operation 391 'load' 'temp_b_int8_31_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_39 = load i8* %temp_b_int8_30_1_V" [src/modules.hpp:142]   --->   Operation 392 'load' 'temp_b_int8_30_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_40 = load i8* %temp_b_int8_30_1_V_35" [src/modules.hpp:142]   --->   Operation 393 'load' 'temp_b_int8_30_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_39 = load i8* %temp_b_int8_29_1_V" [src/modules.hpp:142]   --->   Operation 394 'load' 'temp_b_int8_29_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_40 = load i8* %temp_b_int8_29_1_V_35" [src/modules.hpp:142]   --->   Operation 395 'load' 'temp_b_int8_29_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 396 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_39 = load i8* %temp_b_int8_28_1_V" [src/modules.hpp:142]   --->   Operation 396 'load' 'temp_b_int8_28_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 397 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_40 = load i8* %temp_b_int8_28_1_V_35" [src/modules.hpp:142]   --->   Operation 397 'load' 'temp_b_int8_28_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 398 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_39 = load i8* %temp_b_int8_27_1_V" [src/modules.hpp:142]   --->   Operation 398 'load' 'temp_b_int8_27_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_40 = load i8* %temp_b_int8_27_1_V_35" [src/modules.hpp:142]   --->   Operation 399 'load' 'temp_b_int8_27_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_39 = load i8* %temp_b_int8_26_1_V" [src/modules.hpp:142]   --->   Operation 400 'load' 'temp_b_int8_26_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 401 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_40 = load i8* %temp_b_int8_26_1_V_35" [src/modules.hpp:142]   --->   Operation 401 'load' 'temp_b_int8_26_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_39 = load i8* %temp_b_int8_25_1_V" [src/modules.hpp:142]   --->   Operation 402 'load' 'temp_b_int8_25_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_40 = load i8* %temp_b_int8_25_1_V_35" [src/modules.hpp:142]   --->   Operation 403 'load' 'temp_b_int8_25_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_39 = load i8* %temp_b_int8_24_1_V" [src/modules.hpp:142]   --->   Operation 404 'load' 'temp_b_int8_24_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_40 = load i8* %temp_b_int8_24_1_V_35" [src/modules.hpp:142]   --->   Operation 405 'load' 'temp_b_int8_24_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 406 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_39 = load i8* %temp_b_int8_23_1_V" [src/modules.hpp:142]   --->   Operation 406 'load' 'temp_b_int8_23_1_V_39' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 407 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_s = load i8* %temp_b_int8_0_1_V" [src/modules.hpp:142]   --->   Operation 407 'load' 'temp_b_int8_0_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 408 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_13 = load i8* %temp_b_int8_0_1_V_19" [src/modules.hpp:142]   --->   Operation 408 'load' 'temp_b_int8_0_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_s = load i8* %temp_b_int8_1_1_V" [src/modules.hpp:142]   --->   Operation 409 'load' 'temp_b_int8_1_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_13 = load i8* %temp_b_int8_1_1_V_19" [src/modules.hpp:142]   --->   Operation 410 'load' 'temp_b_int8_1_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_s = load i8* %temp_b_int8_2_1_V" [src/modules.hpp:142]   --->   Operation 411 'load' 'temp_b_int8_2_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_13 = load i8* %temp_b_int8_2_1_V_19" [src/modules.hpp:142]   --->   Operation 412 'load' 'temp_b_int8_2_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_s = load i8* %temp_b_int8_3_1_V" [src/modules.hpp:142]   --->   Operation 413 'load' 'temp_b_int8_3_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_13 = load i8* %temp_b_int8_3_1_V_19" [src/modules.hpp:142]   --->   Operation 414 'load' 'temp_b_int8_3_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_s = load i8* %temp_b_int8_4_1_V" [src/modules.hpp:142]   --->   Operation 415 'load' 'temp_b_int8_4_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_13 = load i8* %temp_b_int8_4_1_V_19" [src/modules.hpp:142]   --->   Operation 416 'load' 'temp_b_int8_4_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_s = load i8* %temp_b_int8_5_1_V" [src/modules.hpp:142]   --->   Operation 417 'load' 'temp_b_int8_5_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 418 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_13 = load i8* %temp_b_int8_5_1_V_19" [src/modules.hpp:142]   --->   Operation 418 'load' 'temp_b_int8_5_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 419 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_s = load i8* %temp_b_int8_6_1_V" [src/modules.hpp:142]   --->   Operation 419 'load' 'temp_b_int8_6_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 420 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_13 = load i8* %temp_b_int8_6_1_V_19" [src/modules.hpp:142]   --->   Operation 420 'load' 'temp_b_int8_6_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_s = load i8* %temp_b_int8_7_1_V" [src/modules.hpp:142]   --->   Operation 421 'load' 'temp_b_int8_7_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_13 = load i8* %temp_b_int8_7_1_V_19" [src/modules.hpp:142]   --->   Operation 422 'load' 'temp_b_int8_7_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 423 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_s = load i8* %temp_b_int8_8_1_V" [src/modules.hpp:142]   --->   Operation 423 'load' 'temp_b_int8_8_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 424 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_13 = load i8* %temp_b_int8_8_1_V_19" [src/modules.hpp:142]   --->   Operation 424 'load' 'temp_b_int8_8_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 425 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_s = load i8* %temp_b_int8_9_1_V" [src/modules.hpp:142]   --->   Operation 425 'load' 'temp_b_int8_9_1_V_s' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 426 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_13 = load i8* %temp_b_int8_9_1_V_19" [src/modules.hpp:142]   --->   Operation 426 'load' 'temp_b_int8_9_1_V_13' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_39 = load i8* %temp_b_int8_10_1_V" [src/modules.hpp:142]   --->   Operation 427 'load' 'temp_b_int8_10_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_40 = load i8* %temp_b_int8_10_1_V_35" [src/modules.hpp:142]   --->   Operation 428 'load' 'temp_b_int8_10_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 429 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_39 = load i8* %temp_b_int8_11_1_V" [src/modules.hpp:142]   --->   Operation 429 'load' 'temp_b_int8_11_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 430 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_40 = load i8* %temp_b_int8_11_1_V_35" [src/modules.hpp:142]   --->   Operation 430 'load' 'temp_b_int8_11_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 431 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_39 = load i8* %temp_b_int8_12_1_V" [src/modules.hpp:142]   --->   Operation 431 'load' 'temp_b_int8_12_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_40 = load i8* %temp_b_int8_12_1_V_35" [src/modules.hpp:142]   --->   Operation 432 'load' 'temp_b_int8_12_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_39 = load i8* %temp_b_int8_13_1_V" [src/modules.hpp:142]   --->   Operation 433 'load' 'temp_b_int8_13_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 434 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_40 = load i8* %temp_b_int8_13_1_V_35" [src/modules.hpp:142]   --->   Operation 434 'load' 'temp_b_int8_13_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 435 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_39 = load i8* %temp_b_int8_14_1_V" [src/modules.hpp:142]   --->   Operation 435 'load' 'temp_b_int8_14_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 436 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_40 = load i8* %temp_b_int8_14_1_V_35" [src/modules.hpp:142]   --->   Operation 436 'load' 'temp_b_int8_14_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_39 = load i8* %temp_b_int8_15_1_V" [src/modules.hpp:142]   --->   Operation 437 'load' 'temp_b_int8_15_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_40 = load i8* %temp_b_int8_15_1_V_35" [src/modules.hpp:142]   --->   Operation 438 'load' 'temp_b_int8_15_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 439 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_39 = load i8* %temp_b_int8_16_1_V" [src/modules.hpp:142]   --->   Operation 439 'load' 'temp_b_int8_16_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 440 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_40 = load i8* %temp_b_int8_16_1_V_35" [src/modules.hpp:142]   --->   Operation 440 'load' 'temp_b_int8_16_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 441 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_39 = load i8* %temp_b_int8_17_1_V" [src/modules.hpp:142]   --->   Operation 441 'load' 'temp_b_int8_17_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_40 = load i8* %temp_b_int8_17_1_V_35" [src/modules.hpp:142]   --->   Operation 442 'load' 'temp_b_int8_17_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_39 = load i8* %temp_b_int8_18_1_V" [src/modules.hpp:142]   --->   Operation 443 'load' 'temp_b_int8_18_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 444 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_40 = load i8* %temp_b_int8_18_1_V_35" [src/modules.hpp:142]   --->   Operation 444 'load' 'temp_b_int8_18_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 445 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_39 = load i8* %temp_b_int8_19_1_V" [src/modules.hpp:142]   --->   Operation 445 'load' 'temp_b_int8_19_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_40 = load i8* %temp_b_int8_19_1_V_35" [src/modules.hpp:142]   --->   Operation 446 'load' 'temp_b_int8_19_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_39 = load i8* %temp_b_int8_20_1_V" [src/modules.hpp:142]   --->   Operation 447 'load' 'temp_b_int8_20_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 448 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_40 = load i8* %temp_b_int8_20_1_V_35" [src/modules.hpp:142]   --->   Operation 448 'load' 'temp_b_int8_20_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 449 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_39 = load i8* %temp_b_int8_21_1_V" [src/modules.hpp:142]   --->   Operation 449 'load' 'temp_b_int8_21_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_40 = load i8* %temp_b_int8_21_1_V_35" [src/modules.hpp:142]   --->   Operation 450 'load' 'temp_b_int8_21_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_39 = load i8* %temp_b_int8_22_1_V" [src/modules.hpp:142]   --->   Operation 451 'load' 'temp_b_int8_22_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_40 = load i8* %temp_b_int8_22_1_V_35" [src/modules.hpp:142]   --->   Operation 452 'load' 'temp_b_int8_22_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_40 = load i8* %temp_b_int8_23_1_V_35" [src/modules.hpp:142]   --->   Operation 453 'load' 'temp_b_int8_23_1_V_40' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_39 = load i8* %temp_b_int8_37_1_V" [src/modules.hpp:142]   --->   Operation 454 'load' 'temp_b_int8_37_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_40 = load i8* %temp_b_int8_37_1_V_35" [src/modules.hpp:142]   --->   Operation 455 'load' 'temp_b_int8_37_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_39 = load i8* %temp_b_int8_38_1_V" [src/modules.hpp:142]   --->   Operation 456 'load' 'temp_b_int8_38_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_40 = load i8* %temp_b_int8_38_1_V_35" [src/modules.hpp:142]   --->   Operation 457 'load' 'temp_b_int8_38_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_39 = load i8* %temp_b_int8_39_1_V" [src/modules.hpp:142]   --->   Operation 458 'load' 'temp_b_int8_39_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 459 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_40 = load i8* %temp_b_int8_39_1_V_35" [src/modules.hpp:142]   --->   Operation 459 'load' 'temp_b_int8_39_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 460 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_39 = load i8* %temp_b_int8_40_1_V" [src/modules.hpp:142]   --->   Operation 460 'load' 'temp_b_int8_40_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 461 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_40 = load i8* %temp_b_int8_40_1_V_35" [src/modules.hpp:142]   --->   Operation 461 'load' 'temp_b_int8_40_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 462 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_39 = load i8* %temp_b_int8_41_1_V" [src/modules.hpp:142]   --->   Operation 462 'load' 'temp_b_int8_41_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_40 = load i8* %temp_b_int8_41_1_V_35" [src/modules.hpp:142]   --->   Operation 463 'load' 'temp_b_int8_41_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_39 = load i8* %temp_b_int8_42_1_V" [src/modules.hpp:142]   --->   Operation 464 'load' 'temp_b_int8_42_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 465 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_40 = load i8* %temp_b_int8_42_1_V_35" [src/modules.hpp:142]   --->   Operation 465 'load' 'temp_b_int8_42_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 466 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_39 = load i8* %temp_b_int8_43_1_V" [src/modules.hpp:142]   --->   Operation 466 'load' 'temp_b_int8_43_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 467 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_40 = load i8* %temp_b_int8_43_1_V_35" [src/modules.hpp:142]   --->   Operation 467 'load' 'temp_b_int8_43_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_39 = load i8* %temp_b_int8_44_1_V" [src/modules.hpp:142]   --->   Operation 468 'load' 'temp_b_int8_44_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_40 = load i8* %temp_b_int8_44_1_V_35" [src/modules.hpp:142]   --->   Operation 469 'load' 'temp_b_int8_44_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 470 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_39 = load i8* %temp_b_int8_45_1_V" [src/modules.hpp:142]   --->   Operation 470 'load' 'temp_b_int8_45_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 471 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_40 = load i8* %temp_b_int8_45_1_V_35" [src/modules.hpp:142]   --->   Operation 471 'load' 'temp_b_int8_45_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 472 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_39 = load i8* %temp_b_int8_46_1_V" [src/modules.hpp:142]   --->   Operation 472 'load' 'temp_b_int8_46_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_40 = load i8* %temp_b_int8_46_1_V_35" [src/modules.hpp:142]   --->   Operation 473 'load' 'temp_b_int8_46_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_39 = load i8* %temp_b_int8_47_1_V" [src/modules.hpp:142]   --->   Operation 474 'load' 'temp_b_int8_47_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_40 = load i8* %temp_b_int8_47_1_V_35" [src/modules.hpp:142]   --->   Operation 475 'load' 'temp_b_int8_47_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_39 = load i8* %temp_b_int8_48_1_V" [src/modules.hpp:142]   --->   Operation 476 'load' 'temp_b_int8_48_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_40 = load i8* %temp_b_int8_48_1_V_35" [src/modules.hpp:142]   --->   Operation 477 'load' 'temp_b_int8_48_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_39 = load i8* %temp_b_int8_49_1_V" [src/modules.hpp:142]   --->   Operation 478 'load' 'temp_b_int8_49_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_40 = load i8* %temp_b_int8_49_1_V_35" [src/modules.hpp:142]   --->   Operation 479 'load' 'temp_b_int8_49_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_39 = load i8* %temp_b_int8_50_1_V" [src/modules.hpp:142]   --->   Operation 480 'load' 'temp_b_int8_50_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_40 = load i8* %temp_b_int8_50_1_V_35" [src/modules.hpp:142]   --->   Operation 481 'load' 'temp_b_int8_50_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_39 = load i8* %temp_b_int8_51_1_V" [src/modules.hpp:142]   --->   Operation 482 'load' 'temp_b_int8_51_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_40 = load i8* %temp_b_int8_51_1_V_35" [src/modules.hpp:142]   --->   Operation 483 'load' 'temp_b_int8_51_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_39 = load i8* %temp_b_int8_52_1_V" [src/modules.hpp:142]   --->   Operation 484 'load' 'temp_b_int8_52_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_40 = load i8* %temp_b_int8_52_1_V_35" [src/modules.hpp:142]   --->   Operation 485 'load' 'temp_b_int8_52_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_39 = load i8* %temp_b_int8_53_1_V" [src/modules.hpp:142]   --->   Operation 486 'load' 'temp_b_int8_53_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_40 = load i8* %temp_b_int8_53_1_V_35" [src/modules.hpp:142]   --->   Operation 487 'load' 'temp_b_int8_53_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_39 = load i8* %temp_b_int8_54_1_V" [src/modules.hpp:142]   --->   Operation 488 'load' 'temp_b_int8_54_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_40 = load i8* %temp_b_int8_54_1_V_35" [src/modules.hpp:142]   --->   Operation 489 'load' 'temp_b_int8_54_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_39 = load i8* %temp_b_int8_55_1_V" [src/modules.hpp:142]   --->   Operation 490 'load' 'temp_b_int8_55_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_40 = load i8* %temp_b_int8_55_1_V_35" [src/modules.hpp:142]   --->   Operation 491 'load' 'temp_b_int8_55_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_39 = load i8* %temp_b_int8_56_1_V" [src/modules.hpp:142]   --->   Operation 492 'load' 'temp_b_int8_56_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_40 = load i8* %temp_b_int8_56_1_V_35" [src/modules.hpp:142]   --->   Operation 493 'load' 'temp_b_int8_56_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_39 = load i8* %temp_b_int8_57_1_V" [src/modules.hpp:142]   --->   Operation 494 'load' 'temp_b_int8_57_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_40 = load i8* %temp_b_int8_57_1_V_35" [src/modules.hpp:142]   --->   Operation 495 'load' 'temp_b_int8_57_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_39 = load i8* %temp_b_int8_58_1_V" [src/modules.hpp:142]   --->   Operation 496 'load' 'temp_b_int8_58_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_40 = load i8* %temp_b_int8_58_1_V_35" [src/modules.hpp:142]   --->   Operation 497 'load' 'temp_b_int8_58_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_39 = load i8* %temp_b_int8_59_1_V" [src/modules.hpp:142]   --->   Operation 498 'load' 'temp_b_int8_59_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 499 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_40 = load i8* %temp_b_int8_59_1_V_35" [src/modules.hpp:142]   --->   Operation 499 'load' 'temp_b_int8_59_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 500 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_39 = load i8* %temp_b_int8_60_1_V" [src/modules.hpp:142]   --->   Operation 500 'load' 'temp_b_int8_60_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_40 = load i8* %temp_b_int8_60_1_V_35" [src/modules.hpp:142]   --->   Operation 501 'load' 'temp_b_int8_60_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_39 = load i8* %temp_b_int8_61_1_V" [src/modules.hpp:142]   --->   Operation 502 'load' 'temp_b_int8_61_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 503 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_40 = load i8* %temp_b_int8_61_1_V_35" [src/modules.hpp:142]   --->   Operation 503 'load' 'temp_b_int8_61_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 504 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_39 = load i8* %temp_b_int8_62_1_V" [src/modules.hpp:142]   --->   Operation 504 'load' 'temp_b_int8_62_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 505 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_40 = load i8* %temp_b_int8_62_1_V_35" [src/modules.hpp:142]   --->   Operation 505 'load' 'temp_b_int8_62_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_39 = load i8* %temp_b_int8_63_1_V" [src/modules.hpp:142]   --->   Operation 506 'load' 'temp_b_int8_63_1_V_39' <Predicate = (icmp_ln136 & j)> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_40 = load i8* %temp_b_int8_63_1_V_35" [src/modules.hpp:142]   --->   Operation 507 'load' 'temp_b_int8_63_1_V_40' <Predicate = (icmp_ln136 & !j)> <Delay = 0.00>
ST_3 : Operation 508 [1/1] (1.83ns)   --->   "%tmp_V_72 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %b_in_1_3_V_V)" [src/modules.hpp:137]   --->   Operation 508 'read' 'tmp_V_72' <Predicate = (icmp_ln136)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 509 [1/1] (1.83ns)   --->   "%tmp_V_73 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %b_in_2_3_V_V)" [src/modules.hpp:138]   --->   Operation 509 'read' 'tmp_V_73' <Predicate = (icmp_ln136)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 510 [1/1] (0.00ns)   --->   "%temp_b_int8_0_0_V = trunc i256 %tmp_V_72 to i8" [src/modules.hpp:142]   --->   Operation 510 'trunc' 'temp_b_int8_0_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 511 [1/1] (0.39ns)   --->   "%temp_b_int8_0_1_V_21 = select i1 %j, i8 %temp_b_int8_0_0_V, i8 %temp_b_int8_0_1_V_13" [src/modules.hpp:142]   --->   Operation 511 'select' 'temp_b_int8_0_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.39ns)   --->   "%temp_b_int8_0_1_V_22 = select i1 %j, i8 %temp_b_int8_0_1_V_s, i8 %temp_b_int8_0_0_V" [src/modules.hpp:142]   --->   Operation 512 'select' 'temp_b_int8_0_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%temp_b_int8_1_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 8, i32 15)" [src/modules.hpp:142]   --->   Operation 513 'partselect' 'temp_b_int8_1_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.39ns)   --->   "%temp_b_int8_1_1_V_21 = select i1 %j, i8 %temp_b_int8_1_0_V, i8 %temp_b_int8_1_1_V_13" [src/modules.hpp:142]   --->   Operation 514 'select' 'temp_b_int8_1_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.39ns)   --->   "%temp_b_int8_1_1_V_22 = select i1 %j, i8 %temp_b_int8_1_1_V_s, i8 %temp_b_int8_1_0_V" [src/modules.hpp:142]   --->   Operation 515 'select' 'temp_b_int8_1_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%temp_b_int8_2_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 16, i32 23)" [src/modules.hpp:142]   --->   Operation 516 'partselect' 'temp_b_int8_2_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.39ns)   --->   "%temp_b_int8_2_1_V_21 = select i1 %j, i8 %temp_b_int8_2_0_V, i8 %temp_b_int8_2_1_V_13" [src/modules.hpp:142]   --->   Operation 517 'select' 'temp_b_int8_2_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 518 [1/1] (0.39ns)   --->   "%temp_b_int8_2_1_V_22 = select i1 %j, i8 %temp_b_int8_2_1_V_s, i8 %temp_b_int8_2_0_V" [src/modules.hpp:142]   --->   Operation 518 'select' 'temp_b_int8_2_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns)   --->   "%temp_b_int8_3_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 24, i32 31)" [src/modules.hpp:142]   --->   Operation 519 'partselect' 'temp_b_int8_3_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 520 [1/1] (0.39ns)   --->   "%temp_b_int8_3_1_V_21 = select i1 %j, i8 %temp_b_int8_3_0_V, i8 %temp_b_int8_3_1_V_13" [src/modules.hpp:142]   --->   Operation 520 'select' 'temp_b_int8_3_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.39ns)   --->   "%temp_b_int8_3_1_V_22 = select i1 %j, i8 %temp_b_int8_3_1_V_s, i8 %temp_b_int8_3_0_V" [src/modules.hpp:142]   --->   Operation 521 'select' 'temp_b_int8_3_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns)   --->   "%temp_b_int8_4_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 32, i32 39)" [src/modules.hpp:142]   --->   Operation 522 'partselect' 'temp_b_int8_4_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 523 [1/1] (0.39ns)   --->   "%temp_b_int8_4_1_V_21 = select i1 %j, i8 %temp_b_int8_4_0_V, i8 %temp_b_int8_4_1_V_13" [src/modules.hpp:142]   --->   Operation 523 'select' 'temp_b_int8_4_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.39ns)   --->   "%temp_b_int8_4_1_V_22 = select i1 %j, i8 %temp_b_int8_4_1_V_s, i8 %temp_b_int8_4_0_V" [src/modules.hpp:142]   --->   Operation 524 'select' 'temp_b_int8_4_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns)   --->   "%temp_b_int8_5_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 40, i32 47)" [src/modules.hpp:142]   --->   Operation 525 'partselect' 'temp_b_int8_5_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 526 [1/1] (0.39ns)   --->   "%temp_b_int8_5_1_V_21 = select i1 %j, i8 %temp_b_int8_5_0_V, i8 %temp_b_int8_5_1_V_13" [src/modules.hpp:142]   --->   Operation 526 'select' 'temp_b_int8_5_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.39ns)   --->   "%temp_b_int8_5_1_V_22 = select i1 %j, i8 %temp_b_int8_5_1_V_s, i8 %temp_b_int8_5_0_V" [src/modules.hpp:142]   --->   Operation 527 'select' 'temp_b_int8_5_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%temp_b_int8_6_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 48, i32 55)" [src/modules.hpp:142]   --->   Operation 528 'partselect' 'temp_b_int8_6_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.39ns)   --->   "%temp_b_int8_6_1_V_21 = select i1 %j, i8 %temp_b_int8_6_0_V, i8 %temp_b_int8_6_1_V_13" [src/modules.hpp:142]   --->   Operation 529 'select' 'temp_b_int8_6_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.39ns)   --->   "%temp_b_int8_6_1_V_22 = select i1 %j, i8 %temp_b_int8_6_1_V_s, i8 %temp_b_int8_6_0_V" [src/modules.hpp:142]   --->   Operation 530 'select' 'temp_b_int8_6_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns)   --->   "%temp_b_int8_7_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 56, i32 63)" [src/modules.hpp:142]   --->   Operation 531 'partselect' 'temp_b_int8_7_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.39ns)   --->   "%temp_b_int8_7_1_V_21 = select i1 %j, i8 %temp_b_int8_7_0_V, i8 %temp_b_int8_7_1_V_13" [src/modules.hpp:142]   --->   Operation 532 'select' 'temp_b_int8_7_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.39ns)   --->   "%temp_b_int8_7_1_V_22 = select i1 %j, i8 %temp_b_int8_7_1_V_s, i8 %temp_b_int8_7_0_V" [src/modules.hpp:142]   --->   Operation 533 'select' 'temp_b_int8_7_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%temp_b_int8_8_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 64, i32 71)" [src/modules.hpp:142]   --->   Operation 534 'partselect' 'temp_b_int8_8_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.39ns)   --->   "%temp_b_int8_8_1_V_21 = select i1 %j, i8 %temp_b_int8_8_0_V, i8 %temp_b_int8_8_1_V_13" [src/modules.hpp:142]   --->   Operation 535 'select' 'temp_b_int8_8_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.39ns)   --->   "%temp_b_int8_8_1_V_22 = select i1 %j, i8 %temp_b_int8_8_1_V_s, i8 %temp_b_int8_8_0_V" [src/modules.hpp:142]   --->   Operation 536 'select' 'temp_b_int8_8_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%temp_b_int8_9_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 72, i32 79)" [src/modules.hpp:142]   --->   Operation 537 'partselect' 'temp_b_int8_9_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.39ns)   --->   "%temp_b_int8_9_1_V_21 = select i1 %j, i8 %temp_b_int8_9_0_V, i8 %temp_b_int8_9_1_V_13" [src/modules.hpp:142]   --->   Operation 538 'select' 'temp_b_int8_9_1_V_21' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.39ns)   --->   "%temp_b_int8_9_1_V_22 = select i1 %j, i8 %temp_b_int8_9_1_V_s, i8 %temp_b_int8_9_0_V" [src/modules.hpp:142]   --->   Operation 539 'select' 'temp_b_int8_9_1_V_22' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%temp_b_int8_10_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 80, i32 87)" [src/modules.hpp:142]   --->   Operation 540 'partselect' 'temp_b_int8_10_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.39ns)   --->   "%temp_b_int8_10_1_V_37 = select i1 %j, i8 %temp_b_int8_10_0_V, i8 %temp_b_int8_10_1_V_40" [src/modules.hpp:142]   --->   Operation 541 'select' 'temp_b_int8_10_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.39ns)   --->   "%temp_b_int8_10_1_V_38 = select i1 %j, i8 %temp_b_int8_10_1_V_39, i8 %temp_b_int8_10_0_V" [src/modules.hpp:142]   --->   Operation 542 'select' 'temp_b_int8_10_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%temp_b_int8_11_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 88, i32 95)" [src/modules.hpp:142]   --->   Operation 543 'partselect' 'temp_b_int8_11_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.39ns)   --->   "%temp_b_int8_11_1_V_37 = select i1 %j, i8 %temp_b_int8_11_0_V, i8 %temp_b_int8_11_1_V_40" [src/modules.hpp:142]   --->   Operation 544 'select' 'temp_b_int8_11_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.39ns)   --->   "%temp_b_int8_11_1_V_38 = select i1 %j, i8 %temp_b_int8_11_1_V_39, i8 %temp_b_int8_11_0_V" [src/modules.hpp:142]   --->   Operation 545 'select' 'temp_b_int8_11_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%temp_b_int8_12_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 96, i32 103)" [src/modules.hpp:142]   --->   Operation 546 'partselect' 'temp_b_int8_12_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.39ns)   --->   "%temp_b_int8_12_1_V_37 = select i1 %j, i8 %temp_b_int8_12_0_V, i8 %temp_b_int8_12_1_V_40" [src/modules.hpp:142]   --->   Operation 547 'select' 'temp_b_int8_12_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.39ns)   --->   "%temp_b_int8_12_1_V_38 = select i1 %j, i8 %temp_b_int8_12_1_V_39, i8 %temp_b_int8_12_0_V" [src/modules.hpp:142]   --->   Operation 548 'select' 'temp_b_int8_12_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%temp_b_int8_13_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 104, i32 111)" [src/modules.hpp:142]   --->   Operation 549 'partselect' 'temp_b_int8_13_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.39ns)   --->   "%temp_b_int8_13_1_V_37 = select i1 %j, i8 %temp_b_int8_13_0_V, i8 %temp_b_int8_13_1_V_40" [src/modules.hpp:142]   --->   Operation 550 'select' 'temp_b_int8_13_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.39ns)   --->   "%temp_b_int8_13_1_V_38 = select i1 %j, i8 %temp_b_int8_13_1_V_39, i8 %temp_b_int8_13_0_V" [src/modules.hpp:142]   --->   Operation 551 'select' 'temp_b_int8_13_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%temp_b_int8_14_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 112, i32 119)" [src/modules.hpp:142]   --->   Operation 552 'partselect' 'temp_b_int8_14_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 553 [1/1] (0.39ns)   --->   "%temp_b_int8_14_1_V_37 = select i1 %j, i8 %temp_b_int8_14_0_V, i8 %temp_b_int8_14_1_V_40" [src/modules.hpp:142]   --->   Operation 553 'select' 'temp_b_int8_14_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.39ns)   --->   "%temp_b_int8_14_1_V_38 = select i1 %j, i8 %temp_b_int8_14_1_V_39, i8 %temp_b_int8_14_0_V" [src/modules.hpp:142]   --->   Operation 554 'select' 'temp_b_int8_14_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.00ns)   --->   "%temp_b_int8_15_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 120, i32 127)" [src/modules.hpp:142]   --->   Operation 555 'partselect' 'temp_b_int8_15_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 556 [1/1] (0.39ns)   --->   "%temp_b_int8_15_1_V_37 = select i1 %j, i8 %temp_b_int8_15_0_V, i8 %temp_b_int8_15_1_V_40" [src/modules.hpp:142]   --->   Operation 556 'select' 'temp_b_int8_15_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 557 [1/1] (0.39ns)   --->   "%temp_b_int8_15_1_V_38 = select i1 %j, i8 %temp_b_int8_15_1_V_39, i8 %temp_b_int8_15_0_V" [src/modules.hpp:142]   --->   Operation 557 'select' 'temp_b_int8_15_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%temp_b_int8_16_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 128, i32 135)" [src/modules.hpp:142]   --->   Operation 558 'partselect' 'temp_b_int8_16_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.39ns)   --->   "%temp_b_int8_16_1_V_37 = select i1 %j, i8 %temp_b_int8_16_0_V, i8 %temp_b_int8_16_1_V_40" [src/modules.hpp:142]   --->   Operation 559 'select' 'temp_b_int8_16_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 560 [1/1] (0.39ns)   --->   "%temp_b_int8_16_1_V_38 = select i1 %j, i8 %temp_b_int8_16_1_V_39, i8 %temp_b_int8_16_0_V" [src/modules.hpp:142]   --->   Operation 560 'select' 'temp_b_int8_16_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%temp_b_int8_17_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 136, i32 143)" [src/modules.hpp:142]   --->   Operation 561 'partselect' 'temp_b_int8_17_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.39ns)   --->   "%temp_b_int8_17_1_V_37 = select i1 %j, i8 %temp_b_int8_17_0_V, i8 %temp_b_int8_17_1_V_40" [src/modules.hpp:142]   --->   Operation 562 'select' 'temp_b_int8_17_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.39ns)   --->   "%temp_b_int8_17_1_V_38 = select i1 %j, i8 %temp_b_int8_17_1_V_39, i8 %temp_b_int8_17_0_V" [src/modules.hpp:142]   --->   Operation 563 'select' 'temp_b_int8_17_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%temp_b_int8_18_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 144, i32 151)" [src/modules.hpp:142]   --->   Operation 564 'partselect' 'temp_b_int8_18_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 565 [1/1] (0.39ns)   --->   "%temp_b_int8_18_1_V_37 = select i1 %j, i8 %temp_b_int8_18_0_V, i8 %temp_b_int8_18_1_V_40" [src/modules.hpp:142]   --->   Operation 565 'select' 'temp_b_int8_18_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.39ns)   --->   "%temp_b_int8_18_1_V_38 = select i1 %j, i8 %temp_b_int8_18_1_V_39, i8 %temp_b_int8_18_0_V" [src/modules.hpp:142]   --->   Operation 566 'select' 'temp_b_int8_18_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.00ns)   --->   "%temp_b_int8_19_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 152, i32 159)" [src/modules.hpp:142]   --->   Operation 567 'partselect' 'temp_b_int8_19_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 568 [1/1] (0.39ns)   --->   "%temp_b_int8_19_1_V_37 = select i1 %j, i8 %temp_b_int8_19_0_V, i8 %temp_b_int8_19_1_V_40" [src/modules.hpp:142]   --->   Operation 568 'select' 'temp_b_int8_19_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 569 [1/1] (0.39ns)   --->   "%temp_b_int8_19_1_V_38 = select i1 %j, i8 %temp_b_int8_19_1_V_39, i8 %temp_b_int8_19_0_V" [src/modules.hpp:142]   --->   Operation 569 'select' 'temp_b_int8_19_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 570 [1/1] (0.00ns)   --->   "%temp_b_int8_20_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 160, i32 167)" [src/modules.hpp:142]   --->   Operation 570 'partselect' 'temp_b_int8_20_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 571 [1/1] (0.39ns)   --->   "%temp_b_int8_20_1_V_37 = select i1 %j, i8 %temp_b_int8_20_0_V, i8 %temp_b_int8_20_1_V_40" [src/modules.hpp:142]   --->   Operation 571 'select' 'temp_b_int8_20_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.39ns)   --->   "%temp_b_int8_20_1_V_38 = select i1 %j, i8 %temp_b_int8_20_1_V_39, i8 %temp_b_int8_20_0_V" [src/modules.hpp:142]   --->   Operation 572 'select' 'temp_b_int8_20_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%temp_b_int8_21_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 168, i32 175)" [src/modules.hpp:142]   --->   Operation 573 'partselect' 'temp_b_int8_21_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.39ns)   --->   "%temp_b_int8_21_1_V_37 = select i1 %j, i8 %temp_b_int8_21_0_V, i8 %temp_b_int8_21_1_V_40" [src/modules.hpp:142]   --->   Operation 574 'select' 'temp_b_int8_21_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 575 [1/1] (0.39ns)   --->   "%temp_b_int8_21_1_V_38 = select i1 %j, i8 %temp_b_int8_21_1_V_39, i8 %temp_b_int8_21_0_V" [src/modules.hpp:142]   --->   Operation 575 'select' 'temp_b_int8_21_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%temp_b_int8_22_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 176, i32 183)" [src/modules.hpp:142]   --->   Operation 576 'partselect' 'temp_b_int8_22_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.39ns)   --->   "%temp_b_int8_22_1_V_37 = select i1 %j, i8 %temp_b_int8_22_0_V, i8 %temp_b_int8_22_1_V_40" [src/modules.hpp:142]   --->   Operation 577 'select' 'temp_b_int8_22_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 578 [1/1] (0.39ns)   --->   "%temp_b_int8_22_1_V_38 = select i1 %j, i8 %temp_b_int8_22_1_V_39, i8 %temp_b_int8_22_0_V" [src/modules.hpp:142]   --->   Operation 578 'select' 'temp_b_int8_22_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%temp_b_int8_23_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 184, i32 191)" [src/modules.hpp:142]   --->   Operation 579 'partselect' 'temp_b_int8_23_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.39ns)   --->   "%temp_b_int8_23_1_V_37 = select i1 %j, i8 %temp_b_int8_23_1_V_40, i8 %temp_b_int8_23_0_V" [src/modules.hpp:142]   --->   Operation 580 'select' 'temp_b_int8_23_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 581 [1/1] (0.39ns)   --->   "%temp_b_int8_23_1_V_38 = select i1 %j, i8 %temp_b_int8_23_0_V, i8 %temp_b_int8_23_1_V_39" [src/modules.hpp:142]   --->   Operation 581 'select' 'temp_b_int8_23_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 582 [1/1] (0.00ns)   --->   "%temp_b_int8_24_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 192, i32 199)" [src/modules.hpp:142]   --->   Operation 582 'partselect' 'temp_b_int8_24_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.39ns)   --->   "%temp_b_int8_24_1_V_37 = select i1 %j, i8 %temp_b_int8_24_1_V_40, i8 %temp_b_int8_24_0_V" [src/modules.hpp:142]   --->   Operation 583 'select' 'temp_b_int8_24_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (0.39ns)   --->   "%temp_b_int8_24_1_V_38 = select i1 %j, i8 %temp_b_int8_24_0_V, i8 %temp_b_int8_24_1_V_39" [src/modules.hpp:142]   --->   Operation 584 'select' 'temp_b_int8_24_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%temp_b_int8_25_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 200, i32 207)" [src/modules.hpp:142]   --->   Operation 585 'partselect' 'temp_b_int8_25_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.39ns)   --->   "%temp_b_int8_25_1_V_37 = select i1 %j, i8 %temp_b_int8_25_1_V_40, i8 %temp_b_int8_25_0_V" [src/modules.hpp:142]   --->   Operation 586 'select' 'temp_b_int8_25_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.39ns)   --->   "%temp_b_int8_25_1_V_38 = select i1 %j, i8 %temp_b_int8_25_0_V, i8 %temp_b_int8_25_1_V_39" [src/modules.hpp:142]   --->   Operation 587 'select' 'temp_b_int8_25_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%temp_b_int8_26_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 208, i32 215)" [src/modules.hpp:142]   --->   Operation 588 'partselect' 'temp_b_int8_26_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.39ns)   --->   "%temp_b_int8_26_1_V_37 = select i1 %j, i8 %temp_b_int8_26_1_V_40, i8 %temp_b_int8_26_0_V" [src/modules.hpp:142]   --->   Operation 589 'select' 'temp_b_int8_26_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.39ns)   --->   "%temp_b_int8_26_1_V_38 = select i1 %j, i8 %temp_b_int8_26_0_V, i8 %temp_b_int8_26_1_V_39" [src/modules.hpp:142]   --->   Operation 590 'select' 'temp_b_int8_26_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%temp_b_int8_27_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 216, i32 223)" [src/modules.hpp:142]   --->   Operation 591 'partselect' 'temp_b_int8_27_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.39ns)   --->   "%temp_b_int8_27_1_V_37 = select i1 %j, i8 %temp_b_int8_27_1_V_40, i8 %temp_b_int8_27_0_V" [src/modules.hpp:142]   --->   Operation 592 'select' 'temp_b_int8_27_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.39ns)   --->   "%temp_b_int8_27_1_V_38 = select i1 %j, i8 %temp_b_int8_27_0_V, i8 %temp_b_int8_27_1_V_39" [src/modules.hpp:142]   --->   Operation 593 'select' 'temp_b_int8_27_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%temp_b_int8_28_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 224, i32 231)" [src/modules.hpp:142]   --->   Operation 594 'partselect' 'temp_b_int8_28_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.39ns)   --->   "%temp_b_int8_28_1_V_37 = select i1 %j, i8 %temp_b_int8_28_1_V_40, i8 %temp_b_int8_28_0_V" [src/modules.hpp:142]   --->   Operation 595 'select' 'temp_b_int8_28_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.39ns)   --->   "%temp_b_int8_28_1_V_38 = select i1 %j, i8 %temp_b_int8_28_0_V, i8 %temp_b_int8_28_1_V_39" [src/modules.hpp:142]   --->   Operation 596 'select' 'temp_b_int8_28_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%temp_b_int8_29_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 232, i32 239)" [src/modules.hpp:142]   --->   Operation 597 'partselect' 'temp_b_int8_29_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.39ns)   --->   "%temp_b_int8_29_1_V_37 = select i1 %j, i8 %temp_b_int8_29_1_V_40, i8 %temp_b_int8_29_0_V" [src/modules.hpp:142]   --->   Operation 598 'select' 'temp_b_int8_29_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.39ns)   --->   "%temp_b_int8_29_1_V_38 = select i1 %j, i8 %temp_b_int8_29_0_V, i8 %temp_b_int8_29_1_V_39" [src/modules.hpp:142]   --->   Operation 599 'select' 'temp_b_int8_29_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns)   --->   "%temp_b_int8_30_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 240, i32 247)" [src/modules.hpp:142]   --->   Operation 600 'partselect' 'temp_b_int8_30_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.39ns)   --->   "%temp_b_int8_30_1_V_37 = select i1 %j, i8 %temp_b_int8_30_1_V_40, i8 %temp_b_int8_30_0_V" [src/modules.hpp:142]   --->   Operation 601 'select' 'temp_b_int8_30_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.39ns)   --->   "%temp_b_int8_30_1_V_38 = select i1 %j, i8 %temp_b_int8_30_0_V, i8 %temp_b_int8_30_1_V_39" [src/modules.hpp:142]   --->   Operation 602 'select' 'temp_b_int8_30_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%temp_b_int8_31_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_72, i32 248, i32 255)" [src/modules.hpp:142]   --->   Operation 603 'partselect' 'temp_b_int8_31_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.39ns)   --->   "%temp_b_int8_31_1_V_37 = select i1 %j, i8 %temp_b_int8_31_1_V_40, i8 %temp_b_int8_31_0_V" [src/modules.hpp:142]   --->   Operation 604 'select' 'temp_b_int8_31_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (0.39ns)   --->   "%temp_b_int8_31_1_V_38 = select i1 %j, i8 %temp_b_int8_31_0_V, i8 %temp_b_int8_31_1_V_39" [src/modules.hpp:142]   --->   Operation 605 'select' 'temp_b_int8_31_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.00ns)   --->   "%temp_b_int8_32_0_V = trunc i256 %tmp_V_73 to i8" [src/modules.hpp:142]   --->   Operation 606 'trunc' 'temp_b_int8_32_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 607 [1/1] (0.39ns)   --->   "%temp_b_int8_32_1_V_37 = select i1 %j, i8 %temp_b_int8_32_1_V_40, i8 %temp_b_int8_32_0_V" [src/modules.hpp:142]   --->   Operation 607 'select' 'temp_b_int8_32_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 608 [1/1] (0.39ns)   --->   "%temp_b_int8_32_1_V_38 = select i1 %j, i8 %temp_b_int8_32_0_V, i8 %temp_b_int8_32_1_V_39" [src/modules.hpp:142]   --->   Operation 608 'select' 'temp_b_int8_32_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 609 [1/1] (0.00ns)   --->   "%temp_b_int8_33_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 8, i32 15)" [src/modules.hpp:142]   --->   Operation 609 'partselect' 'temp_b_int8_33_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 610 [1/1] (0.39ns)   --->   "%temp_b_int8_33_1_V_37 = select i1 %j, i8 %temp_b_int8_33_1_V_40, i8 %temp_b_int8_33_0_V" [src/modules.hpp:142]   --->   Operation 610 'select' 'temp_b_int8_33_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.39ns)   --->   "%temp_b_int8_33_1_V_38 = select i1 %j, i8 %temp_b_int8_33_0_V, i8 %temp_b_int8_33_1_V_39" [src/modules.hpp:142]   --->   Operation 611 'select' 'temp_b_int8_33_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns)   --->   "%temp_b_int8_34_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 16, i32 23)" [src/modules.hpp:142]   --->   Operation 612 'partselect' 'temp_b_int8_34_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 613 [1/1] (0.39ns)   --->   "%temp_b_int8_34_1_V_37 = select i1 %j, i8 %temp_b_int8_34_1_V_40, i8 %temp_b_int8_34_0_V" [src/modules.hpp:142]   --->   Operation 613 'select' 'temp_b_int8_34_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.39ns)   --->   "%temp_b_int8_34_1_V_38 = select i1 %j, i8 %temp_b_int8_34_0_V, i8 %temp_b_int8_34_1_V_39" [src/modules.hpp:142]   --->   Operation 614 'select' 'temp_b_int8_34_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns)   --->   "%temp_b_int8_35_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 24, i32 31)" [src/modules.hpp:142]   --->   Operation 615 'partselect' 'temp_b_int8_35_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 616 [1/1] (0.39ns)   --->   "%temp_b_int8_35_1_V_37 = select i1 %j, i8 %temp_b_int8_35_1_V_40, i8 %temp_b_int8_35_0_V" [src/modules.hpp:142]   --->   Operation 616 'select' 'temp_b_int8_35_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.39ns)   --->   "%temp_b_int8_35_1_V_38 = select i1 %j, i8 %temp_b_int8_35_0_V, i8 %temp_b_int8_35_1_V_39" [src/modules.hpp:142]   --->   Operation 617 'select' 'temp_b_int8_35_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.00ns)   --->   "%temp_b_int8_36_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 32, i32 39)" [src/modules.hpp:142]   --->   Operation 618 'partselect' 'temp_b_int8_36_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 619 [1/1] (0.39ns)   --->   "%temp_b_int8_36_1_V_37 = select i1 %j, i8 %temp_b_int8_36_1_V_40, i8 %temp_b_int8_36_0_V" [src/modules.hpp:142]   --->   Operation 619 'select' 'temp_b_int8_36_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 620 [1/1] (0.39ns)   --->   "%temp_b_int8_36_1_V_38 = select i1 %j, i8 %temp_b_int8_36_0_V, i8 %temp_b_int8_36_1_V_39" [src/modules.hpp:142]   --->   Operation 620 'select' 'temp_b_int8_36_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 621 [1/1] (0.00ns)   --->   "%temp_b_int8_37_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 40, i32 47)" [src/modules.hpp:142]   --->   Operation 621 'partselect' 'temp_b_int8_37_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 622 [1/1] (0.39ns)   --->   "%temp_b_int8_37_1_V_37 = select i1 %j, i8 %temp_b_int8_37_0_V, i8 %temp_b_int8_37_1_V_40" [src/modules.hpp:142]   --->   Operation 622 'select' 'temp_b_int8_37_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.39ns)   --->   "%temp_b_int8_37_1_V_38 = select i1 %j, i8 %temp_b_int8_37_1_V_39, i8 %temp_b_int8_37_0_V" [src/modules.hpp:142]   --->   Operation 623 'select' 'temp_b_int8_37_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%temp_b_int8_38_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 48, i32 55)" [src/modules.hpp:142]   --->   Operation 624 'partselect' 'temp_b_int8_38_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.39ns)   --->   "%temp_b_int8_38_1_V_37 = select i1 %j, i8 %temp_b_int8_38_0_V, i8 %temp_b_int8_38_1_V_40" [src/modules.hpp:142]   --->   Operation 625 'select' 'temp_b_int8_38_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.39ns)   --->   "%temp_b_int8_38_1_V_38 = select i1 %j, i8 %temp_b_int8_38_1_V_39, i8 %temp_b_int8_38_0_V" [src/modules.hpp:142]   --->   Operation 626 'select' 'temp_b_int8_38_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns)   --->   "%temp_b_int8_39_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 56, i32 63)" [src/modules.hpp:142]   --->   Operation 627 'partselect' 'temp_b_int8_39_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 628 [1/1] (0.39ns)   --->   "%temp_b_int8_39_1_V_37 = select i1 %j, i8 %temp_b_int8_39_0_V, i8 %temp_b_int8_39_1_V_40" [src/modules.hpp:142]   --->   Operation 628 'select' 'temp_b_int8_39_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.39ns)   --->   "%temp_b_int8_39_1_V_38 = select i1 %j, i8 %temp_b_int8_39_1_V_39, i8 %temp_b_int8_39_0_V" [src/modules.hpp:142]   --->   Operation 629 'select' 'temp_b_int8_39_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns)   --->   "%temp_b_int8_40_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 64, i32 71)" [src/modules.hpp:142]   --->   Operation 630 'partselect' 'temp_b_int8_40_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 631 [1/1] (0.39ns)   --->   "%temp_b_int8_40_1_V_37 = select i1 %j, i8 %temp_b_int8_40_0_V, i8 %temp_b_int8_40_1_V_40" [src/modules.hpp:142]   --->   Operation 631 'select' 'temp_b_int8_40_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.39ns)   --->   "%temp_b_int8_40_1_V_38 = select i1 %j, i8 %temp_b_int8_40_1_V_39, i8 %temp_b_int8_40_0_V" [src/modules.hpp:142]   --->   Operation 632 'select' 'temp_b_int8_40_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%temp_b_int8_41_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 72, i32 79)" [src/modules.hpp:142]   --->   Operation 633 'partselect' 'temp_b_int8_41_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.39ns)   --->   "%temp_b_int8_41_1_V_37 = select i1 %j, i8 %temp_b_int8_41_0_V, i8 %temp_b_int8_41_1_V_40" [src/modules.hpp:142]   --->   Operation 634 'select' 'temp_b_int8_41_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.39ns)   --->   "%temp_b_int8_41_1_V_38 = select i1 %j, i8 %temp_b_int8_41_1_V_39, i8 %temp_b_int8_41_0_V" [src/modules.hpp:142]   --->   Operation 635 'select' 'temp_b_int8_41_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%temp_b_int8_42_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 80, i32 87)" [src/modules.hpp:142]   --->   Operation 636 'partselect' 'temp_b_int8_42_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.39ns)   --->   "%temp_b_int8_42_1_V_37 = select i1 %j, i8 %temp_b_int8_42_0_V, i8 %temp_b_int8_42_1_V_40" [src/modules.hpp:142]   --->   Operation 637 'select' 'temp_b_int8_42_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.39ns)   --->   "%temp_b_int8_42_1_V_38 = select i1 %j, i8 %temp_b_int8_42_1_V_39, i8 %temp_b_int8_42_0_V" [src/modules.hpp:142]   --->   Operation 638 'select' 'temp_b_int8_42_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%temp_b_int8_43_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 88, i32 95)" [src/modules.hpp:142]   --->   Operation 639 'partselect' 'temp_b_int8_43_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.39ns)   --->   "%temp_b_int8_43_1_V_37 = select i1 %j, i8 %temp_b_int8_43_0_V, i8 %temp_b_int8_43_1_V_40" [src/modules.hpp:142]   --->   Operation 640 'select' 'temp_b_int8_43_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 641 [1/1] (0.39ns)   --->   "%temp_b_int8_43_1_V_38 = select i1 %j, i8 %temp_b_int8_43_1_V_39, i8 %temp_b_int8_43_0_V" [src/modules.hpp:142]   --->   Operation 641 'select' 'temp_b_int8_43_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns)   --->   "%temp_b_int8_44_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 96, i32 103)" [src/modules.hpp:142]   --->   Operation 642 'partselect' 'temp_b_int8_44_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 643 [1/1] (0.39ns)   --->   "%temp_b_int8_44_1_V_37 = select i1 %j, i8 %temp_b_int8_44_0_V, i8 %temp_b_int8_44_1_V_40" [src/modules.hpp:142]   --->   Operation 643 'select' 'temp_b_int8_44_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.39ns)   --->   "%temp_b_int8_44_1_V_38 = select i1 %j, i8 %temp_b_int8_44_1_V_39, i8 %temp_b_int8_44_0_V" [src/modules.hpp:142]   --->   Operation 644 'select' 'temp_b_int8_44_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.00ns)   --->   "%temp_b_int8_45_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 104, i32 111)" [src/modules.hpp:142]   --->   Operation 645 'partselect' 'temp_b_int8_45_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 646 [1/1] (0.39ns)   --->   "%temp_b_int8_45_1_V_37 = select i1 %j, i8 %temp_b_int8_45_0_V, i8 %temp_b_int8_45_1_V_40" [src/modules.hpp:142]   --->   Operation 646 'select' 'temp_b_int8_45_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.39ns)   --->   "%temp_b_int8_45_1_V_38 = select i1 %j, i8 %temp_b_int8_45_1_V_39, i8 %temp_b_int8_45_0_V" [src/modules.hpp:142]   --->   Operation 647 'select' 'temp_b_int8_45_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.00ns)   --->   "%temp_b_int8_46_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 112, i32 119)" [src/modules.hpp:142]   --->   Operation 648 'partselect' 'temp_b_int8_46_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.39ns)   --->   "%temp_b_int8_46_1_V_37 = select i1 %j, i8 %temp_b_int8_46_0_V, i8 %temp_b_int8_46_1_V_40" [src/modules.hpp:142]   --->   Operation 649 'select' 'temp_b_int8_46_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.39ns)   --->   "%temp_b_int8_46_1_V_38 = select i1 %j, i8 %temp_b_int8_46_1_V_39, i8 %temp_b_int8_46_0_V" [src/modules.hpp:142]   --->   Operation 650 'select' 'temp_b_int8_46_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%temp_b_int8_47_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 120, i32 127)" [src/modules.hpp:142]   --->   Operation 651 'partselect' 'temp_b_int8_47_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.39ns)   --->   "%temp_b_int8_47_1_V_37 = select i1 %j, i8 %temp_b_int8_47_0_V, i8 %temp_b_int8_47_1_V_40" [src/modules.hpp:142]   --->   Operation 652 'select' 'temp_b_int8_47_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 653 [1/1] (0.39ns)   --->   "%temp_b_int8_47_1_V_38 = select i1 %j, i8 %temp_b_int8_47_1_V_39, i8 %temp_b_int8_47_0_V" [src/modules.hpp:142]   --->   Operation 653 'select' 'temp_b_int8_47_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%temp_b_int8_48_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 128, i32 135)" [src/modules.hpp:142]   --->   Operation 654 'partselect' 'temp_b_int8_48_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.39ns)   --->   "%temp_b_int8_48_1_V_37 = select i1 %j, i8 %temp_b_int8_48_0_V, i8 %temp_b_int8_48_1_V_40" [src/modules.hpp:142]   --->   Operation 655 'select' 'temp_b_int8_48_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 656 [1/1] (0.39ns)   --->   "%temp_b_int8_48_1_V_38 = select i1 %j, i8 %temp_b_int8_48_1_V_39, i8 %temp_b_int8_48_0_V" [src/modules.hpp:142]   --->   Operation 656 'select' 'temp_b_int8_48_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%temp_b_int8_49_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 136, i32 143)" [src/modules.hpp:142]   --->   Operation 657 'partselect' 'temp_b_int8_49_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.39ns)   --->   "%temp_b_int8_49_1_V_37 = select i1 %j, i8 %temp_b_int8_49_0_V, i8 %temp_b_int8_49_1_V_40" [src/modules.hpp:142]   --->   Operation 658 'select' 'temp_b_int8_49_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.39ns)   --->   "%temp_b_int8_49_1_V_38 = select i1 %j, i8 %temp_b_int8_49_1_V_39, i8 %temp_b_int8_49_0_V" [src/modules.hpp:142]   --->   Operation 659 'select' 'temp_b_int8_49_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%temp_b_int8_50_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 144, i32 151)" [src/modules.hpp:142]   --->   Operation 660 'partselect' 'temp_b_int8_50_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.39ns)   --->   "%temp_b_int8_50_1_V_37 = select i1 %j, i8 %temp_b_int8_50_0_V, i8 %temp_b_int8_50_1_V_40" [src/modules.hpp:142]   --->   Operation 661 'select' 'temp_b_int8_50_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.39ns)   --->   "%temp_b_int8_50_1_V_38 = select i1 %j, i8 %temp_b_int8_50_1_V_39, i8 %temp_b_int8_50_0_V" [src/modules.hpp:142]   --->   Operation 662 'select' 'temp_b_int8_50_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns)   --->   "%temp_b_int8_51_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 152, i32 159)" [src/modules.hpp:142]   --->   Operation 663 'partselect' 'temp_b_int8_51_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.39ns)   --->   "%temp_b_int8_51_1_V_37 = select i1 %j, i8 %temp_b_int8_51_0_V, i8 %temp_b_int8_51_1_V_40" [src/modules.hpp:142]   --->   Operation 664 'select' 'temp_b_int8_51_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.39ns)   --->   "%temp_b_int8_51_1_V_38 = select i1 %j, i8 %temp_b_int8_51_1_V_39, i8 %temp_b_int8_51_0_V" [src/modules.hpp:142]   --->   Operation 665 'select' 'temp_b_int8_51_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.00ns)   --->   "%temp_b_int8_52_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 160, i32 167)" [src/modules.hpp:142]   --->   Operation 666 'partselect' 'temp_b_int8_52_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 667 [1/1] (0.39ns)   --->   "%temp_b_int8_52_1_V_37 = select i1 %j, i8 %temp_b_int8_52_0_V, i8 %temp_b_int8_52_1_V_40" [src/modules.hpp:142]   --->   Operation 667 'select' 'temp_b_int8_52_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.39ns)   --->   "%temp_b_int8_52_1_V_38 = select i1 %j, i8 %temp_b_int8_52_1_V_39, i8 %temp_b_int8_52_0_V" [src/modules.hpp:142]   --->   Operation 668 'select' 'temp_b_int8_52_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%temp_b_int8_53_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 168, i32 175)" [src/modules.hpp:142]   --->   Operation 669 'partselect' 'temp_b_int8_53_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.39ns)   --->   "%temp_b_int8_53_1_V_37 = select i1 %j, i8 %temp_b_int8_53_0_V, i8 %temp_b_int8_53_1_V_40" [src/modules.hpp:142]   --->   Operation 670 'select' 'temp_b_int8_53_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.39ns)   --->   "%temp_b_int8_53_1_V_38 = select i1 %j, i8 %temp_b_int8_53_1_V_39, i8 %temp_b_int8_53_0_V" [src/modules.hpp:142]   --->   Operation 671 'select' 'temp_b_int8_53_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%temp_b_int8_54_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 176, i32 183)" [src/modules.hpp:142]   --->   Operation 672 'partselect' 'temp_b_int8_54_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.39ns)   --->   "%temp_b_int8_54_1_V_37 = select i1 %j, i8 %temp_b_int8_54_0_V, i8 %temp_b_int8_54_1_V_40" [src/modules.hpp:142]   --->   Operation 673 'select' 'temp_b_int8_54_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.39ns)   --->   "%temp_b_int8_54_1_V_38 = select i1 %j, i8 %temp_b_int8_54_1_V_39, i8 %temp_b_int8_54_0_V" [src/modules.hpp:142]   --->   Operation 674 'select' 'temp_b_int8_54_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%temp_b_int8_55_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 184, i32 191)" [src/modules.hpp:142]   --->   Operation 675 'partselect' 'temp_b_int8_55_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.39ns)   --->   "%temp_b_int8_55_1_V_37 = select i1 %j, i8 %temp_b_int8_55_0_V, i8 %temp_b_int8_55_1_V_40" [src/modules.hpp:142]   --->   Operation 676 'select' 'temp_b_int8_55_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.39ns)   --->   "%temp_b_int8_55_1_V_38 = select i1 %j, i8 %temp_b_int8_55_1_V_39, i8 %temp_b_int8_55_0_V" [src/modules.hpp:142]   --->   Operation 677 'select' 'temp_b_int8_55_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%temp_b_int8_56_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 192, i32 199)" [src/modules.hpp:142]   --->   Operation 678 'partselect' 'temp_b_int8_56_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.39ns)   --->   "%temp_b_int8_56_1_V_37 = select i1 %j, i8 %temp_b_int8_56_0_V, i8 %temp_b_int8_56_1_V_40" [src/modules.hpp:142]   --->   Operation 679 'select' 'temp_b_int8_56_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.39ns)   --->   "%temp_b_int8_56_1_V_38 = select i1 %j, i8 %temp_b_int8_56_1_V_39, i8 %temp_b_int8_56_0_V" [src/modules.hpp:142]   --->   Operation 680 'select' 'temp_b_int8_56_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%temp_b_int8_57_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 200, i32 207)" [src/modules.hpp:142]   --->   Operation 681 'partselect' 'temp_b_int8_57_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.39ns)   --->   "%temp_b_int8_57_1_V_37 = select i1 %j, i8 %temp_b_int8_57_0_V, i8 %temp_b_int8_57_1_V_40" [src/modules.hpp:142]   --->   Operation 682 'select' 'temp_b_int8_57_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.39ns)   --->   "%temp_b_int8_57_1_V_38 = select i1 %j, i8 %temp_b_int8_57_1_V_39, i8 %temp_b_int8_57_0_V" [src/modules.hpp:142]   --->   Operation 683 'select' 'temp_b_int8_57_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%temp_b_int8_58_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 208, i32 215)" [src/modules.hpp:142]   --->   Operation 684 'partselect' 'temp_b_int8_58_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.39ns)   --->   "%temp_b_int8_58_1_V_37 = select i1 %j, i8 %temp_b_int8_58_0_V, i8 %temp_b_int8_58_1_V_40" [src/modules.hpp:142]   --->   Operation 685 'select' 'temp_b_int8_58_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.39ns)   --->   "%temp_b_int8_58_1_V_38 = select i1 %j, i8 %temp_b_int8_58_1_V_39, i8 %temp_b_int8_58_0_V" [src/modules.hpp:142]   --->   Operation 686 'select' 'temp_b_int8_58_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.00ns)   --->   "%temp_b_int8_59_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 216, i32 223)" [src/modules.hpp:142]   --->   Operation 687 'partselect' 'temp_b_int8_59_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 688 [1/1] (0.39ns)   --->   "%temp_b_int8_59_1_V_37 = select i1 %j, i8 %temp_b_int8_59_0_V, i8 %temp_b_int8_59_1_V_40" [src/modules.hpp:142]   --->   Operation 688 'select' 'temp_b_int8_59_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.39ns)   --->   "%temp_b_int8_59_1_V_38 = select i1 %j, i8 %temp_b_int8_59_1_V_39, i8 %temp_b_int8_59_0_V" [src/modules.hpp:142]   --->   Operation 689 'select' 'temp_b_int8_59_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.00ns)   --->   "%temp_b_int8_60_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 224, i32 231)" [src/modules.hpp:142]   --->   Operation 690 'partselect' 'temp_b_int8_60_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 691 [1/1] (0.39ns)   --->   "%temp_b_int8_60_1_V_37 = select i1 %j, i8 %temp_b_int8_60_0_V, i8 %temp_b_int8_60_1_V_40" [src/modules.hpp:142]   --->   Operation 691 'select' 'temp_b_int8_60_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.39ns)   --->   "%temp_b_int8_60_1_V_38 = select i1 %j, i8 %temp_b_int8_60_1_V_39, i8 %temp_b_int8_60_0_V" [src/modules.hpp:142]   --->   Operation 692 'select' 'temp_b_int8_60_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%temp_b_int8_61_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 232, i32 239)" [src/modules.hpp:142]   --->   Operation 693 'partselect' 'temp_b_int8_61_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.39ns)   --->   "%temp_b_int8_61_1_V_37 = select i1 %j, i8 %temp_b_int8_61_0_V, i8 %temp_b_int8_61_1_V_40" [src/modules.hpp:142]   --->   Operation 694 'select' 'temp_b_int8_61_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 695 [1/1] (0.39ns)   --->   "%temp_b_int8_61_1_V_38 = select i1 %j, i8 %temp_b_int8_61_1_V_39, i8 %temp_b_int8_61_0_V" [src/modules.hpp:142]   --->   Operation 695 'select' 'temp_b_int8_61_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%temp_b_int8_62_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 240, i32 247)" [src/modules.hpp:142]   --->   Operation 696 'partselect' 'temp_b_int8_62_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.39ns)   --->   "%temp_b_int8_62_1_V_37 = select i1 %j, i8 %temp_b_int8_62_0_V, i8 %temp_b_int8_62_1_V_40" [src/modules.hpp:142]   --->   Operation 697 'select' 'temp_b_int8_62_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 698 [1/1] (0.39ns)   --->   "%temp_b_int8_62_1_V_38 = select i1 %j, i8 %temp_b_int8_62_1_V_39, i8 %temp_b_int8_62_0_V" [src/modules.hpp:142]   --->   Operation 698 'select' 'temp_b_int8_62_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 699 [1/1] (0.00ns)   --->   "%temp_b_int8_63_0_V = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_V_73, i32 248, i32 255)" [src/modules.hpp:142]   --->   Operation 699 'partselect' 'temp_b_int8_63_0_V' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 700 [1/1] (0.39ns)   --->   "%temp_b_int8_63_1_V_37 = select i1 %j, i8 %temp_b_int8_63_0_V, i8 %temp_b_int8_63_1_V_40" [src/modules.hpp:142]   --->   Operation 700 'select' 'temp_b_int8_63_1_V_37' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.39ns)   --->   "%temp_b_int8_63_1_V_38 = select i1 %j, i8 %temp_b_int8_63_1_V_39, i8 %temp_b_int8_63_0_V" [src/modules.hpp:142]   --->   Operation 701 'select' 'temp_b_int8_63_1_V_38' <Predicate = (icmp_ln136)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_63_1_V_37, i8* %temp_b_int8_63_1_V_35" [src/modules.hpp:142]   --->   Operation 702 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_63_1_V_38, i8* %temp_b_int8_63_1_V" [src/modules.hpp:142]   --->   Operation 703 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_62_1_V_37, i8* %temp_b_int8_62_1_V_35" [src/modules.hpp:142]   --->   Operation 704 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 705 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_62_1_V_38, i8* %temp_b_int8_62_1_V" [src/modules.hpp:142]   --->   Operation 705 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 706 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_61_1_V_37, i8* %temp_b_int8_61_1_V_35" [src/modules.hpp:142]   --->   Operation 706 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_61_1_V_38, i8* %temp_b_int8_61_1_V" [src/modules.hpp:142]   --->   Operation 707 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_60_1_V_37, i8* %temp_b_int8_60_1_V_35" [src/modules.hpp:142]   --->   Operation 708 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_60_1_V_38, i8* %temp_b_int8_60_1_V" [src/modules.hpp:142]   --->   Operation 709 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_59_1_V_37, i8* %temp_b_int8_59_1_V_35" [src/modules.hpp:142]   --->   Operation 710 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_59_1_V_38, i8* %temp_b_int8_59_1_V" [src/modules.hpp:142]   --->   Operation 711 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_58_1_V_37, i8* %temp_b_int8_58_1_V_35" [src/modules.hpp:142]   --->   Operation 712 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_58_1_V_38, i8* %temp_b_int8_58_1_V" [src/modules.hpp:142]   --->   Operation 713 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_57_1_V_37, i8* %temp_b_int8_57_1_V_35" [src/modules.hpp:142]   --->   Operation 714 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_57_1_V_38, i8* %temp_b_int8_57_1_V" [src/modules.hpp:142]   --->   Operation 715 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_56_1_V_37, i8* %temp_b_int8_56_1_V_35" [src/modules.hpp:142]   --->   Operation 716 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_56_1_V_38, i8* %temp_b_int8_56_1_V" [src/modules.hpp:142]   --->   Operation 717 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_55_1_V_37, i8* %temp_b_int8_55_1_V_35" [src/modules.hpp:142]   --->   Operation 718 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_55_1_V_38, i8* %temp_b_int8_55_1_V" [src/modules.hpp:142]   --->   Operation 719 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_54_1_V_37, i8* %temp_b_int8_54_1_V_35" [src/modules.hpp:142]   --->   Operation 720 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_54_1_V_38, i8* %temp_b_int8_54_1_V" [src/modules.hpp:142]   --->   Operation 721 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_53_1_V_37, i8* %temp_b_int8_53_1_V_35" [src/modules.hpp:142]   --->   Operation 722 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 723 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_53_1_V_38, i8* %temp_b_int8_53_1_V" [src/modules.hpp:142]   --->   Operation 723 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_52_1_V_37, i8* %temp_b_int8_52_1_V_35" [src/modules.hpp:142]   --->   Operation 724 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_52_1_V_38, i8* %temp_b_int8_52_1_V" [src/modules.hpp:142]   --->   Operation 725 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_51_1_V_37, i8* %temp_b_int8_51_1_V_35" [src/modules.hpp:142]   --->   Operation 726 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_51_1_V_38, i8* %temp_b_int8_51_1_V" [src/modules.hpp:142]   --->   Operation 727 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_50_1_V_37, i8* %temp_b_int8_50_1_V_35" [src/modules.hpp:142]   --->   Operation 728 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_50_1_V_38, i8* %temp_b_int8_50_1_V" [src/modules.hpp:142]   --->   Operation 729 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_49_1_V_37, i8* %temp_b_int8_49_1_V_35" [src/modules.hpp:142]   --->   Operation 730 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_49_1_V_38, i8* %temp_b_int8_49_1_V" [src/modules.hpp:142]   --->   Operation 731 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_48_1_V_37, i8* %temp_b_int8_48_1_V_35" [src/modules.hpp:142]   --->   Operation 732 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 733 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_48_1_V_38, i8* %temp_b_int8_48_1_V" [src/modules.hpp:142]   --->   Operation 733 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 734 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_47_1_V_37, i8* %temp_b_int8_47_1_V_35" [src/modules.hpp:142]   --->   Operation 734 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_47_1_V_38, i8* %temp_b_int8_47_1_V" [src/modules.hpp:142]   --->   Operation 735 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_46_1_V_37, i8* %temp_b_int8_46_1_V_35" [src/modules.hpp:142]   --->   Operation 736 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 737 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_46_1_V_38, i8* %temp_b_int8_46_1_V" [src/modules.hpp:142]   --->   Operation 737 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_45_1_V_37, i8* %temp_b_int8_45_1_V_35" [src/modules.hpp:142]   --->   Operation 738 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_45_1_V_38, i8* %temp_b_int8_45_1_V" [src/modules.hpp:142]   --->   Operation 739 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 740 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_44_1_V_37, i8* %temp_b_int8_44_1_V_35" [src/modules.hpp:142]   --->   Operation 740 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_44_1_V_38, i8* %temp_b_int8_44_1_V" [src/modules.hpp:142]   --->   Operation 741 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_43_1_V_37, i8* %temp_b_int8_43_1_V_35" [src/modules.hpp:142]   --->   Operation 742 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_43_1_V_38, i8* %temp_b_int8_43_1_V" [src/modules.hpp:142]   --->   Operation 743 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 744 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_42_1_V_37, i8* %temp_b_int8_42_1_V_35" [src/modules.hpp:142]   --->   Operation 744 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_42_1_V_38, i8* %temp_b_int8_42_1_V" [src/modules.hpp:142]   --->   Operation 745 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_41_1_V_37, i8* %temp_b_int8_41_1_V_35" [src/modules.hpp:142]   --->   Operation 746 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_41_1_V_38, i8* %temp_b_int8_41_1_V" [src/modules.hpp:142]   --->   Operation 747 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 748 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_40_1_V_37, i8* %temp_b_int8_40_1_V_35" [src/modules.hpp:142]   --->   Operation 748 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 749 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_40_1_V_38, i8* %temp_b_int8_40_1_V" [src/modules.hpp:142]   --->   Operation 749 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_39_1_V_37, i8* %temp_b_int8_39_1_V_35" [src/modules.hpp:142]   --->   Operation 750 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_39_1_V_38, i8* %temp_b_int8_39_1_V" [src/modules.hpp:142]   --->   Operation 751 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 752 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_38_1_V_37, i8* %temp_b_int8_38_1_V_35" [src/modules.hpp:142]   --->   Operation 752 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_38_1_V_38, i8* %temp_b_int8_38_1_V" [src/modules.hpp:142]   --->   Operation 753 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_37_1_V_37, i8* %temp_b_int8_37_1_V_35" [src/modules.hpp:142]   --->   Operation 754 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 755 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_37_1_V_38, i8* %temp_b_int8_37_1_V" [src/modules.hpp:142]   --->   Operation 755 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 756 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_23_1_V_37, i8* %temp_b_int8_23_1_V_35" [src/modules.hpp:142]   --->   Operation 756 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_22_1_V_37, i8* %temp_b_int8_22_1_V_35" [src/modules.hpp:142]   --->   Operation 757 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_22_1_V_38, i8* %temp_b_int8_22_1_V" [src/modules.hpp:142]   --->   Operation 758 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_21_1_V_37, i8* %temp_b_int8_21_1_V_35" [src/modules.hpp:142]   --->   Operation 759 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 760 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_21_1_V_38, i8* %temp_b_int8_21_1_V" [src/modules.hpp:142]   --->   Operation 760 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_20_1_V_37, i8* %temp_b_int8_20_1_V_35" [src/modules.hpp:142]   --->   Operation 761 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_20_1_V_38, i8* %temp_b_int8_20_1_V" [src/modules.hpp:142]   --->   Operation 762 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_19_1_V_37, i8* %temp_b_int8_19_1_V_35" [src/modules.hpp:142]   --->   Operation 763 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_19_1_V_38, i8* %temp_b_int8_19_1_V" [src/modules.hpp:142]   --->   Operation 764 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 765 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_18_1_V_37, i8* %temp_b_int8_18_1_V_35" [src/modules.hpp:142]   --->   Operation 765 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 766 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_18_1_V_38, i8* %temp_b_int8_18_1_V" [src/modules.hpp:142]   --->   Operation 766 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_17_1_V_37, i8* %temp_b_int8_17_1_V_35" [src/modules.hpp:142]   --->   Operation 767 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_17_1_V_38, i8* %temp_b_int8_17_1_V" [src/modules.hpp:142]   --->   Operation 768 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 769 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_16_1_V_37, i8* %temp_b_int8_16_1_V_35" [src/modules.hpp:142]   --->   Operation 769 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 770 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_16_1_V_38, i8* %temp_b_int8_16_1_V" [src/modules.hpp:142]   --->   Operation 770 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_15_1_V_37, i8* %temp_b_int8_15_1_V_35" [src/modules.hpp:142]   --->   Operation 771 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_15_1_V_38, i8* %temp_b_int8_15_1_V" [src/modules.hpp:142]   --->   Operation 772 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_14_1_V_37, i8* %temp_b_int8_14_1_V_35" [src/modules.hpp:142]   --->   Operation 773 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_14_1_V_38, i8* %temp_b_int8_14_1_V" [src/modules.hpp:142]   --->   Operation 774 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_13_1_V_37, i8* %temp_b_int8_13_1_V_35" [src/modules.hpp:142]   --->   Operation 775 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_13_1_V_38, i8* %temp_b_int8_13_1_V" [src/modules.hpp:142]   --->   Operation 776 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 777 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_12_1_V_37, i8* %temp_b_int8_12_1_V_35" [src/modules.hpp:142]   --->   Operation 777 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 778 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_12_1_V_38, i8* %temp_b_int8_12_1_V" [src/modules.hpp:142]   --->   Operation 778 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_11_1_V_37, i8* %temp_b_int8_11_1_V_35" [src/modules.hpp:142]   --->   Operation 779 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_11_1_V_38, i8* %temp_b_int8_11_1_V" [src/modules.hpp:142]   --->   Operation 780 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 781 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_10_1_V_37, i8* %temp_b_int8_10_1_V_35" [src/modules.hpp:142]   --->   Operation 781 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_10_1_V_38, i8* %temp_b_int8_10_1_V" [src/modules.hpp:142]   --->   Operation 782 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_9_1_V_21, i8* %temp_b_int8_9_1_V_19" [src/modules.hpp:142]   --->   Operation 783 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 784 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_9_1_V_22, i8* %temp_b_int8_9_1_V" [src/modules.hpp:142]   --->   Operation 784 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 785 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_8_1_V_21, i8* %temp_b_int8_8_1_V_19" [src/modules.hpp:142]   --->   Operation 785 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_8_1_V_22, i8* %temp_b_int8_8_1_V" [src/modules.hpp:142]   --->   Operation 786 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_7_1_V_21, i8* %temp_b_int8_7_1_V_19" [src/modules.hpp:142]   --->   Operation 787 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 788 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_7_1_V_22, i8* %temp_b_int8_7_1_V" [src/modules.hpp:142]   --->   Operation 788 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 789 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_6_1_V_21, i8* %temp_b_int8_6_1_V_19" [src/modules.hpp:142]   --->   Operation 789 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_6_1_V_22, i8* %temp_b_int8_6_1_V" [src/modules.hpp:142]   --->   Operation 790 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_5_1_V_21, i8* %temp_b_int8_5_1_V_19" [src/modules.hpp:142]   --->   Operation 791 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 792 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_5_1_V_22, i8* %temp_b_int8_5_1_V" [src/modules.hpp:142]   --->   Operation 792 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 793 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_4_1_V_21, i8* %temp_b_int8_4_1_V_19" [src/modules.hpp:142]   --->   Operation 793 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_4_1_V_22, i8* %temp_b_int8_4_1_V" [src/modules.hpp:142]   --->   Operation 794 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_3_1_V_21, i8* %temp_b_int8_3_1_V_19" [src/modules.hpp:142]   --->   Operation 795 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 796 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_3_1_V_22, i8* %temp_b_int8_3_1_V" [src/modules.hpp:142]   --->   Operation 796 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_2_1_V_21, i8* %temp_b_int8_2_1_V_19" [src/modules.hpp:142]   --->   Operation 797 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_2_1_V_22, i8* %temp_b_int8_2_1_V" [src/modules.hpp:142]   --->   Operation 798 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 799 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_1_1_V_21, i8* %temp_b_int8_1_1_V_19" [src/modules.hpp:142]   --->   Operation 799 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 800 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_1_1_V_22, i8* %temp_b_int8_1_1_V" [src/modules.hpp:142]   --->   Operation 800 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_0_1_V_21, i8* %temp_b_int8_0_1_V_19" [src/modules.hpp:142]   --->   Operation 801 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_0_1_V_22, i8* %temp_b_int8_0_1_V" [src/modules.hpp:142]   --->   Operation 802 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 803 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_23_1_V_38, i8* %temp_b_int8_23_1_V" [src/modules.hpp:142]   --->   Operation 803 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_24_1_V_37, i8* %temp_b_int8_24_1_V_35" [src/modules.hpp:142]   --->   Operation 804 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_24_1_V_38, i8* %temp_b_int8_24_1_V" [src/modules.hpp:142]   --->   Operation 805 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_25_1_V_37, i8* %temp_b_int8_25_1_V_35" [src/modules.hpp:142]   --->   Operation 806 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_25_1_V_38, i8* %temp_b_int8_25_1_V" [src/modules.hpp:142]   --->   Operation 807 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_26_1_V_37, i8* %temp_b_int8_26_1_V_35" [src/modules.hpp:142]   --->   Operation 808 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_26_1_V_38, i8* %temp_b_int8_26_1_V" [src/modules.hpp:142]   --->   Operation 809 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 810 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_27_1_V_37, i8* %temp_b_int8_27_1_V_35" [src/modules.hpp:142]   --->   Operation 810 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_27_1_V_38, i8* %temp_b_int8_27_1_V" [src/modules.hpp:142]   --->   Operation 811 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_28_1_V_37, i8* %temp_b_int8_28_1_V_35" [src/modules.hpp:142]   --->   Operation 812 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 813 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_28_1_V_38, i8* %temp_b_int8_28_1_V" [src/modules.hpp:142]   --->   Operation 813 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 814 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_29_1_V_37, i8* %temp_b_int8_29_1_V_35" [src/modules.hpp:142]   --->   Operation 814 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_29_1_V_38, i8* %temp_b_int8_29_1_V" [src/modules.hpp:142]   --->   Operation 815 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_30_1_V_37, i8* %temp_b_int8_30_1_V_35" [src/modules.hpp:142]   --->   Operation 816 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 817 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_30_1_V_38, i8* %temp_b_int8_30_1_V" [src/modules.hpp:142]   --->   Operation 817 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 818 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_31_1_V_37, i8* %temp_b_int8_31_1_V_35" [src/modules.hpp:142]   --->   Operation 818 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_31_1_V_38, i8* %temp_b_int8_31_1_V" [src/modules.hpp:142]   --->   Operation 819 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_32_1_V_37, i8* %temp_b_int8_32_1_V_35" [src/modules.hpp:142]   --->   Operation 820 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 821 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_32_1_V_38, i8* %temp_b_int8_32_1_V" [src/modules.hpp:142]   --->   Operation 821 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 822 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_33_1_V_37, i8* %temp_b_int8_33_1_V_35" [src/modules.hpp:142]   --->   Operation 822 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_33_1_V_38, i8* %temp_b_int8_33_1_V" [src/modules.hpp:142]   --->   Operation 823 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_34_1_V_37, i8* %temp_b_int8_34_1_V_35" [src/modules.hpp:142]   --->   Operation 824 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 825 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_34_1_V_38, i8* %temp_b_int8_34_1_V" [src/modules.hpp:142]   --->   Operation 825 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_35_1_V_37, i8* %temp_b_int8_35_1_V_35" [src/modules.hpp:142]   --->   Operation 826 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_35_1_V_38, i8* %temp_b_int8_35_1_V" [src/modules.hpp:142]   --->   Operation 827 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_36_1_V_37, i8* %temp_b_int8_36_1_V_35" [src/modules.hpp:142]   --->   Operation 828 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 829 [1/1] (0.00ns)   --->   "store i8 %temp_b_int8_36_1_V_38, i8* %temp_b_int8_36_1_V" [src/modules.hpp:142]   --->   Operation 829 'store' <Predicate = (icmp_ln136)> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 830 'br' <Predicate = (icmp_ln136)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.77>
ST_4 : Operation 831 [1/1] (0.00ns)   --->   "%p_Result_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %trunc_ln647)" [src/modules.hpp:128]   --->   Operation 831 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln105 & !tmp_520)> <Delay = 0.00>
ST_4 : Operation 832 [1/1] (0.00ns)   --->   "%p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %trunc_ln647)" [src/modules.hpp:125]   --->   Operation 832 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln105 & tmp_520)> <Delay = 0.00>
ST_4 : Operation 833 [1/1] (0.32ns)   --->   "%temp_a1_int8_0_V = select i1 %tmp_520, i24 %p_Result_3, i24 %p_Result_2" [src/modules.hpp:124]   --->   Operation 833 'select' 'temp_a1_int8_0_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 834 [1/1] (0.00ns)   --->   "%temp_a2_int8_0_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %trunc_ln647_277, i16 0)" [src/modules.hpp:132]   --->   Operation 834 'bitconcatenate' 'temp_a2_int8_0_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 835 [1/1] (0.00ns)   --->   "%p_Result_31_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_1)" [src/modules.hpp:128]   --->   Operation 835 'bitconcatenate' 'p_Result_31_1' <Predicate = (!icmp_ln105 & !tmp_521)> <Delay = 0.00>
ST_4 : Operation 836 [1/1] (0.00ns)   --->   "%p_Result_32_1 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_1)" [src/modules.hpp:125]   --->   Operation 836 'bitconcatenate' 'p_Result_32_1' <Predicate = (!icmp_ln105 & tmp_521)> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.32ns)   --->   "%temp_a1_int8_1_V = select i1 %tmp_521, i24 %p_Result_32_1, i24 %p_Result_31_1" [src/modules.hpp:124]   --->   Operation 837 'select' 'temp_a1_int8_1_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 838 [1/1] (0.00ns)   --->   "%temp_a2_int8_1_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_1, i16 0)" [src/modules.hpp:132]   --->   Operation 838 'bitconcatenate' 'temp_a2_int8_1_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 839 [1/1] (0.00ns)   --->   "%p_Result_31_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_2)" [src/modules.hpp:128]   --->   Operation 839 'bitconcatenate' 'p_Result_31_2' <Predicate = (!icmp_ln105 & !tmp_522)> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.00ns)   --->   "%p_Result_32_2 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_2)" [src/modules.hpp:125]   --->   Operation 840 'bitconcatenate' 'p_Result_32_2' <Predicate = (!icmp_ln105 & tmp_522)> <Delay = 0.00>
ST_4 : Operation 841 [1/1] (0.32ns)   --->   "%temp_a1_int8_2_V = select i1 %tmp_522, i24 %p_Result_32_2, i24 %p_Result_31_2" [src/modules.hpp:124]   --->   Operation 841 'select' 'temp_a1_int8_2_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 842 [1/1] (0.00ns)   --->   "%temp_a2_int8_2_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_2, i16 0)" [src/modules.hpp:132]   --->   Operation 842 'bitconcatenate' 'temp_a2_int8_2_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 843 [1/1] (0.00ns)   --->   "%p_Result_31_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_3)" [src/modules.hpp:128]   --->   Operation 843 'bitconcatenate' 'p_Result_31_3' <Predicate = (!icmp_ln105 & !tmp_523)> <Delay = 0.00>
ST_4 : Operation 844 [1/1] (0.00ns)   --->   "%p_Result_32_3 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_3)" [src/modules.hpp:125]   --->   Operation 844 'bitconcatenate' 'p_Result_32_3' <Predicate = (!icmp_ln105 & tmp_523)> <Delay = 0.00>
ST_4 : Operation 845 [1/1] (0.32ns)   --->   "%temp_a1_int8_3_V = select i1 %tmp_523, i24 %p_Result_32_3, i24 %p_Result_31_3" [src/modules.hpp:124]   --->   Operation 845 'select' 'temp_a1_int8_3_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 846 [1/1] (0.00ns)   --->   "%temp_a2_int8_3_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_3, i16 0)" [src/modules.hpp:132]   --->   Operation 846 'bitconcatenate' 'temp_a2_int8_3_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 847 [1/1] (0.00ns)   --->   "%p_Result_31_4 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_4)" [src/modules.hpp:128]   --->   Operation 847 'bitconcatenate' 'p_Result_31_4' <Predicate = (!icmp_ln105 & !tmp_524)> <Delay = 0.00>
ST_4 : Operation 848 [1/1] (0.00ns)   --->   "%p_Result_32_4 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_4)" [src/modules.hpp:125]   --->   Operation 848 'bitconcatenate' 'p_Result_32_4' <Predicate = (!icmp_ln105 & tmp_524)> <Delay = 0.00>
ST_4 : Operation 849 [1/1] (0.32ns)   --->   "%temp_a1_int8_4_V = select i1 %tmp_524, i24 %p_Result_32_4, i24 %p_Result_31_4" [src/modules.hpp:124]   --->   Operation 849 'select' 'temp_a1_int8_4_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.00ns)   --->   "%temp_a2_int8_4_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_4, i16 0)" [src/modules.hpp:132]   --->   Operation 850 'bitconcatenate' 'temp_a2_int8_4_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 851 [1/1] (0.00ns)   --->   "%p_Result_31_5 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_5)" [src/modules.hpp:128]   --->   Operation 851 'bitconcatenate' 'p_Result_31_5' <Predicate = (!icmp_ln105 & !tmp_525)> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (0.00ns)   --->   "%p_Result_32_5 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_5)" [src/modules.hpp:125]   --->   Operation 852 'bitconcatenate' 'p_Result_32_5' <Predicate = (!icmp_ln105 & tmp_525)> <Delay = 0.00>
ST_4 : Operation 853 [1/1] (0.32ns)   --->   "%temp_a1_int8_5_V = select i1 %tmp_525, i24 %p_Result_32_5, i24 %p_Result_31_5" [src/modules.hpp:124]   --->   Operation 853 'select' 'temp_a1_int8_5_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 854 [1/1] (0.00ns)   --->   "%temp_a2_int8_5_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_5, i16 0)" [src/modules.hpp:132]   --->   Operation 854 'bitconcatenate' 'temp_a2_int8_5_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 855 [1/1] (0.00ns)   --->   "%p_Result_31_6 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_6)" [src/modules.hpp:128]   --->   Operation 855 'bitconcatenate' 'p_Result_31_6' <Predicate = (!icmp_ln105 & !tmp_526)> <Delay = 0.00>
ST_4 : Operation 856 [1/1] (0.00ns)   --->   "%p_Result_32_6 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_6)" [src/modules.hpp:125]   --->   Operation 856 'bitconcatenate' 'p_Result_32_6' <Predicate = (!icmp_ln105 & tmp_526)> <Delay = 0.00>
ST_4 : Operation 857 [1/1] (0.32ns)   --->   "%temp_a1_int8_6_V = select i1 %tmp_526, i24 %p_Result_32_6, i24 %p_Result_31_6" [src/modules.hpp:124]   --->   Operation 857 'select' 'temp_a1_int8_6_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 858 [1/1] (0.00ns)   --->   "%temp_a2_int8_6_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_6, i16 0)" [src/modules.hpp:132]   --->   Operation 858 'bitconcatenate' 'temp_a2_int8_6_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 859 [1/1] (0.00ns)   --->   "%p_Result_31_7 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_7)" [src/modules.hpp:128]   --->   Operation 859 'bitconcatenate' 'p_Result_31_7' <Predicate = (!icmp_ln105 & !tmp_527)> <Delay = 0.00>
ST_4 : Operation 860 [1/1] (0.00ns)   --->   "%p_Result_32_7 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_7)" [src/modules.hpp:125]   --->   Operation 860 'bitconcatenate' 'p_Result_32_7' <Predicate = (!icmp_ln105 & tmp_527)> <Delay = 0.00>
ST_4 : Operation 861 [1/1] (0.32ns)   --->   "%temp_a1_int8_7_V = select i1 %tmp_527, i24 %p_Result_32_7, i24 %p_Result_31_7" [src/modules.hpp:124]   --->   Operation 861 'select' 'temp_a1_int8_7_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 862 [1/1] (0.00ns)   --->   "%temp_a2_int8_7_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_7, i16 0)" [src/modules.hpp:132]   --->   Operation 862 'bitconcatenate' 'temp_a2_int8_7_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 863 [1/1] (0.00ns)   --->   "%p_Result_31_8 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_8)" [src/modules.hpp:128]   --->   Operation 863 'bitconcatenate' 'p_Result_31_8' <Predicate = (!icmp_ln105 & !tmp_528)> <Delay = 0.00>
ST_4 : Operation 864 [1/1] (0.00ns)   --->   "%p_Result_32_8 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_8)" [src/modules.hpp:125]   --->   Operation 864 'bitconcatenate' 'p_Result_32_8' <Predicate = (!icmp_ln105 & tmp_528)> <Delay = 0.00>
ST_4 : Operation 865 [1/1] (0.32ns)   --->   "%temp_a1_int8_8_V = select i1 %tmp_528, i24 %p_Result_32_8, i24 %p_Result_31_8" [src/modules.hpp:124]   --->   Operation 865 'select' 'temp_a1_int8_8_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 866 [1/1] (0.00ns)   --->   "%temp_a2_int8_8_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_8, i16 0)" [src/modules.hpp:132]   --->   Operation 866 'bitconcatenate' 'temp_a2_int8_8_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 867 [1/1] (0.00ns)   --->   "%p_Result_31_9 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_9)" [src/modules.hpp:128]   --->   Operation 867 'bitconcatenate' 'p_Result_31_9' <Predicate = (!icmp_ln105 & !tmp_529)> <Delay = 0.00>
ST_4 : Operation 868 [1/1] (0.00ns)   --->   "%p_Result_32_9 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_9)" [src/modules.hpp:125]   --->   Operation 868 'bitconcatenate' 'p_Result_32_9' <Predicate = (!icmp_ln105 & tmp_529)> <Delay = 0.00>
ST_4 : Operation 869 [1/1] (0.32ns)   --->   "%temp_a1_int8_9_V = select i1 %tmp_529, i24 %p_Result_32_9, i24 %p_Result_31_9" [src/modules.hpp:124]   --->   Operation 869 'select' 'temp_a1_int8_9_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 870 [1/1] (0.00ns)   --->   "%temp_a2_int8_9_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_9, i16 0)" [src/modules.hpp:132]   --->   Operation 870 'bitconcatenate' 'temp_a2_int8_9_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 871 [1/1] (0.00ns)   --->   "%p_Result_31_10 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_10)" [src/modules.hpp:128]   --->   Operation 871 'bitconcatenate' 'p_Result_31_10' <Predicate = (!icmp_ln105 & !tmp_530)> <Delay = 0.00>
ST_4 : Operation 872 [1/1] (0.00ns)   --->   "%p_Result_32_10 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_10)" [src/modules.hpp:125]   --->   Operation 872 'bitconcatenate' 'p_Result_32_10' <Predicate = (!icmp_ln105 & tmp_530)> <Delay = 0.00>
ST_4 : Operation 873 [1/1] (0.32ns)   --->   "%temp_a1_int8_10_V = select i1 %tmp_530, i24 %p_Result_32_10, i24 %p_Result_31_10" [src/modules.hpp:124]   --->   Operation 873 'select' 'temp_a1_int8_10_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 874 [1/1] (0.00ns)   --->   "%temp_a2_int8_10_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_10, i16 0)" [src/modules.hpp:132]   --->   Operation 874 'bitconcatenate' 'temp_a2_int8_10_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 875 [1/1] (0.00ns)   --->   "%p_Result_31_11 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_11)" [src/modules.hpp:128]   --->   Operation 875 'bitconcatenate' 'p_Result_31_11' <Predicate = (!icmp_ln105 & !tmp_531)> <Delay = 0.00>
ST_4 : Operation 876 [1/1] (0.00ns)   --->   "%p_Result_32_11 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_11)" [src/modules.hpp:125]   --->   Operation 876 'bitconcatenate' 'p_Result_32_11' <Predicate = (!icmp_ln105 & tmp_531)> <Delay = 0.00>
ST_4 : Operation 877 [1/1] (0.32ns)   --->   "%temp_a1_int8_11_V = select i1 %tmp_531, i24 %p_Result_32_11, i24 %p_Result_31_11" [src/modules.hpp:124]   --->   Operation 877 'select' 'temp_a1_int8_11_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 878 [1/1] (0.00ns)   --->   "%temp_a2_int8_11_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_11, i16 0)" [src/modules.hpp:132]   --->   Operation 878 'bitconcatenate' 'temp_a2_int8_11_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 879 [1/1] (0.00ns)   --->   "%p_Result_31_12 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_12)" [src/modules.hpp:128]   --->   Operation 879 'bitconcatenate' 'p_Result_31_12' <Predicate = (!icmp_ln105 & !tmp_532)> <Delay = 0.00>
ST_4 : Operation 880 [1/1] (0.00ns)   --->   "%p_Result_32_12 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_12)" [src/modules.hpp:125]   --->   Operation 880 'bitconcatenate' 'p_Result_32_12' <Predicate = (!icmp_ln105 & tmp_532)> <Delay = 0.00>
ST_4 : Operation 881 [1/1] (0.32ns)   --->   "%temp_a1_int8_12_V = select i1 %tmp_532, i24 %p_Result_32_12, i24 %p_Result_31_12" [src/modules.hpp:124]   --->   Operation 881 'select' 'temp_a1_int8_12_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 882 [1/1] (0.00ns)   --->   "%temp_a2_int8_12_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_12, i16 0)" [src/modules.hpp:132]   --->   Operation 882 'bitconcatenate' 'temp_a2_int8_12_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 883 [1/1] (0.00ns)   --->   "%p_Result_31_13 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_13)" [src/modules.hpp:128]   --->   Operation 883 'bitconcatenate' 'p_Result_31_13' <Predicate = (!icmp_ln105 & !tmp_533)> <Delay = 0.00>
ST_4 : Operation 884 [1/1] (0.00ns)   --->   "%p_Result_32_13 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_13)" [src/modules.hpp:125]   --->   Operation 884 'bitconcatenate' 'p_Result_32_13' <Predicate = (!icmp_ln105 & tmp_533)> <Delay = 0.00>
ST_4 : Operation 885 [1/1] (0.32ns)   --->   "%temp_a1_int8_13_V = select i1 %tmp_533, i24 %p_Result_32_13, i24 %p_Result_31_13" [src/modules.hpp:124]   --->   Operation 885 'select' 'temp_a1_int8_13_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 886 [1/1] (0.00ns)   --->   "%temp_a2_int8_13_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_13, i16 0)" [src/modules.hpp:132]   --->   Operation 886 'bitconcatenate' 'temp_a2_int8_13_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 887 [1/1] (0.00ns)   --->   "%p_Result_31_14 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_14)" [src/modules.hpp:128]   --->   Operation 887 'bitconcatenate' 'p_Result_31_14' <Predicate = (!icmp_ln105 & !tmp_534)> <Delay = 0.00>
ST_4 : Operation 888 [1/1] (0.00ns)   --->   "%p_Result_32_14 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_14)" [src/modules.hpp:125]   --->   Operation 888 'bitconcatenate' 'p_Result_32_14' <Predicate = (!icmp_ln105 & tmp_534)> <Delay = 0.00>
ST_4 : Operation 889 [1/1] (0.32ns)   --->   "%temp_a1_int8_14_V = select i1 %tmp_534, i24 %p_Result_32_14, i24 %p_Result_31_14" [src/modules.hpp:124]   --->   Operation 889 'select' 'temp_a1_int8_14_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 890 [1/1] (0.00ns)   --->   "%temp_a2_int8_14_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_14, i16 0)" [src/modules.hpp:132]   --->   Operation 890 'bitconcatenate' 'temp_a2_int8_14_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 891 [1/1] (0.00ns)   --->   "%p_Result_31_15 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_15)" [src/modules.hpp:128]   --->   Operation 891 'bitconcatenate' 'p_Result_31_15' <Predicate = (!icmp_ln105 & !tmp_535)> <Delay = 0.00>
ST_4 : Operation 892 [1/1] (0.00ns)   --->   "%p_Result_32_15 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_15)" [src/modules.hpp:125]   --->   Operation 892 'bitconcatenate' 'p_Result_32_15' <Predicate = (!icmp_ln105 & tmp_535)> <Delay = 0.00>
ST_4 : Operation 893 [1/1] (0.32ns)   --->   "%temp_a1_int8_15_V = select i1 %tmp_535, i24 %p_Result_32_15, i24 %p_Result_31_15" [src/modules.hpp:124]   --->   Operation 893 'select' 'temp_a1_int8_15_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 894 [1/1] (0.00ns)   --->   "%temp_a2_int8_15_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_15, i16 0)" [src/modules.hpp:132]   --->   Operation 894 'bitconcatenate' 'temp_a2_int8_15_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 895 [1/1] (0.00ns)   --->   "%p_Result_31_17 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_17)" [src/modules.hpp:128]   --->   Operation 895 'bitconcatenate' 'p_Result_31_17' <Predicate = (!icmp_ln105 & !tmp_537)> <Delay = 0.00>
ST_4 : Operation 896 [1/1] (0.00ns)   --->   "%p_Result_32_17 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_17)" [src/modules.hpp:125]   --->   Operation 896 'bitconcatenate' 'p_Result_32_17' <Predicate = (!icmp_ln105 & tmp_537)> <Delay = 0.00>
ST_4 : Operation 897 [1/1] (0.32ns)   --->   "%temp_a1_int8_17_V = select i1 %tmp_537, i24 %p_Result_32_17, i24 %p_Result_31_17" [src/modules.hpp:124]   --->   Operation 897 'select' 'temp_a1_int8_17_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 898 [1/1] (0.00ns)   --->   "%temp_a2_int8_17_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_17, i16 0)" [src/modules.hpp:132]   --->   Operation 898 'bitconcatenate' 'temp_a2_int8_17_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 899 [1/1] (0.00ns)   --->   "%p_Result_31_18 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_18)" [src/modules.hpp:128]   --->   Operation 899 'bitconcatenate' 'p_Result_31_18' <Predicate = (!icmp_ln105 & !tmp_538)> <Delay = 0.00>
ST_4 : Operation 900 [1/1] (0.00ns)   --->   "%p_Result_32_18 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_18)" [src/modules.hpp:125]   --->   Operation 900 'bitconcatenate' 'p_Result_32_18' <Predicate = (!icmp_ln105 & tmp_538)> <Delay = 0.00>
ST_4 : Operation 901 [1/1] (0.32ns)   --->   "%temp_a1_int8_18_V = select i1 %tmp_538, i24 %p_Result_32_18, i24 %p_Result_31_18" [src/modules.hpp:124]   --->   Operation 901 'select' 'temp_a1_int8_18_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 902 [1/1] (0.00ns)   --->   "%temp_a2_int8_18_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_18, i16 0)" [src/modules.hpp:132]   --->   Operation 902 'bitconcatenate' 'temp_a2_int8_18_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 903 [1/1] (0.00ns)   --->   "%p_Result_31_19 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_19)" [src/modules.hpp:128]   --->   Operation 903 'bitconcatenate' 'p_Result_31_19' <Predicate = (!icmp_ln105 & !tmp_539)> <Delay = 0.00>
ST_4 : Operation 904 [1/1] (0.00ns)   --->   "%p_Result_32_19 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_19)" [src/modules.hpp:125]   --->   Operation 904 'bitconcatenate' 'p_Result_32_19' <Predicate = (!icmp_ln105 & tmp_539)> <Delay = 0.00>
ST_4 : Operation 905 [1/1] (0.32ns)   --->   "%temp_a1_int8_19_V = select i1 %tmp_539, i24 %p_Result_32_19, i24 %p_Result_31_19" [src/modules.hpp:124]   --->   Operation 905 'select' 'temp_a1_int8_19_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 906 [1/1] (0.00ns)   --->   "%temp_a2_int8_19_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_19, i16 0)" [src/modules.hpp:132]   --->   Operation 906 'bitconcatenate' 'temp_a2_int8_19_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 907 [1/1] (0.00ns)   --->   "%p_Result_31_20 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_20)" [src/modules.hpp:128]   --->   Operation 907 'bitconcatenate' 'p_Result_31_20' <Predicate = (!icmp_ln105 & !tmp_540)> <Delay = 0.00>
ST_4 : Operation 908 [1/1] (0.00ns)   --->   "%p_Result_32_20 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_20)" [src/modules.hpp:125]   --->   Operation 908 'bitconcatenate' 'p_Result_32_20' <Predicate = (!icmp_ln105 & tmp_540)> <Delay = 0.00>
ST_4 : Operation 909 [1/1] (0.32ns)   --->   "%temp_a1_int8_20_V = select i1 %tmp_540, i24 %p_Result_32_20, i24 %p_Result_31_20" [src/modules.hpp:124]   --->   Operation 909 'select' 'temp_a1_int8_20_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 910 [1/1] (0.00ns)   --->   "%temp_a2_int8_20_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_20, i16 0)" [src/modules.hpp:132]   --->   Operation 910 'bitconcatenate' 'temp_a2_int8_20_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 911 [1/1] (0.00ns)   --->   "%p_Result_31_21 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_21)" [src/modules.hpp:128]   --->   Operation 911 'bitconcatenate' 'p_Result_31_21' <Predicate = (!icmp_ln105 & !tmp_541)> <Delay = 0.00>
ST_4 : Operation 912 [1/1] (0.00ns)   --->   "%p_Result_32_21 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_21)" [src/modules.hpp:125]   --->   Operation 912 'bitconcatenate' 'p_Result_32_21' <Predicate = (!icmp_ln105 & tmp_541)> <Delay = 0.00>
ST_4 : Operation 913 [1/1] (0.32ns)   --->   "%temp_a1_int8_21_V = select i1 %tmp_541, i24 %p_Result_32_21, i24 %p_Result_31_21" [src/modules.hpp:124]   --->   Operation 913 'select' 'temp_a1_int8_21_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 914 [1/1] (0.00ns)   --->   "%temp_a2_int8_21_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_21, i16 0)" [src/modules.hpp:132]   --->   Operation 914 'bitconcatenate' 'temp_a2_int8_21_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 915 [1/1] (0.00ns)   --->   "%p_Result_31_22 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_22)" [src/modules.hpp:128]   --->   Operation 915 'bitconcatenate' 'p_Result_31_22' <Predicate = (!icmp_ln105 & !tmp_542)> <Delay = 0.00>
ST_4 : Operation 916 [1/1] (0.00ns)   --->   "%p_Result_32_22 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_22)" [src/modules.hpp:125]   --->   Operation 916 'bitconcatenate' 'p_Result_32_22' <Predicate = (!icmp_ln105 & tmp_542)> <Delay = 0.00>
ST_4 : Operation 917 [1/1] (0.32ns)   --->   "%temp_a1_int8_22_V = select i1 %tmp_542, i24 %p_Result_32_22, i24 %p_Result_31_22" [src/modules.hpp:124]   --->   Operation 917 'select' 'temp_a1_int8_22_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 918 [1/1] (0.00ns)   --->   "%temp_a2_int8_22_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_22, i16 0)" [src/modules.hpp:132]   --->   Operation 918 'bitconcatenate' 'temp_a2_int8_22_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 919 [1/1] (0.00ns)   --->   "%p_Result_31_23 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_23)" [src/modules.hpp:128]   --->   Operation 919 'bitconcatenate' 'p_Result_31_23' <Predicate = (!icmp_ln105 & !tmp_543)> <Delay = 0.00>
ST_4 : Operation 920 [1/1] (0.00ns)   --->   "%p_Result_32_23 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_23)" [src/modules.hpp:125]   --->   Operation 920 'bitconcatenate' 'p_Result_32_23' <Predicate = (!icmp_ln105 & tmp_543)> <Delay = 0.00>
ST_4 : Operation 921 [1/1] (0.32ns)   --->   "%temp_a1_int8_23_V = select i1 %tmp_543, i24 %p_Result_32_23, i24 %p_Result_31_23" [src/modules.hpp:124]   --->   Operation 921 'select' 'temp_a1_int8_23_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 922 [1/1] (0.00ns)   --->   "%temp_a2_int8_23_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_23, i16 0)" [src/modules.hpp:132]   --->   Operation 922 'bitconcatenate' 'temp_a2_int8_23_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 923 [1/1] (0.00ns)   --->   "%p_Result_31_24 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_24)" [src/modules.hpp:128]   --->   Operation 923 'bitconcatenate' 'p_Result_31_24' <Predicate = (!icmp_ln105 & !tmp_544)> <Delay = 0.00>
ST_4 : Operation 924 [1/1] (0.00ns)   --->   "%p_Result_32_24 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_24)" [src/modules.hpp:125]   --->   Operation 924 'bitconcatenate' 'p_Result_32_24' <Predicate = (!icmp_ln105 & tmp_544)> <Delay = 0.00>
ST_4 : Operation 925 [1/1] (0.32ns)   --->   "%temp_a1_int8_24_V = select i1 %tmp_544, i24 %p_Result_32_24, i24 %p_Result_31_24" [src/modules.hpp:124]   --->   Operation 925 'select' 'temp_a1_int8_24_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 926 [1/1] (0.00ns)   --->   "%temp_a2_int8_24_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_24, i16 0)" [src/modules.hpp:132]   --->   Operation 926 'bitconcatenate' 'temp_a2_int8_24_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 927 [1/1] (0.00ns)   --->   "%p_Result_31_25 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_25)" [src/modules.hpp:128]   --->   Operation 927 'bitconcatenate' 'p_Result_31_25' <Predicate = (!icmp_ln105 & !tmp_545)> <Delay = 0.00>
ST_4 : Operation 928 [1/1] (0.00ns)   --->   "%p_Result_32_25 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_25)" [src/modules.hpp:125]   --->   Operation 928 'bitconcatenate' 'p_Result_32_25' <Predicate = (!icmp_ln105 & tmp_545)> <Delay = 0.00>
ST_4 : Operation 929 [1/1] (0.32ns)   --->   "%temp_a1_int8_25_V = select i1 %tmp_545, i24 %p_Result_32_25, i24 %p_Result_31_25" [src/modules.hpp:124]   --->   Operation 929 'select' 'temp_a1_int8_25_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 930 [1/1] (0.00ns)   --->   "%temp_a2_int8_25_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_25, i16 0)" [src/modules.hpp:132]   --->   Operation 930 'bitconcatenate' 'temp_a2_int8_25_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 931 [1/1] (0.00ns)   --->   "%p_Result_31_26 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_26)" [src/modules.hpp:128]   --->   Operation 931 'bitconcatenate' 'p_Result_31_26' <Predicate = (!icmp_ln105 & !tmp_546)> <Delay = 0.00>
ST_4 : Operation 932 [1/1] (0.00ns)   --->   "%p_Result_32_26 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_26)" [src/modules.hpp:125]   --->   Operation 932 'bitconcatenate' 'p_Result_32_26' <Predicate = (!icmp_ln105 & tmp_546)> <Delay = 0.00>
ST_4 : Operation 933 [1/1] (0.32ns)   --->   "%temp_a1_int8_26_V = select i1 %tmp_546, i24 %p_Result_32_26, i24 %p_Result_31_26" [src/modules.hpp:124]   --->   Operation 933 'select' 'temp_a1_int8_26_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 934 [1/1] (0.00ns)   --->   "%temp_a2_int8_26_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_26, i16 0)" [src/modules.hpp:132]   --->   Operation 934 'bitconcatenate' 'temp_a2_int8_26_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 935 [1/1] (0.00ns)   --->   "%p_Result_31_27 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_27)" [src/modules.hpp:128]   --->   Operation 935 'bitconcatenate' 'p_Result_31_27' <Predicate = (!icmp_ln105 & !tmp_547)> <Delay = 0.00>
ST_4 : Operation 936 [1/1] (0.00ns)   --->   "%p_Result_32_27 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_27)" [src/modules.hpp:125]   --->   Operation 936 'bitconcatenate' 'p_Result_32_27' <Predicate = (!icmp_ln105 & tmp_547)> <Delay = 0.00>
ST_4 : Operation 937 [1/1] (0.32ns)   --->   "%temp_a1_int8_27_V = select i1 %tmp_547, i24 %p_Result_32_27, i24 %p_Result_31_27" [src/modules.hpp:124]   --->   Operation 937 'select' 'temp_a1_int8_27_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 938 [1/1] (0.00ns)   --->   "%temp_a2_int8_27_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_27, i16 0)" [src/modules.hpp:132]   --->   Operation 938 'bitconcatenate' 'temp_a2_int8_27_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 939 [1/1] (0.00ns)   --->   "%p_Result_31_28 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_28)" [src/modules.hpp:128]   --->   Operation 939 'bitconcatenate' 'p_Result_31_28' <Predicate = (!icmp_ln105 & !tmp_548)> <Delay = 0.00>
ST_4 : Operation 940 [1/1] (0.00ns)   --->   "%p_Result_32_28 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_28)" [src/modules.hpp:125]   --->   Operation 940 'bitconcatenate' 'p_Result_32_28' <Predicate = (!icmp_ln105 & tmp_548)> <Delay = 0.00>
ST_4 : Operation 941 [1/1] (0.32ns)   --->   "%temp_a1_int8_28_V = select i1 %tmp_548, i24 %p_Result_32_28, i24 %p_Result_31_28" [src/modules.hpp:124]   --->   Operation 941 'select' 'temp_a1_int8_28_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 942 [1/1] (0.00ns)   --->   "%temp_a2_int8_28_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_28, i16 0)" [src/modules.hpp:132]   --->   Operation 942 'bitconcatenate' 'temp_a2_int8_28_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 943 [1/1] (0.00ns)   --->   "%p_Result_31_29 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_29)" [src/modules.hpp:128]   --->   Operation 943 'bitconcatenate' 'p_Result_31_29' <Predicate = (!icmp_ln105 & !tmp_549)> <Delay = 0.00>
ST_4 : Operation 944 [1/1] (0.00ns)   --->   "%p_Result_32_29 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_29)" [src/modules.hpp:125]   --->   Operation 944 'bitconcatenate' 'p_Result_32_29' <Predicate = (!icmp_ln105 & tmp_549)> <Delay = 0.00>
ST_4 : Operation 945 [1/1] (0.32ns)   --->   "%temp_a1_int8_29_V = select i1 %tmp_549, i24 %p_Result_32_29, i24 %p_Result_31_29" [src/modules.hpp:124]   --->   Operation 945 'select' 'temp_a1_int8_29_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 946 [1/1] (0.00ns)   --->   "%temp_a2_int8_29_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_29, i16 0)" [src/modules.hpp:132]   --->   Operation 946 'bitconcatenate' 'temp_a2_int8_29_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 947 [1/1] (0.00ns)   --->   "%p_Result_31_30 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_30)" [src/modules.hpp:128]   --->   Operation 947 'bitconcatenate' 'p_Result_31_30' <Predicate = (!icmp_ln105 & !tmp_550)> <Delay = 0.00>
ST_4 : Operation 948 [1/1] (0.00ns)   --->   "%p_Result_32_30 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_30)" [src/modules.hpp:125]   --->   Operation 948 'bitconcatenate' 'p_Result_32_30' <Predicate = (!icmp_ln105 & tmp_550)> <Delay = 0.00>
ST_4 : Operation 949 [1/1] (0.32ns)   --->   "%temp_a1_int8_30_V = select i1 %tmp_550, i24 %p_Result_32_30, i24 %p_Result_31_30" [src/modules.hpp:124]   --->   Operation 949 'select' 'temp_a1_int8_30_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 950 [1/1] (0.00ns)   --->   "%temp_a2_int8_30_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_30, i16 0)" [src/modules.hpp:132]   --->   Operation 950 'bitconcatenate' 'temp_a2_int8_30_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 951 [1/1] (0.00ns)   --->   "%p_Result_31_31 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_31)" [src/modules.hpp:128]   --->   Operation 951 'bitconcatenate' 'p_Result_31_31' <Predicate = (!icmp_ln105 & !tmp_551)> <Delay = 0.00>
ST_4 : Operation 952 [1/1] (0.00ns)   --->   "%p_Result_32_31 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_31)" [src/modules.hpp:125]   --->   Operation 952 'bitconcatenate' 'p_Result_32_31' <Predicate = (!icmp_ln105 & tmp_551)> <Delay = 0.00>
ST_4 : Operation 953 [1/1] (0.32ns)   --->   "%temp_a1_int8_31_V = select i1 %tmp_551, i24 %p_Result_32_31, i24 %p_Result_31_31" [src/modules.hpp:124]   --->   Operation 953 'select' 'temp_a1_int8_31_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 954 [1/1] (0.00ns)   --->   "%temp_a2_int8_31_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_31, i16 0)" [src/modules.hpp:132]   --->   Operation 954 'bitconcatenate' 'temp_a2_int8_31_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 955 [1/1] (0.00ns)   --->   "%p_Result_31_33 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_33)" [src/modules.hpp:128]   --->   Operation 955 'bitconcatenate' 'p_Result_31_33' <Predicate = (!icmp_ln105 & !tmp_553)> <Delay = 0.00>
ST_4 : Operation 956 [1/1] (0.00ns)   --->   "%p_Result_32_33 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_33)" [src/modules.hpp:125]   --->   Operation 956 'bitconcatenate' 'p_Result_32_33' <Predicate = (!icmp_ln105 & tmp_553)> <Delay = 0.00>
ST_4 : Operation 957 [1/1] (0.32ns)   --->   "%temp_a1_int8_33_V = select i1 %tmp_553, i24 %p_Result_32_33, i24 %p_Result_31_33" [src/modules.hpp:124]   --->   Operation 957 'select' 'temp_a1_int8_33_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 958 [1/1] (0.00ns)   --->   "%temp_a2_int8_33_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_33, i16 0)" [src/modules.hpp:132]   --->   Operation 958 'bitconcatenate' 'temp_a2_int8_33_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 959 [1/1] (0.00ns)   --->   "%p_Result_31_34 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_34)" [src/modules.hpp:128]   --->   Operation 959 'bitconcatenate' 'p_Result_31_34' <Predicate = (!icmp_ln105 & !tmp_554)> <Delay = 0.00>
ST_4 : Operation 960 [1/1] (0.00ns)   --->   "%p_Result_32_34 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_34)" [src/modules.hpp:125]   --->   Operation 960 'bitconcatenate' 'p_Result_32_34' <Predicate = (!icmp_ln105 & tmp_554)> <Delay = 0.00>
ST_4 : Operation 961 [1/1] (0.32ns)   --->   "%temp_a1_int8_34_V = select i1 %tmp_554, i24 %p_Result_32_34, i24 %p_Result_31_34" [src/modules.hpp:124]   --->   Operation 961 'select' 'temp_a1_int8_34_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 962 [1/1] (0.00ns)   --->   "%temp_a2_int8_34_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_34, i16 0)" [src/modules.hpp:132]   --->   Operation 962 'bitconcatenate' 'temp_a2_int8_34_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 963 [1/1] (0.00ns)   --->   "%p_Result_31_35 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_35)" [src/modules.hpp:128]   --->   Operation 963 'bitconcatenate' 'p_Result_31_35' <Predicate = (!icmp_ln105 & !tmp_555)> <Delay = 0.00>
ST_4 : Operation 964 [1/1] (0.00ns)   --->   "%p_Result_32_35 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_35)" [src/modules.hpp:125]   --->   Operation 964 'bitconcatenate' 'p_Result_32_35' <Predicate = (!icmp_ln105 & tmp_555)> <Delay = 0.00>
ST_4 : Operation 965 [1/1] (0.32ns)   --->   "%temp_a1_int8_35_V = select i1 %tmp_555, i24 %p_Result_32_35, i24 %p_Result_31_35" [src/modules.hpp:124]   --->   Operation 965 'select' 'temp_a1_int8_35_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 966 [1/1] (0.00ns)   --->   "%temp_a2_int8_35_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_35, i16 0)" [src/modules.hpp:132]   --->   Operation 966 'bitconcatenate' 'temp_a2_int8_35_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 967 [1/1] (0.00ns)   --->   "%p_Result_31_36 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_36)" [src/modules.hpp:128]   --->   Operation 967 'bitconcatenate' 'p_Result_31_36' <Predicate = (!icmp_ln105 & !tmp_556)> <Delay = 0.00>
ST_4 : Operation 968 [1/1] (0.00ns)   --->   "%p_Result_32_36 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_36)" [src/modules.hpp:125]   --->   Operation 968 'bitconcatenate' 'p_Result_32_36' <Predicate = (!icmp_ln105 & tmp_556)> <Delay = 0.00>
ST_4 : Operation 969 [1/1] (0.32ns)   --->   "%temp_a1_int8_36_V = select i1 %tmp_556, i24 %p_Result_32_36, i24 %p_Result_31_36" [src/modules.hpp:124]   --->   Operation 969 'select' 'temp_a1_int8_36_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 970 [1/1] (0.00ns)   --->   "%temp_a2_int8_36_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_36, i16 0)" [src/modules.hpp:132]   --->   Operation 970 'bitconcatenate' 'temp_a2_int8_36_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 971 [1/1] (0.00ns)   --->   "%p_Result_31_37 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_37)" [src/modules.hpp:128]   --->   Operation 971 'bitconcatenate' 'p_Result_31_37' <Predicate = (!icmp_ln105 & !tmp_557)> <Delay = 0.00>
ST_4 : Operation 972 [1/1] (0.00ns)   --->   "%p_Result_32_37 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_37)" [src/modules.hpp:125]   --->   Operation 972 'bitconcatenate' 'p_Result_32_37' <Predicate = (!icmp_ln105 & tmp_557)> <Delay = 0.00>
ST_4 : Operation 973 [1/1] (0.32ns)   --->   "%temp_a1_int8_37_V = select i1 %tmp_557, i24 %p_Result_32_37, i24 %p_Result_31_37" [src/modules.hpp:124]   --->   Operation 973 'select' 'temp_a1_int8_37_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 974 [1/1] (0.00ns)   --->   "%temp_a2_int8_37_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_37, i16 0)" [src/modules.hpp:132]   --->   Operation 974 'bitconcatenate' 'temp_a2_int8_37_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 975 [1/1] (0.00ns)   --->   "%p_Result_31_38 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_38)" [src/modules.hpp:128]   --->   Operation 975 'bitconcatenate' 'p_Result_31_38' <Predicate = (!icmp_ln105 & !tmp_558)> <Delay = 0.00>
ST_4 : Operation 976 [1/1] (0.00ns)   --->   "%p_Result_32_38 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_38)" [src/modules.hpp:125]   --->   Operation 976 'bitconcatenate' 'p_Result_32_38' <Predicate = (!icmp_ln105 & tmp_558)> <Delay = 0.00>
ST_4 : Operation 977 [1/1] (0.32ns)   --->   "%temp_a1_int8_38_V = select i1 %tmp_558, i24 %p_Result_32_38, i24 %p_Result_31_38" [src/modules.hpp:124]   --->   Operation 977 'select' 'temp_a1_int8_38_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 978 [1/1] (0.00ns)   --->   "%temp_a2_int8_38_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_38, i16 0)" [src/modules.hpp:132]   --->   Operation 978 'bitconcatenate' 'temp_a2_int8_38_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 979 [1/1] (0.00ns)   --->   "%p_Result_31_39 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_39)" [src/modules.hpp:128]   --->   Operation 979 'bitconcatenate' 'p_Result_31_39' <Predicate = (!icmp_ln105 & !tmp_559)> <Delay = 0.00>
ST_4 : Operation 980 [1/1] (0.00ns)   --->   "%p_Result_32_39 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_39)" [src/modules.hpp:125]   --->   Operation 980 'bitconcatenate' 'p_Result_32_39' <Predicate = (!icmp_ln105 & tmp_559)> <Delay = 0.00>
ST_4 : Operation 981 [1/1] (0.32ns)   --->   "%temp_a1_int8_39_V = select i1 %tmp_559, i24 %p_Result_32_39, i24 %p_Result_31_39" [src/modules.hpp:124]   --->   Operation 981 'select' 'temp_a1_int8_39_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 982 [1/1] (0.00ns)   --->   "%temp_a2_int8_39_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_39, i16 0)" [src/modules.hpp:132]   --->   Operation 982 'bitconcatenate' 'temp_a2_int8_39_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 983 [1/1] (0.00ns)   --->   "%p_Result_31_40 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_40)" [src/modules.hpp:128]   --->   Operation 983 'bitconcatenate' 'p_Result_31_40' <Predicate = (!icmp_ln105 & !tmp_560)> <Delay = 0.00>
ST_4 : Operation 984 [1/1] (0.00ns)   --->   "%p_Result_32_40 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_40)" [src/modules.hpp:125]   --->   Operation 984 'bitconcatenate' 'p_Result_32_40' <Predicate = (!icmp_ln105 & tmp_560)> <Delay = 0.00>
ST_4 : Operation 985 [1/1] (0.32ns)   --->   "%temp_a1_int8_40_V = select i1 %tmp_560, i24 %p_Result_32_40, i24 %p_Result_31_40" [src/modules.hpp:124]   --->   Operation 985 'select' 'temp_a1_int8_40_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 986 [1/1] (0.00ns)   --->   "%temp_a2_int8_40_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_40, i16 0)" [src/modules.hpp:132]   --->   Operation 986 'bitconcatenate' 'temp_a2_int8_40_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 987 [1/1] (0.00ns)   --->   "%p_Result_31_41 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_41)" [src/modules.hpp:128]   --->   Operation 987 'bitconcatenate' 'p_Result_31_41' <Predicate = (!icmp_ln105 & !tmp_561)> <Delay = 0.00>
ST_4 : Operation 988 [1/1] (0.00ns)   --->   "%p_Result_32_41 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_41)" [src/modules.hpp:125]   --->   Operation 988 'bitconcatenate' 'p_Result_32_41' <Predicate = (!icmp_ln105 & tmp_561)> <Delay = 0.00>
ST_4 : Operation 989 [1/1] (0.32ns)   --->   "%temp_a1_int8_41_V = select i1 %tmp_561, i24 %p_Result_32_41, i24 %p_Result_31_41" [src/modules.hpp:124]   --->   Operation 989 'select' 'temp_a1_int8_41_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 990 [1/1] (0.00ns)   --->   "%temp_a2_int8_41_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_41, i16 0)" [src/modules.hpp:132]   --->   Operation 990 'bitconcatenate' 'temp_a2_int8_41_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 991 [1/1] (0.00ns)   --->   "%p_Result_31_42 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_42)" [src/modules.hpp:128]   --->   Operation 991 'bitconcatenate' 'p_Result_31_42' <Predicate = (!icmp_ln105 & !tmp_562)> <Delay = 0.00>
ST_4 : Operation 992 [1/1] (0.00ns)   --->   "%p_Result_32_42 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_42)" [src/modules.hpp:125]   --->   Operation 992 'bitconcatenate' 'p_Result_32_42' <Predicate = (!icmp_ln105 & tmp_562)> <Delay = 0.00>
ST_4 : Operation 993 [1/1] (0.32ns)   --->   "%temp_a1_int8_42_V = select i1 %tmp_562, i24 %p_Result_32_42, i24 %p_Result_31_42" [src/modules.hpp:124]   --->   Operation 993 'select' 'temp_a1_int8_42_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 994 [1/1] (0.00ns)   --->   "%temp_a2_int8_42_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_42, i16 0)" [src/modules.hpp:132]   --->   Operation 994 'bitconcatenate' 'temp_a2_int8_42_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 995 [1/1] (0.00ns)   --->   "%p_Result_31_43 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_43)" [src/modules.hpp:128]   --->   Operation 995 'bitconcatenate' 'p_Result_31_43' <Predicate = (!icmp_ln105 & !tmp_563)> <Delay = 0.00>
ST_4 : Operation 996 [1/1] (0.00ns)   --->   "%p_Result_32_43 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_43)" [src/modules.hpp:125]   --->   Operation 996 'bitconcatenate' 'p_Result_32_43' <Predicate = (!icmp_ln105 & tmp_563)> <Delay = 0.00>
ST_4 : Operation 997 [1/1] (0.32ns)   --->   "%temp_a1_int8_43_V = select i1 %tmp_563, i24 %p_Result_32_43, i24 %p_Result_31_43" [src/modules.hpp:124]   --->   Operation 997 'select' 'temp_a1_int8_43_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 998 [1/1] (0.00ns)   --->   "%temp_a2_int8_43_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_43, i16 0)" [src/modules.hpp:132]   --->   Operation 998 'bitconcatenate' 'temp_a2_int8_43_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 999 [1/1] (0.00ns)   --->   "%p_Result_31_44 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_44)" [src/modules.hpp:128]   --->   Operation 999 'bitconcatenate' 'p_Result_31_44' <Predicate = (!icmp_ln105 & !tmp_564)> <Delay = 0.00>
ST_4 : Operation 1000 [1/1] (0.00ns)   --->   "%p_Result_32_44 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_44)" [src/modules.hpp:125]   --->   Operation 1000 'bitconcatenate' 'p_Result_32_44' <Predicate = (!icmp_ln105 & tmp_564)> <Delay = 0.00>
ST_4 : Operation 1001 [1/1] (0.32ns)   --->   "%temp_a1_int8_44_V = select i1 %tmp_564, i24 %p_Result_32_44, i24 %p_Result_31_44" [src/modules.hpp:124]   --->   Operation 1001 'select' 'temp_a1_int8_44_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1002 [1/1] (0.00ns)   --->   "%temp_a2_int8_44_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_44, i16 0)" [src/modules.hpp:132]   --->   Operation 1002 'bitconcatenate' 'temp_a2_int8_44_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1003 [1/1] (0.00ns)   --->   "%p_Result_31_45 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_45)" [src/modules.hpp:128]   --->   Operation 1003 'bitconcatenate' 'p_Result_31_45' <Predicate = (!icmp_ln105 & !tmp_565)> <Delay = 0.00>
ST_4 : Operation 1004 [1/1] (0.00ns)   --->   "%p_Result_32_45 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_45)" [src/modules.hpp:125]   --->   Operation 1004 'bitconcatenate' 'p_Result_32_45' <Predicate = (!icmp_ln105 & tmp_565)> <Delay = 0.00>
ST_4 : Operation 1005 [1/1] (0.32ns)   --->   "%temp_a1_int8_45_V = select i1 %tmp_565, i24 %p_Result_32_45, i24 %p_Result_31_45" [src/modules.hpp:124]   --->   Operation 1005 'select' 'temp_a1_int8_45_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1006 [1/1] (0.00ns)   --->   "%temp_a2_int8_45_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_45, i16 0)" [src/modules.hpp:132]   --->   Operation 1006 'bitconcatenate' 'temp_a2_int8_45_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1007 [1/1] (0.00ns)   --->   "%p_Result_31_46 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_46)" [src/modules.hpp:128]   --->   Operation 1007 'bitconcatenate' 'p_Result_31_46' <Predicate = (!icmp_ln105 & !tmp_566)> <Delay = 0.00>
ST_4 : Operation 1008 [1/1] (0.00ns)   --->   "%p_Result_32_46 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_46)" [src/modules.hpp:125]   --->   Operation 1008 'bitconcatenate' 'p_Result_32_46' <Predicate = (!icmp_ln105 & tmp_566)> <Delay = 0.00>
ST_4 : Operation 1009 [1/1] (0.32ns)   --->   "%temp_a1_int8_46_V = select i1 %tmp_566, i24 %p_Result_32_46, i24 %p_Result_31_46" [src/modules.hpp:124]   --->   Operation 1009 'select' 'temp_a1_int8_46_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1010 [1/1] (0.00ns)   --->   "%temp_a2_int8_46_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_46, i16 0)" [src/modules.hpp:132]   --->   Operation 1010 'bitconcatenate' 'temp_a2_int8_46_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1011 [1/1] (0.00ns)   --->   "%p_Result_31_47 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_47)" [src/modules.hpp:128]   --->   Operation 1011 'bitconcatenate' 'p_Result_31_47' <Predicate = (!icmp_ln105 & !tmp_567)> <Delay = 0.00>
ST_4 : Operation 1012 [1/1] (0.00ns)   --->   "%p_Result_32_47 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_47)" [src/modules.hpp:125]   --->   Operation 1012 'bitconcatenate' 'p_Result_32_47' <Predicate = (!icmp_ln105 & tmp_567)> <Delay = 0.00>
ST_4 : Operation 1013 [1/1] (0.32ns)   --->   "%temp_a1_int8_47_V = select i1 %tmp_567, i24 %p_Result_32_47, i24 %p_Result_31_47" [src/modules.hpp:124]   --->   Operation 1013 'select' 'temp_a1_int8_47_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1014 [1/1] (0.00ns)   --->   "%temp_a2_int8_47_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_47, i16 0)" [src/modules.hpp:132]   --->   Operation 1014 'bitconcatenate' 'temp_a2_int8_47_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1015 [1/1] (0.00ns)   --->   "%p_Result_31_48 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_48)" [src/modules.hpp:128]   --->   Operation 1015 'bitconcatenate' 'p_Result_31_48' <Predicate = (!icmp_ln105 & !tmp_568)> <Delay = 0.00>
ST_4 : Operation 1016 [1/1] (0.00ns)   --->   "%p_Result_32_48 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_48)" [src/modules.hpp:125]   --->   Operation 1016 'bitconcatenate' 'p_Result_32_48' <Predicate = (!icmp_ln105 & tmp_568)> <Delay = 0.00>
ST_4 : Operation 1017 [1/1] (0.32ns)   --->   "%temp_a1_int8_48_V = select i1 %tmp_568, i24 %p_Result_32_48, i24 %p_Result_31_48" [src/modules.hpp:124]   --->   Operation 1017 'select' 'temp_a1_int8_48_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1018 [1/1] (0.00ns)   --->   "%temp_a2_int8_48_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_48, i16 0)" [src/modules.hpp:132]   --->   Operation 1018 'bitconcatenate' 'temp_a2_int8_48_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1019 [1/1] (0.00ns)   --->   "%p_Result_31_49 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_49)" [src/modules.hpp:128]   --->   Operation 1019 'bitconcatenate' 'p_Result_31_49' <Predicate = (!icmp_ln105 & !tmp_569)> <Delay = 0.00>
ST_4 : Operation 1020 [1/1] (0.00ns)   --->   "%p_Result_32_49 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_49)" [src/modules.hpp:125]   --->   Operation 1020 'bitconcatenate' 'p_Result_32_49' <Predicate = (!icmp_ln105 & tmp_569)> <Delay = 0.00>
ST_4 : Operation 1021 [1/1] (0.32ns)   --->   "%temp_a1_int8_49_V = select i1 %tmp_569, i24 %p_Result_32_49, i24 %p_Result_31_49" [src/modules.hpp:124]   --->   Operation 1021 'select' 'temp_a1_int8_49_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1022 [1/1] (0.00ns)   --->   "%temp_a2_int8_49_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_49, i16 0)" [src/modules.hpp:132]   --->   Operation 1022 'bitconcatenate' 'temp_a2_int8_49_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1023 [1/1] (0.00ns)   --->   "%p_Result_31_50 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_50)" [src/modules.hpp:128]   --->   Operation 1023 'bitconcatenate' 'p_Result_31_50' <Predicate = (!icmp_ln105 & !tmp_570)> <Delay = 0.00>
ST_4 : Operation 1024 [1/1] (0.00ns)   --->   "%p_Result_32_50 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_50)" [src/modules.hpp:125]   --->   Operation 1024 'bitconcatenate' 'p_Result_32_50' <Predicate = (!icmp_ln105 & tmp_570)> <Delay = 0.00>
ST_4 : Operation 1025 [1/1] (0.32ns)   --->   "%temp_a1_int8_50_V = select i1 %tmp_570, i24 %p_Result_32_50, i24 %p_Result_31_50" [src/modules.hpp:124]   --->   Operation 1025 'select' 'temp_a1_int8_50_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1026 [1/1] (0.00ns)   --->   "%temp_a2_int8_50_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_50, i16 0)" [src/modules.hpp:132]   --->   Operation 1026 'bitconcatenate' 'temp_a2_int8_50_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1027 [1/1] (0.00ns)   --->   "%p_Result_31_51 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_51)" [src/modules.hpp:128]   --->   Operation 1027 'bitconcatenate' 'p_Result_31_51' <Predicate = (!icmp_ln105 & !tmp_571)> <Delay = 0.00>
ST_4 : Operation 1028 [1/1] (0.00ns)   --->   "%p_Result_32_51 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_51)" [src/modules.hpp:125]   --->   Operation 1028 'bitconcatenate' 'p_Result_32_51' <Predicate = (!icmp_ln105 & tmp_571)> <Delay = 0.00>
ST_4 : Operation 1029 [1/1] (0.32ns)   --->   "%temp_a1_int8_51_V = select i1 %tmp_571, i24 %p_Result_32_51, i24 %p_Result_31_51" [src/modules.hpp:124]   --->   Operation 1029 'select' 'temp_a1_int8_51_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1030 [1/1] (0.00ns)   --->   "%temp_a2_int8_51_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_51, i16 0)" [src/modules.hpp:132]   --->   Operation 1030 'bitconcatenate' 'temp_a2_int8_51_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1031 [1/1] (0.00ns)   --->   "%p_Result_31_52 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_52)" [src/modules.hpp:128]   --->   Operation 1031 'bitconcatenate' 'p_Result_31_52' <Predicate = (!icmp_ln105 & !tmp_572)> <Delay = 0.00>
ST_4 : Operation 1032 [1/1] (0.00ns)   --->   "%p_Result_32_52 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_52)" [src/modules.hpp:125]   --->   Operation 1032 'bitconcatenate' 'p_Result_32_52' <Predicate = (!icmp_ln105 & tmp_572)> <Delay = 0.00>
ST_4 : Operation 1033 [1/1] (0.32ns)   --->   "%temp_a1_int8_52_V = select i1 %tmp_572, i24 %p_Result_32_52, i24 %p_Result_31_52" [src/modules.hpp:124]   --->   Operation 1033 'select' 'temp_a1_int8_52_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1034 [1/1] (0.00ns)   --->   "%temp_a2_int8_52_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_52, i16 0)" [src/modules.hpp:132]   --->   Operation 1034 'bitconcatenate' 'temp_a2_int8_52_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1035 [1/1] (0.00ns)   --->   "%p_Result_31_53 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_53)" [src/modules.hpp:128]   --->   Operation 1035 'bitconcatenate' 'p_Result_31_53' <Predicate = (!icmp_ln105 & !tmp_573)> <Delay = 0.00>
ST_4 : Operation 1036 [1/1] (0.00ns)   --->   "%p_Result_32_53 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_53)" [src/modules.hpp:125]   --->   Operation 1036 'bitconcatenate' 'p_Result_32_53' <Predicate = (!icmp_ln105 & tmp_573)> <Delay = 0.00>
ST_4 : Operation 1037 [1/1] (0.32ns)   --->   "%temp_a1_int8_53_V = select i1 %tmp_573, i24 %p_Result_32_53, i24 %p_Result_31_53" [src/modules.hpp:124]   --->   Operation 1037 'select' 'temp_a1_int8_53_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1038 [1/1] (0.00ns)   --->   "%temp_a2_int8_53_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_53, i16 0)" [src/modules.hpp:132]   --->   Operation 1038 'bitconcatenate' 'temp_a2_int8_53_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1039 [1/1] (0.00ns)   --->   "%p_Result_31_54 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_54)" [src/modules.hpp:128]   --->   Operation 1039 'bitconcatenate' 'p_Result_31_54' <Predicate = (!icmp_ln105 & !tmp_574)> <Delay = 0.00>
ST_4 : Operation 1040 [1/1] (0.00ns)   --->   "%p_Result_32_54 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_54)" [src/modules.hpp:125]   --->   Operation 1040 'bitconcatenate' 'p_Result_32_54' <Predicate = (!icmp_ln105 & tmp_574)> <Delay = 0.00>
ST_4 : Operation 1041 [1/1] (0.32ns)   --->   "%temp_a1_int8_54_V = select i1 %tmp_574, i24 %p_Result_32_54, i24 %p_Result_31_54" [src/modules.hpp:124]   --->   Operation 1041 'select' 'temp_a1_int8_54_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1042 [1/1] (0.00ns)   --->   "%temp_a2_int8_54_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_54, i16 0)" [src/modules.hpp:132]   --->   Operation 1042 'bitconcatenate' 'temp_a2_int8_54_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1043 [1/1] (0.00ns)   --->   "%p_Result_31_55 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_55)" [src/modules.hpp:128]   --->   Operation 1043 'bitconcatenate' 'p_Result_31_55' <Predicate = (!icmp_ln105 & !tmp_575)> <Delay = 0.00>
ST_4 : Operation 1044 [1/1] (0.00ns)   --->   "%p_Result_32_55 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_55)" [src/modules.hpp:125]   --->   Operation 1044 'bitconcatenate' 'p_Result_32_55' <Predicate = (!icmp_ln105 & tmp_575)> <Delay = 0.00>
ST_4 : Operation 1045 [1/1] (0.32ns)   --->   "%temp_a1_int8_55_V = select i1 %tmp_575, i24 %p_Result_32_55, i24 %p_Result_31_55" [src/modules.hpp:124]   --->   Operation 1045 'select' 'temp_a1_int8_55_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1046 [1/1] (0.00ns)   --->   "%temp_a2_int8_55_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_55, i16 0)" [src/modules.hpp:132]   --->   Operation 1046 'bitconcatenate' 'temp_a2_int8_55_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1047 [1/1] (0.00ns)   --->   "%p_Result_31_56 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_56)" [src/modules.hpp:128]   --->   Operation 1047 'bitconcatenate' 'p_Result_31_56' <Predicate = (!icmp_ln105 & !tmp_576)> <Delay = 0.00>
ST_4 : Operation 1048 [1/1] (0.00ns)   --->   "%p_Result_32_56 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_56)" [src/modules.hpp:125]   --->   Operation 1048 'bitconcatenate' 'p_Result_32_56' <Predicate = (!icmp_ln105 & tmp_576)> <Delay = 0.00>
ST_4 : Operation 1049 [1/1] (0.32ns)   --->   "%temp_a1_int8_56_V = select i1 %tmp_576, i24 %p_Result_32_56, i24 %p_Result_31_56" [src/modules.hpp:124]   --->   Operation 1049 'select' 'temp_a1_int8_56_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1050 [1/1] (0.00ns)   --->   "%temp_a2_int8_56_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_56, i16 0)" [src/modules.hpp:132]   --->   Operation 1050 'bitconcatenate' 'temp_a2_int8_56_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1051 [1/1] (0.00ns)   --->   "%p_Result_31_57 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_57)" [src/modules.hpp:128]   --->   Operation 1051 'bitconcatenate' 'p_Result_31_57' <Predicate = (!icmp_ln105 & !tmp_577)> <Delay = 0.00>
ST_4 : Operation 1052 [1/1] (0.00ns)   --->   "%p_Result_32_57 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_57)" [src/modules.hpp:125]   --->   Operation 1052 'bitconcatenate' 'p_Result_32_57' <Predicate = (!icmp_ln105 & tmp_577)> <Delay = 0.00>
ST_4 : Operation 1053 [1/1] (0.32ns)   --->   "%temp_a1_int8_57_V = select i1 %tmp_577, i24 %p_Result_32_57, i24 %p_Result_31_57" [src/modules.hpp:124]   --->   Operation 1053 'select' 'temp_a1_int8_57_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1054 [1/1] (0.00ns)   --->   "%temp_a2_int8_57_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_57, i16 0)" [src/modules.hpp:132]   --->   Operation 1054 'bitconcatenate' 'temp_a2_int8_57_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1055 [1/1] (0.00ns)   --->   "%p_Result_31_58 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_58)" [src/modules.hpp:128]   --->   Operation 1055 'bitconcatenate' 'p_Result_31_58' <Predicate = (!icmp_ln105 & !tmp_578)> <Delay = 0.00>
ST_4 : Operation 1056 [1/1] (0.00ns)   --->   "%p_Result_32_58 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_58)" [src/modules.hpp:125]   --->   Operation 1056 'bitconcatenate' 'p_Result_32_58' <Predicate = (!icmp_ln105 & tmp_578)> <Delay = 0.00>
ST_4 : Operation 1057 [1/1] (0.32ns)   --->   "%temp_a1_int8_58_V = select i1 %tmp_578, i24 %p_Result_32_58, i24 %p_Result_31_58" [src/modules.hpp:124]   --->   Operation 1057 'select' 'temp_a1_int8_58_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1058 [1/1] (0.00ns)   --->   "%temp_a2_int8_58_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_58, i16 0)" [src/modules.hpp:132]   --->   Operation 1058 'bitconcatenate' 'temp_a2_int8_58_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1059 [1/1] (0.00ns)   --->   "%p_Result_31_59 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_59)" [src/modules.hpp:128]   --->   Operation 1059 'bitconcatenate' 'p_Result_31_59' <Predicate = (!icmp_ln105 & !tmp_579)> <Delay = 0.00>
ST_4 : Operation 1060 [1/1] (0.00ns)   --->   "%p_Result_32_59 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_59)" [src/modules.hpp:125]   --->   Operation 1060 'bitconcatenate' 'p_Result_32_59' <Predicate = (!icmp_ln105 & tmp_579)> <Delay = 0.00>
ST_4 : Operation 1061 [1/1] (0.32ns)   --->   "%temp_a1_int8_59_V = select i1 %tmp_579, i24 %p_Result_32_59, i24 %p_Result_31_59" [src/modules.hpp:124]   --->   Operation 1061 'select' 'temp_a1_int8_59_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1062 [1/1] (0.00ns)   --->   "%temp_a2_int8_59_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_59, i16 0)" [src/modules.hpp:132]   --->   Operation 1062 'bitconcatenate' 'temp_a2_int8_59_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1063 [1/1] (0.00ns)   --->   "%p_Result_31_60 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_60)" [src/modules.hpp:128]   --->   Operation 1063 'bitconcatenate' 'p_Result_31_60' <Predicate = (!icmp_ln105 & !tmp_580)> <Delay = 0.00>
ST_4 : Operation 1064 [1/1] (0.00ns)   --->   "%p_Result_32_60 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_60)" [src/modules.hpp:125]   --->   Operation 1064 'bitconcatenate' 'p_Result_32_60' <Predicate = (!icmp_ln105 & tmp_580)> <Delay = 0.00>
ST_4 : Operation 1065 [1/1] (0.32ns)   --->   "%temp_a1_int8_60_V = select i1 %tmp_580, i24 %p_Result_32_60, i24 %p_Result_31_60" [src/modules.hpp:124]   --->   Operation 1065 'select' 'temp_a1_int8_60_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1066 [1/1] (0.00ns)   --->   "%temp_a2_int8_60_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_60, i16 0)" [src/modules.hpp:132]   --->   Operation 1066 'bitconcatenate' 'temp_a2_int8_60_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1067 [1/1] (0.00ns)   --->   "%p_Result_31_61 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_61)" [src/modules.hpp:128]   --->   Operation 1067 'bitconcatenate' 'p_Result_31_61' <Predicate = (!icmp_ln105 & !tmp_581)> <Delay = 0.00>
ST_4 : Operation 1068 [1/1] (0.00ns)   --->   "%p_Result_32_61 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_61)" [src/modules.hpp:125]   --->   Operation 1068 'bitconcatenate' 'p_Result_32_61' <Predicate = (!icmp_ln105 & tmp_581)> <Delay = 0.00>
ST_4 : Operation 1069 [1/1] (0.32ns)   --->   "%temp_a1_int8_61_V = select i1 %tmp_581, i24 %p_Result_32_61, i24 %p_Result_31_61" [src/modules.hpp:124]   --->   Operation 1069 'select' 'temp_a1_int8_61_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1070 [1/1] (0.00ns)   --->   "%temp_a2_int8_61_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_61, i16 0)" [src/modules.hpp:132]   --->   Operation 1070 'bitconcatenate' 'temp_a2_int8_61_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1071 [1/1] (0.00ns)   --->   "%p_Result_31_62 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_62)" [src/modules.hpp:128]   --->   Operation 1071 'bitconcatenate' 'p_Result_31_62' <Predicate = (!icmp_ln105 & !tmp_582)> <Delay = 0.00>
ST_4 : Operation 1072 [1/1] (0.00ns)   --->   "%p_Result_32_62 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_62)" [src/modules.hpp:125]   --->   Operation 1072 'bitconcatenate' 'p_Result_32_62' <Predicate = (!icmp_ln105 & tmp_582)> <Delay = 0.00>
ST_4 : Operation 1073 [1/1] (0.32ns)   --->   "%temp_a1_int8_62_V = select i1 %tmp_582, i24 %p_Result_32_62, i24 %p_Result_31_62" [src/modules.hpp:124]   --->   Operation 1073 'select' 'temp_a1_int8_62_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1074 [1/1] (0.00ns)   --->   "%temp_a2_int8_62_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_62, i16 0)" [src/modules.hpp:132]   --->   Operation 1074 'bitconcatenate' 'temp_a2_int8_62_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1075 [1/1] (0.00ns)   --->   "%p_Result_31_s = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_s)" [src/modules.hpp:128]   --->   Operation 1075 'bitconcatenate' 'p_Result_31_s' <Predicate = (!icmp_ln105 & !tmp_583)> <Delay = 0.00>
ST_4 : Operation 1076 [1/1] (0.00ns)   --->   "%p_Result_32_s = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_s)" [src/modules.hpp:125]   --->   Operation 1076 'bitconcatenate' 'p_Result_32_s' <Predicate = (!icmp_ln105 & tmp_583)> <Delay = 0.00>
ST_4 : Operation 1077 [1/1] (0.32ns)   --->   "%temp_a1_int8_63_V = select i1 %tmp_583, i24 %p_Result_32_s, i24 %p_Result_31_s" [src/modules.hpp:124]   --->   Operation 1077 'select' 'temp_a1_int8_63_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1078 [1/1] (0.00ns)   --->   "%temp_a2_int8_63_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_s, i16 0)" [src/modules.hpp:132]   --->   Operation 1078 'bitconcatenate' 'temp_a2_int8_63_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_4 : Operation 1079 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_41 = load i8* %temp_b_int8_36_1_V" [src/modules.hpp:154]   --->   Operation 1079 'load' 'temp_b_int8_36_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1080 [1/1] (0.00ns)   --->   "%temp_b_int8_36_1_V_42 = load i8* %temp_b_int8_36_1_V_35" [src/modules.hpp:154]   --->   Operation 1080 'load' 'temp_b_int8_36_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1081 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_41 = load i8* %temp_b_int8_35_1_V" [src/modules.hpp:154]   --->   Operation 1081 'load' 'temp_b_int8_35_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1082 [1/1] (0.00ns)   --->   "%temp_b_int8_35_1_V_42 = load i8* %temp_b_int8_35_1_V_35" [src/modules.hpp:154]   --->   Operation 1082 'load' 'temp_b_int8_35_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1083 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_41 = load i8* %temp_b_int8_34_1_V" [src/modules.hpp:154]   --->   Operation 1083 'load' 'temp_b_int8_34_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1084 [1/1] (0.00ns)   --->   "%temp_b_int8_34_1_V_42 = load i8* %temp_b_int8_34_1_V_35" [src/modules.hpp:154]   --->   Operation 1084 'load' 'temp_b_int8_34_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1085 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_41 = load i8* %temp_b_int8_33_1_V" [src/modules.hpp:154]   --->   Operation 1085 'load' 'temp_b_int8_33_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1086 [1/1] (0.00ns)   --->   "%temp_b_int8_33_1_V_42 = load i8* %temp_b_int8_33_1_V_35" [src/modules.hpp:154]   --->   Operation 1086 'load' 'temp_b_int8_33_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1087 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_41 = load i8* %temp_b_int8_32_1_V" [src/modules.hpp:154]   --->   Operation 1087 'load' 'temp_b_int8_32_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1088 [1/1] (0.00ns)   --->   "%temp_b_int8_32_1_V_42 = load i8* %temp_b_int8_32_1_V_35" [src/modules.hpp:154]   --->   Operation 1088 'load' 'temp_b_int8_32_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1089 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_41 = load i8* %temp_b_int8_31_1_V" [src/modules.hpp:154]   --->   Operation 1089 'load' 'temp_b_int8_31_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1090 [1/1] (0.00ns)   --->   "%temp_b_int8_31_1_V_42 = load i8* %temp_b_int8_31_1_V_35" [src/modules.hpp:154]   --->   Operation 1090 'load' 'temp_b_int8_31_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1091 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_41 = load i8* %temp_b_int8_30_1_V" [src/modules.hpp:154]   --->   Operation 1091 'load' 'temp_b_int8_30_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1092 [1/1] (0.00ns)   --->   "%temp_b_int8_30_1_V_42 = load i8* %temp_b_int8_30_1_V_35" [src/modules.hpp:154]   --->   Operation 1092 'load' 'temp_b_int8_30_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1093 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_41 = load i8* %temp_b_int8_29_1_V" [src/modules.hpp:154]   --->   Operation 1093 'load' 'temp_b_int8_29_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1094 [1/1] (0.00ns)   --->   "%temp_b_int8_29_1_V_42 = load i8* %temp_b_int8_29_1_V_35" [src/modules.hpp:154]   --->   Operation 1094 'load' 'temp_b_int8_29_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1095 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_41 = load i8* %temp_b_int8_28_1_V" [src/modules.hpp:154]   --->   Operation 1095 'load' 'temp_b_int8_28_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1096 [1/1] (0.00ns)   --->   "%temp_b_int8_28_1_V_42 = load i8* %temp_b_int8_28_1_V_35" [src/modules.hpp:154]   --->   Operation 1096 'load' 'temp_b_int8_28_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1097 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_41 = load i8* %temp_b_int8_27_1_V" [src/modules.hpp:154]   --->   Operation 1097 'load' 'temp_b_int8_27_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1098 [1/1] (0.00ns)   --->   "%temp_b_int8_27_1_V_42 = load i8* %temp_b_int8_27_1_V_35" [src/modules.hpp:154]   --->   Operation 1098 'load' 'temp_b_int8_27_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1099 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_41 = load i8* %temp_b_int8_26_1_V" [src/modules.hpp:154]   --->   Operation 1099 'load' 'temp_b_int8_26_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1100 [1/1] (0.00ns)   --->   "%temp_b_int8_26_1_V_42 = load i8* %temp_b_int8_26_1_V_35" [src/modules.hpp:154]   --->   Operation 1100 'load' 'temp_b_int8_26_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1101 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_41 = load i8* %temp_b_int8_25_1_V" [src/modules.hpp:154]   --->   Operation 1101 'load' 'temp_b_int8_25_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1102 [1/1] (0.00ns)   --->   "%temp_b_int8_25_1_V_42 = load i8* %temp_b_int8_25_1_V_35" [src/modules.hpp:154]   --->   Operation 1102 'load' 'temp_b_int8_25_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1103 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_41 = load i8* %temp_b_int8_24_1_V" [src/modules.hpp:154]   --->   Operation 1103 'load' 'temp_b_int8_24_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1104 [1/1] (0.00ns)   --->   "%temp_b_int8_24_1_V_42 = load i8* %temp_b_int8_24_1_V_35" [src/modules.hpp:154]   --->   Operation 1104 'load' 'temp_b_int8_24_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1105 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_41 = load i8* %temp_b_int8_23_1_V" [src/modules.hpp:154]   --->   Operation 1105 'load' 'temp_b_int8_23_1_V_41' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1106 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_14 = load i8* %temp_b_int8_0_1_V" [src/modules.hpp:154]   --->   Operation 1106 'load' 'temp_b_int8_0_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1107 [1/1] (0.00ns)   --->   "%temp_b_int8_0_1_V_15 = load i8* %temp_b_int8_0_1_V_19" [src/modules.hpp:154]   --->   Operation 1107 'load' 'temp_b_int8_0_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1108 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_14 = load i8* %temp_b_int8_1_1_V" [src/modules.hpp:154]   --->   Operation 1108 'load' 'temp_b_int8_1_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1109 [1/1] (0.00ns)   --->   "%temp_b_int8_1_1_V_15 = load i8* %temp_b_int8_1_1_V_19" [src/modules.hpp:154]   --->   Operation 1109 'load' 'temp_b_int8_1_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1110 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_14 = load i8* %temp_b_int8_2_1_V" [src/modules.hpp:154]   --->   Operation 1110 'load' 'temp_b_int8_2_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1111 [1/1] (0.00ns)   --->   "%temp_b_int8_2_1_V_15 = load i8* %temp_b_int8_2_1_V_19" [src/modules.hpp:154]   --->   Operation 1111 'load' 'temp_b_int8_2_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1112 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_14 = load i8* %temp_b_int8_3_1_V" [src/modules.hpp:154]   --->   Operation 1112 'load' 'temp_b_int8_3_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1113 [1/1] (0.00ns)   --->   "%temp_b_int8_3_1_V_15 = load i8* %temp_b_int8_3_1_V_19" [src/modules.hpp:154]   --->   Operation 1113 'load' 'temp_b_int8_3_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1114 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_14 = load i8* %temp_b_int8_4_1_V" [src/modules.hpp:154]   --->   Operation 1114 'load' 'temp_b_int8_4_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1115 [1/1] (0.00ns)   --->   "%temp_b_int8_4_1_V_15 = load i8* %temp_b_int8_4_1_V_19" [src/modules.hpp:154]   --->   Operation 1115 'load' 'temp_b_int8_4_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1116 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_14 = load i8* %temp_b_int8_5_1_V" [src/modules.hpp:154]   --->   Operation 1116 'load' 'temp_b_int8_5_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1117 [1/1] (0.00ns)   --->   "%temp_b_int8_5_1_V_15 = load i8* %temp_b_int8_5_1_V_19" [src/modules.hpp:154]   --->   Operation 1117 'load' 'temp_b_int8_5_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1118 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_14 = load i8* %temp_b_int8_6_1_V" [src/modules.hpp:154]   --->   Operation 1118 'load' 'temp_b_int8_6_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1119 [1/1] (0.00ns)   --->   "%temp_b_int8_6_1_V_15 = load i8* %temp_b_int8_6_1_V_19" [src/modules.hpp:154]   --->   Operation 1119 'load' 'temp_b_int8_6_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1120 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_14 = load i8* %temp_b_int8_7_1_V" [src/modules.hpp:154]   --->   Operation 1120 'load' 'temp_b_int8_7_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1121 [1/1] (0.00ns)   --->   "%temp_b_int8_7_1_V_15 = load i8* %temp_b_int8_7_1_V_19" [src/modules.hpp:154]   --->   Operation 1121 'load' 'temp_b_int8_7_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1122 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_14 = load i8* %temp_b_int8_8_1_V" [src/modules.hpp:154]   --->   Operation 1122 'load' 'temp_b_int8_8_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1123 [1/1] (0.00ns)   --->   "%temp_b_int8_8_1_V_15 = load i8* %temp_b_int8_8_1_V_19" [src/modules.hpp:154]   --->   Operation 1123 'load' 'temp_b_int8_8_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1124 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_14 = load i8* %temp_b_int8_9_1_V" [src/modules.hpp:154]   --->   Operation 1124 'load' 'temp_b_int8_9_1_V_14' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1125 [1/1] (0.00ns)   --->   "%temp_b_int8_9_1_V_15 = load i8* %temp_b_int8_9_1_V_19" [src/modules.hpp:154]   --->   Operation 1125 'load' 'temp_b_int8_9_1_V_15' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1126 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_41 = load i8* %temp_b_int8_10_1_V" [src/modules.hpp:154]   --->   Operation 1126 'load' 'temp_b_int8_10_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1127 [1/1] (0.00ns)   --->   "%temp_b_int8_10_1_V_42 = load i8* %temp_b_int8_10_1_V_35" [src/modules.hpp:154]   --->   Operation 1127 'load' 'temp_b_int8_10_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1128 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_41 = load i8* %temp_b_int8_11_1_V" [src/modules.hpp:154]   --->   Operation 1128 'load' 'temp_b_int8_11_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1129 [1/1] (0.00ns)   --->   "%temp_b_int8_11_1_V_42 = load i8* %temp_b_int8_11_1_V_35" [src/modules.hpp:154]   --->   Operation 1129 'load' 'temp_b_int8_11_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1130 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_41 = load i8* %temp_b_int8_12_1_V" [src/modules.hpp:154]   --->   Operation 1130 'load' 'temp_b_int8_12_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1131 [1/1] (0.00ns)   --->   "%temp_b_int8_12_1_V_42 = load i8* %temp_b_int8_12_1_V_35" [src/modules.hpp:154]   --->   Operation 1131 'load' 'temp_b_int8_12_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1132 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_41 = load i8* %temp_b_int8_13_1_V" [src/modules.hpp:154]   --->   Operation 1132 'load' 'temp_b_int8_13_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1133 [1/1] (0.00ns)   --->   "%temp_b_int8_13_1_V_42 = load i8* %temp_b_int8_13_1_V_35" [src/modules.hpp:154]   --->   Operation 1133 'load' 'temp_b_int8_13_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1134 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_41 = load i8* %temp_b_int8_14_1_V" [src/modules.hpp:154]   --->   Operation 1134 'load' 'temp_b_int8_14_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1135 [1/1] (0.00ns)   --->   "%temp_b_int8_14_1_V_42 = load i8* %temp_b_int8_14_1_V_35" [src/modules.hpp:154]   --->   Operation 1135 'load' 'temp_b_int8_14_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1136 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_41 = load i8* %temp_b_int8_15_1_V" [src/modules.hpp:154]   --->   Operation 1136 'load' 'temp_b_int8_15_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1137 [1/1] (0.00ns)   --->   "%temp_b_int8_15_1_V_42 = load i8* %temp_b_int8_15_1_V_35" [src/modules.hpp:154]   --->   Operation 1137 'load' 'temp_b_int8_15_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1138 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_41 = load i8* %temp_b_int8_16_1_V" [src/modules.hpp:154]   --->   Operation 1138 'load' 'temp_b_int8_16_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1139 [1/1] (0.00ns)   --->   "%temp_b_int8_16_1_V_42 = load i8* %temp_b_int8_16_1_V_35" [src/modules.hpp:154]   --->   Operation 1139 'load' 'temp_b_int8_16_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1140 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_41 = load i8* %temp_b_int8_17_1_V" [src/modules.hpp:154]   --->   Operation 1140 'load' 'temp_b_int8_17_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1141 [1/1] (0.00ns)   --->   "%temp_b_int8_17_1_V_42 = load i8* %temp_b_int8_17_1_V_35" [src/modules.hpp:154]   --->   Operation 1141 'load' 'temp_b_int8_17_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1142 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_41 = load i8* %temp_b_int8_18_1_V" [src/modules.hpp:154]   --->   Operation 1142 'load' 'temp_b_int8_18_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1143 [1/1] (0.00ns)   --->   "%temp_b_int8_18_1_V_42 = load i8* %temp_b_int8_18_1_V_35" [src/modules.hpp:154]   --->   Operation 1143 'load' 'temp_b_int8_18_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1144 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_41 = load i8* %temp_b_int8_19_1_V" [src/modules.hpp:154]   --->   Operation 1144 'load' 'temp_b_int8_19_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1145 [1/1] (0.00ns)   --->   "%temp_b_int8_19_1_V_42 = load i8* %temp_b_int8_19_1_V_35" [src/modules.hpp:154]   --->   Operation 1145 'load' 'temp_b_int8_19_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1146 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_41 = load i8* %temp_b_int8_20_1_V" [src/modules.hpp:154]   --->   Operation 1146 'load' 'temp_b_int8_20_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1147 [1/1] (0.00ns)   --->   "%temp_b_int8_20_1_V_42 = load i8* %temp_b_int8_20_1_V_35" [src/modules.hpp:154]   --->   Operation 1147 'load' 'temp_b_int8_20_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1148 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_41 = load i8* %temp_b_int8_21_1_V" [src/modules.hpp:154]   --->   Operation 1148 'load' 'temp_b_int8_21_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1149 [1/1] (0.00ns)   --->   "%temp_b_int8_21_1_V_42 = load i8* %temp_b_int8_21_1_V_35" [src/modules.hpp:154]   --->   Operation 1149 'load' 'temp_b_int8_21_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1150 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_41 = load i8* %temp_b_int8_22_1_V" [src/modules.hpp:154]   --->   Operation 1150 'load' 'temp_b_int8_22_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1151 [1/1] (0.00ns)   --->   "%temp_b_int8_22_1_V_42 = load i8* %temp_b_int8_22_1_V_35" [src/modules.hpp:154]   --->   Operation 1151 'load' 'temp_b_int8_22_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1152 [1/1] (0.00ns)   --->   "%temp_b_int8_23_1_V_42 = load i8* %temp_b_int8_23_1_V_35" [src/modules.hpp:154]   --->   Operation 1152 'load' 'temp_b_int8_23_1_V_42' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1153 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_41 = load i8* %temp_b_int8_37_1_V" [src/modules.hpp:154]   --->   Operation 1153 'load' 'temp_b_int8_37_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1154 [1/1] (0.00ns)   --->   "%temp_b_int8_37_1_V_42 = load i8* %temp_b_int8_37_1_V_35" [src/modules.hpp:154]   --->   Operation 1154 'load' 'temp_b_int8_37_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1155 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_41 = load i8* %temp_b_int8_38_1_V" [src/modules.hpp:154]   --->   Operation 1155 'load' 'temp_b_int8_38_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1156 [1/1] (0.00ns)   --->   "%temp_b_int8_38_1_V_42 = load i8* %temp_b_int8_38_1_V_35" [src/modules.hpp:154]   --->   Operation 1156 'load' 'temp_b_int8_38_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1157 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_41 = load i8* %temp_b_int8_39_1_V" [src/modules.hpp:154]   --->   Operation 1157 'load' 'temp_b_int8_39_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1158 [1/1] (0.00ns)   --->   "%temp_b_int8_39_1_V_42 = load i8* %temp_b_int8_39_1_V_35" [src/modules.hpp:154]   --->   Operation 1158 'load' 'temp_b_int8_39_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1159 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_41 = load i8* %temp_b_int8_40_1_V" [src/modules.hpp:154]   --->   Operation 1159 'load' 'temp_b_int8_40_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1160 [1/1] (0.00ns)   --->   "%temp_b_int8_40_1_V_42 = load i8* %temp_b_int8_40_1_V_35" [src/modules.hpp:154]   --->   Operation 1160 'load' 'temp_b_int8_40_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1161 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_41 = load i8* %temp_b_int8_41_1_V" [src/modules.hpp:154]   --->   Operation 1161 'load' 'temp_b_int8_41_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1162 [1/1] (0.00ns)   --->   "%temp_b_int8_41_1_V_42 = load i8* %temp_b_int8_41_1_V_35" [src/modules.hpp:154]   --->   Operation 1162 'load' 'temp_b_int8_41_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1163 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_41 = load i8* %temp_b_int8_42_1_V" [src/modules.hpp:154]   --->   Operation 1163 'load' 'temp_b_int8_42_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1164 [1/1] (0.00ns)   --->   "%temp_b_int8_42_1_V_42 = load i8* %temp_b_int8_42_1_V_35" [src/modules.hpp:154]   --->   Operation 1164 'load' 'temp_b_int8_42_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1165 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_41 = load i8* %temp_b_int8_43_1_V" [src/modules.hpp:154]   --->   Operation 1165 'load' 'temp_b_int8_43_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1166 [1/1] (0.00ns)   --->   "%temp_b_int8_43_1_V_42 = load i8* %temp_b_int8_43_1_V_35" [src/modules.hpp:154]   --->   Operation 1166 'load' 'temp_b_int8_43_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1167 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_41 = load i8* %temp_b_int8_44_1_V" [src/modules.hpp:154]   --->   Operation 1167 'load' 'temp_b_int8_44_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1168 [1/1] (0.00ns)   --->   "%temp_b_int8_44_1_V_42 = load i8* %temp_b_int8_44_1_V_35" [src/modules.hpp:154]   --->   Operation 1168 'load' 'temp_b_int8_44_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1169 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_41 = load i8* %temp_b_int8_45_1_V" [src/modules.hpp:154]   --->   Operation 1169 'load' 'temp_b_int8_45_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1170 [1/1] (0.00ns)   --->   "%temp_b_int8_45_1_V_42 = load i8* %temp_b_int8_45_1_V_35" [src/modules.hpp:154]   --->   Operation 1170 'load' 'temp_b_int8_45_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1171 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_41 = load i8* %temp_b_int8_46_1_V" [src/modules.hpp:154]   --->   Operation 1171 'load' 'temp_b_int8_46_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1172 [1/1] (0.00ns)   --->   "%temp_b_int8_46_1_V_42 = load i8* %temp_b_int8_46_1_V_35" [src/modules.hpp:154]   --->   Operation 1172 'load' 'temp_b_int8_46_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1173 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_41 = load i8* %temp_b_int8_47_1_V" [src/modules.hpp:154]   --->   Operation 1173 'load' 'temp_b_int8_47_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1174 [1/1] (0.00ns)   --->   "%temp_b_int8_47_1_V_42 = load i8* %temp_b_int8_47_1_V_35" [src/modules.hpp:154]   --->   Operation 1174 'load' 'temp_b_int8_47_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1175 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_41 = load i8* %temp_b_int8_48_1_V" [src/modules.hpp:154]   --->   Operation 1175 'load' 'temp_b_int8_48_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1176 [1/1] (0.00ns)   --->   "%temp_b_int8_48_1_V_42 = load i8* %temp_b_int8_48_1_V_35" [src/modules.hpp:154]   --->   Operation 1176 'load' 'temp_b_int8_48_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1177 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_41 = load i8* %temp_b_int8_49_1_V" [src/modules.hpp:154]   --->   Operation 1177 'load' 'temp_b_int8_49_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1178 [1/1] (0.00ns)   --->   "%temp_b_int8_49_1_V_42 = load i8* %temp_b_int8_49_1_V_35" [src/modules.hpp:154]   --->   Operation 1178 'load' 'temp_b_int8_49_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1179 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_41 = load i8* %temp_b_int8_50_1_V" [src/modules.hpp:154]   --->   Operation 1179 'load' 'temp_b_int8_50_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1180 [1/1] (0.00ns)   --->   "%temp_b_int8_50_1_V_42 = load i8* %temp_b_int8_50_1_V_35" [src/modules.hpp:154]   --->   Operation 1180 'load' 'temp_b_int8_50_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1181 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_41 = load i8* %temp_b_int8_51_1_V" [src/modules.hpp:154]   --->   Operation 1181 'load' 'temp_b_int8_51_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1182 [1/1] (0.00ns)   --->   "%temp_b_int8_51_1_V_42 = load i8* %temp_b_int8_51_1_V_35" [src/modules.hpp:154]   --->   Operation 1182 'load' 'temp_b_int8_51_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1183 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_41 = load i8* %temp_b_int8_52_1_V" [src/modules.hpp:154]   --->   Operation 1183 'load' 'temp_b_int8_52_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1184 [1/1] (0.00ns)   --->   "%temp_b_int8_52_1_V_42 = load i8* %temp_b_int8_52_1_V_35" [src/modules.hpp:154]   --->   Operation 1184 'load' 'temp_b_int8_52_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1185 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_41 = load i8* %temp_b_int8_53_1_V" [src/modules.hpp:154]   --->   Operation 1185 'load' 'temp_b_int8_53_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1186 [1/1] (0.00ns)   --->   "%temp_b_int8_53_1_V_42 = load i8* %temp_b_int8_53_1_V_35" [src/modules.hpp:154]   --->   Operation 1186 'load' 'temp_b_int8_53_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1187 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_41 = load i8* %temp_b_int8_54_1_V" [src/modules.hpp:154]   --->   Operation 1187 'load' 'temp_b_int8_54_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1188 [1/1] (0.00ns)   --->   "%temp_b_int8_54_1_V_42 = load i8* %temp_b_int8_54_1_V_35" [src/modules.hpp:154]   --->   Operation 1188 'load' 'temp_b_int8_54_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1189 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_41 = load i8* %temp_b_int8_55_1_V" [src/modules.hpp:154]   --->   Operation 1189 'load' 'temp_b_int8_55_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1190 [1/1] (0.00ns)   --->   "%temp_b_int8_55_1_V_42 = load i8* %temp_b_int8_55_1_V_35" [src/modules.hpp:154]   --->   Operation 1190 'load' 'temp_b_int8_55_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1191 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_41 = load i8* %temp_b_int8_56_1_V" [src/modules.hpp:154]   --->   Operation 1191 'load' 'temp_b_int8_56_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1192 [1/1] (0.00ns)   --->   "%temp_b_int8_56_1_V_42 = load i8* %temp_b_int8_56_1_V_35" [src/modules.hpp:154]   --->   Operation 1192 'load' 'temp_b_int8_56_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1193 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_41 = load i8* %temp_b_int8_57_1_V" [src/modules.hpp:154]   --->   Operation 1193 'load' 'temp_b_int8_57_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1194 [1/1] (0.00ns)   --->   "%temp_b_int8_57_1_V_42 = load i8* %temp_b_int8_57_1_V_35" [src/modules.hpp:154]   --->   Operation 1194 'load' 'temp_b_int8_57_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1195 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_41 = load i8* %temp_b_int8_58_1_V" [src/modules.hpp:154]   --->   Operation 1195 'load' 'temp_b_int8_58_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1196 [1/1] (0.00ns)   --->   "%temp_b_int8_58_1_V_42 = load i8* %temp_b_int8_58_1_V_35" [src/modules.hpp:154]   --->   Operation 1196 'load' 'temp_b_int8_58_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1197 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_41 = load i8* %temp_b_int8_59_1_V" [src/modules.hpp:154]   --->   Operation 1197 'load' 'temp_b_int8_59_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1198 [1/1] (0.00ns)   --->   "%temp_b_int8_59_1_V_42 = load i8* %temp_b_int8_59_1_V_35" [src/modules.hpp:154]   --->   Operation 1198 'load' 'temp_b_int8_59_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1199 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_41 = load i8* %temp_b_int8_60_1_V" [src/modules.hpp:154]   --->   Operation 1199 'load' 'temp_b_int8_60_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1200 [1/1] (0.00ns)   --->   "%temp_b_int8_60_1_V_42 = load i8* %temp_b_int8_60_1_V_35" [src/modules.hpp:154]   --->   Operation 1200 'load' 'temp_b_int8_60_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1201 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_41 = load i8* %temp_b_int8_61_1_V" [src/modules.hpp:154]   --->   Operation 1201 'load' 'temp_b_int8_61_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1202 [1/1] (0.00ns)   --->   "%temp_b_int8_61_1_V_42 = load i8* %temp_b_int8_61_1_V_35" [src/modules.hpp:154]   --->   Operation 1202 'load' 'temp_b_int8_61_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1203 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_41 = load i8* %temp_b_int8_62_1_V" [src/modules.hpp:154]   --->   Operation 1203 'load' 'temp_b_int8_62_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1204 [1/1] (0.00ns)   --->   "%temp_b_int8_62_1_V_42 = load i8* %temp_b_int8_62_1_V_35" [src/modules.hpp:154]   --->   Operation 1204 'load' 'temp_b_int8_62_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1205 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_41 = load i8* %temp_b_int8_63_1_V" [src/modules.hpp:154]   --->   Operation 1205 'load' 'temp_b_int8_63_1_V_41' <Predicate = (!j)> <Delay = 0.00>
ST_4 : Operation 1206 [1/1] (0.00ns)   --->   "%temp_b_int8_63_1_V_42 = load i8* %temp_b_int8_63_1_V_35" [src/modules.hpp:154]   --->   Operation 1206 'load' 'temp_b_int8_63_1_V_42' <Predicate = (j)> <Delay = 0.00>
ST_4 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i24 %temp_a2_int8_0_V to i25" [src/modules.hpp:154]   --->   Operation 1207 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln215_255 = sext i24 %temp_a1_int8_0_V to i25" [src/modules.hpp:154]   --->   Operation 1208 'sext' 'sext_ln215_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1209 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68)   --->   "%add_ln1353 = add nsw i25 %sext_ln215_255, %sext_ln215" [src/modules.hpp:154]   --->   Operation 1209 'add' 'add_ln1353' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1210 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68)   --->   "%sext_ln68 = sext i25 %add_ln1353 to i32" [src/modules.hpp:154]   --->   Operation 1210 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1211 [1/1] (0.39ns)   --->   "%select_ln215 = select i1 %j, i8 %temp_b_int8_0_1_V_15, i8 %temp_b_int8_0_1_V_14" [src/modules.hpp:154]   --->   Operation 1211 'select' 'select_ln215' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1212 [1/1] (0.00ns)   --->   "%sext_ln68_193 = sext i8 %select_ln215 to i32" [src/modules.hpp:154]   --->   Operation 1212 'sext' 'sext_ln68_193' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1213 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68 = mul i32 %sext_ln68, %sext_ln68_193" [src/modules.hpp:154]   --->   Operation 1213 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1214 [1/1] (0.00ns)   --->   "%temp_c1_int8_0_V = trunc i32 %mul_ln68 to i16" [src/modules.hpp:155]   --->   Operation 1214 'trunc' 'temp_c1_int8_0_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1215 [1/1] (0.00ns)   --->   "%p_Result_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1215 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68, i32 15)" [src/modules.hpp:156]   --->   Operation 1216 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i1 %tmp_585 to i16" [src/modules.hpp:156]   --->   Operation 1217 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1218 [1/1] (0.85ns)   --->   "%temp_c2_int8_0_V = add i16 %p_Result_5, %zext_ln78" [src/modules.hpp:156]   --->   Operation 1218 'add' 'temp_c2_int8_0_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1219 [1/1] (0.00ns)   --->   "%sext_ln215_256 = sext i24 %temp_a2_int8_1_V to i25" [src/modules.hpp:154]   --->   Operation 1219 'sext' 'sext_ln215_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln215_257 = sext i24 %temp_a1_int8_1_V to i25" [src/modules.hpp:154]   --->   Operation 1220 'sext' 'sext_ln215_257' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1221 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_127)   --->   "%add_ln1353_127 = add nsw i25 %sext_ln215_257, %sext_ln215_256" [src/modules.hpp:154]   --->   Operation 1221 'add' 'add_ln1353_127' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1222 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_127)   --->   "%sext_ln68_134 = sext i25 %add_ln1353_127 to i32" [src/modules.hpp:154]   --->   Operation 1222 'sext' 'sext_ln68_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1223 [1/1] (0.39ns)   --->   "%select_ln215_127 = select i1 %j, i8 %temp_b_int8_1_1_V_15, i8 %temp_b_int8_1_1_V_14" [src/modules.hpp:154]   --->   Operation 1223 'select' 'select_ln215_127' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln68_194 = sext i8 %select_ln215_127 to i32" [src/modules.hpp:154]   --->   Operation 1224 'sext' 'sext_ln68_194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1225 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_127 = mul i32 %sext_ln68_134, %sext_ln68_194" [src/modules.hpp:154]   --->   Operation 1225 'mul' 'mul_ln68_127' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1226 [1/1] (0.00ns)   --->   "%temp_c1_int8_1_V = trunc i32 %mul_ln68_127 to i16" [src/modules.hpp:155]   --->   Operation 1226 'trunc' 'temp_c1_int8_1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1227 [1/1] (0.00ns)   --->   "%p_Result_64_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_127, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1227 'partselect' 'p_Result_64_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1228 [1/1] (0.00ns)   --->   "%tmp_586 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_127, i32 15)" [src/modules.hpp:156]   --->   Operation 1228 'bitselect' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln78_127 = zext i1 %tmp_586 to i16" [src/modules.hpp:156]   --->   Operation 1229 'zext' 'zext_ln78_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1230 [1/1] (0.85ns)   --->   "%temp_c2_int8_1_V = add i16 %p_Result_64_1, %zext_ln78_127" [src/modules.hpp:156]   --->   Operation 1230 'add' 'temp_c2_int8_1_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln215_258 = sext i24 %temp_a2_int8_2_V to i25" [src/modules.hpp:154]   --->   Operation 1231 'sext' 'sext_ln215_258' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln215_259 = sext i24 %temp_a1_int8_2_V to i25" [src/modules.hpp:154]   --->   Operation 1232 'sext' 'sext_ln215_259' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1233 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_128)   --->   "%add_ln1353_128 = add nsw i25 %sext_ln215_259, %sext_ln215_258" [src/modules.hpp:154]   --->   Operation 1233 'add' 'add_ln1353_128' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1234 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_128)   --->   "%sext_ln68_2 = sext i25 %add_ln1353_128 to i32" [src/modules.hpp:154]   --->   Operation 1234 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1235 [1/1] (0.39ns)   --->   "%select_ln215_128 = select i1 %j, i8 %temp_b_int8_2_1_V_15, i8 %temp_b_int8_2_1_V_14" [src/modules.hpp:154]   --->   Operation 1235 'select' 'select_ln215_128' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1236 [1/1] (0.00ns)   --->   "%sext_ln68_195 = sext i8 %select_ln215_128 to i32" [src/modules.hpp:154]   --->   Operation 1236 'sext' 'sext_ln68_195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1237 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_128 = mul i32 %sext_ln68_2, %sext_ln68_195" [src/modules.hpp:154]   --->   Operation 1237 'mul' 'mul_ln68_128' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1238 [1/1] (0.00ns)   --->   "%temp_c1_int8_2_V = trunc i32 %mul_ln68_128 to i16" [src/modules.hpp:155]   --->   Operation 1238 'trunc' 'temp_c1_int8_2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1239 [1/1] (0.00ns)   --->   "%p_Result_64_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_128, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1239 'partselect' 'p_Result_64_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1240 [1/1] (0.00ns)   --->   "%tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_128, i32 15)" [src/modules.hpp:156]   --->   Operation 1240 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln78_128 = zext i1 %tmp_587 to i16" [src/modules.hpp:156]   --->   Operation 1241 'zext' 'zext_ln78_128' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1242 [1/1] (0.85ns)   --->   "%temp_c2_int8_2_V = add i16 %p_Result_64_2, %zext_ln78_128" [src/modules.hpp:156]   --->   Operation 1242 'add' 'temp_c2_int8_2_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1243 [1/1] (0.00ns)   --->   "%sext_ln215_260 = sext i24 %temp_a2_int8_3_V to i25" [src/modules.hpp:154]   --->   Operation 1243 'sext' 'sext_ln215_260' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln215_261 = sext i24 %temp_a1_int8_3_V to i25" [src/modules.hpp:154]   --->   Operation 1244 'sext' 'sext_ln215_261' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1245 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_129)   --->   "%add_ln1353_129 = add nsw i25 %sext_ln215_261, %sext_ln215_260" [src/modules.hpp:154]   --->   Operation 1245 'add' 'add_ln1353_129' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1246 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_129)   --->   "%sext_ln68_3 = sext i25 %add_ln1353_129 to i32" [src/modules.hpp:154]   --->   Operation 1246 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1247 [1/1] (0.39ns)   --->   "%select_ln215_129 = select i1 %j, i8 %temp_b_int8_3_1_V_15, i8 %temp_b_int8_3_1_V_14" [src/modules.hpp:154]   --->   Operation 1247 'select' 'select_ln215_129' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln68_196 = sext i8 %select_ln215_129 to i32" [src/modules.hpp:154]   --->   Operation 1248 'sext' 'sext_ln68_196' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1249 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_129 = mul i32 %sext_ln68_3, %sext_ln68_196" [src/modules.hpp:154]   --->   Operation 1249 'mul' 'mul_ln68_129' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1250 [1/1] (0.00ns)   --->   "%temp_c1_int8_3_V = trunc i32 %mul_ln68_129 to i16" [src/modules.hpp:155]   --->   Operation 1250 'trunc' 'temp_c1_int8_3_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1251 [1/1] (0.00ns)   --->   "%p_Result_64_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_129, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1251 'partselect' 'p_Result_64_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1252 [1/1] (0.00ns)   --->   "%tmp_588 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_129, i32 15)" [src/modules.hpp:156]   --->   Operation 1252 'bitselect' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln78_129 = zext i1 %tmp_588 to i16" [src/modules.hpp:156]   --->   Operation 1253 'zext' 'zext_ln78_129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1254 [1/1] (0.85ns)   --->   "%temp_c2_int8_3_V = add i16 %p_Result_64_3, %zext_ln78_129" [src/modules.hpp:156]   --->   Operation 1254 'add' 'temp_c2_int8_3_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln215_262 = sext i24 %temp_a2_int8_4_V to i25" [src/modules.hpp:154]   --->   Operation 1255 'sext' 'sext_ln215_262' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln215_263 = sext i24 %temp_a1_int8_4_V to i25" [src/modules.hpp:154]   --->   Operation 1256 'sext' 'sext_ln215_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1257 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_130)   --->   "%add_ln1353_130 = add nsw i25 %sext_ln215_263, %sext_ln215_262" [src/modules.hpp:154]   --->   Operation 1257 'add' 'add_ln1353_130' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1258 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_130)   --->   "%sext_ln68_4 = sext i25 %add_ln1353_130 to i32" [src/modules.hpp:154]   --->   Operation 1258 'sext' 'sext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1259 [1/1] (0.39ns)   --->   "%select_ln215_130 = select i1 %j, i8 %temp_b_int8_4_1_V_15, i8 %temp_b_int8_4_1_V_14" [src/modules.hpp:154]   --->   Operation 1259 'select' 'select_ln215_130' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln68_197 = sext i8 %select_ln215_130 to i32" [src/modules.hpp:154]   --->   Operation 1260 'sext' 'sext_ln68_197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1261 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_130 = mul i32 %sext_ln68_4, %sext_ln68_197" [src/modules.hpp:154]   --->   Operation 1261 'mul' 'mul_ln68_130' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1262 [1/1] (0.00ns)   --->   "%temp_c1_int8_4_V = trunc i32 %mul_ln68_130 to i16" [src/modules.hpp:155]   --->   Operation 1262 'trunc' 'temp_c1_int8_4_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1263 [1/1] (0.00ns)   --->   "%p_Result_64_4 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_130, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1263 'partselect' 'p_Result_64_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1264 [1/1] (0.00ns)   --->   "%tmp_589 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_130, i32 15)" [src/modules.hpp:156]   --->   Operation 1264 'bitselect' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln78_130 = zext i1 %tmp_589 to i16" [src/modules.hpp:156]   --->   Operation 1265 'zext' 'zext_ln78_130' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1266 [1/1] (0.85ns)   --->   "%temp_c2_int8_4_V = add i16 %p_Result_64_4, %zext_ln78_130" [src/modules.hpp:156]   --->   Operation 1266 'add' 'temp_c2_int8_4_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln215_264 = sext i24 %temp_a2_int8_5_V to i25" [src/modules.hpp:154]   --->   Operation 1267 'sext' 'sext_ln215_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln215_265 = sext i24 %temp_a1_int8_5_V to i25" [src/modules.hpp:154]   --->   Operation 1268 'sext' 'sext_ln215_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1269 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_131)   --->   "%add_ln1353_131 = add nsw i25 %sext_ln215_265, %sext_ln215_264" [src/modules.hpp:154]   --->   Operation 1269 'add' 'add_ln1353_131' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1270 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_131)   --->   "%sext_ln68_5 = sext i25 %add_ln1353_131 to i32" [src/modules.hpp:154]   --->   Operation 1270 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1271 [1/1] (0.39ns)   --->   "%select_ln215_131 = select i1 %j, i8 %temp_b_int8_5_1_V_15, i8 %temp_b_int8_5_1_V_14" [src/modules.hpp:154]   --->   Operation 1271 'select' 'select_ln215_131' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln68_198 = sext i8 %select_ln215_131 to i32" [src/modules.hpp:154]   --->   Operation 1272 'sext' 'sext_ln68_198' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1273 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_131 = mul i32 %sext_ln68_5, %sext_ln68_198" [src/modules.hpp:154]   --->   Operation 1273 'mul' 'mul_ln68_131' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1274 [1/1] (0.00ns)   --->   "%temp_c1_int8_5_V = trunc i32 %mul_ln68_131 to i16" [src/modules.hpp:155]   --->   Operation 1274 'trunc' 'temp_c1_int8_5_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1275 [1/1] (0.00ns)   --->   "%p_Result_64_5 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_131, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1275 'partselect' 'p_Result_64_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_131, i32 15)" [src/modules.hpp:156]   --->   Operation 1276 'bitselect' 'tmp_590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln78_131 = zext i1 %tmp_590 to i16" [src/modules.hpp:156]   --->   Operation 1277 'zext' 'zext_ln78_131' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1278 [1/1] (0.85ns)   --->   "%temp_c2_int8_5_V = add i16 %p_Result_64_5, %zext_ln78_131" [src/modules.hpp:156]   --->   Operation 1278 'add' 'temp_c2_int8_5_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln215_266 = sext i24 %temp_a2_int8_6_V to i25" [src/modules.hpp:154]   --->   Operation 1279 'sext' 'sext_ln215_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln215_267 = sext i24 %temp_a1_int8_6_V to i25" [src/modules.hpp:154]   --->   Operation 1280 'sext' 'sext_ln215_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1281 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_132)   --->   "%add_ln1353_132 = add nsw i25 %sext_ln215_267, %sext_ln215_266" [src/modules.hpp:154]   --->   Operation 1281 'add' 'add_ln1353_132' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1282 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_132)   --->   "%sext_ln68_6 = sext i25 %add_ln1353_132 to i32" [src/modules.hpp:154]   --->   Operation 1282 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1283 [1/1] (0.39ns)   --->   "%select_ln215_132 = select i1 %j, i8 %temp_b_int8_6_1_V_15, i8 %temp_b_int8_6_1_V_14" [src/modules.hpp:154]   --->   Operation 1283 'select' 'select_ln215_132' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1284 [1/1] (0.00ns)   --->   "%sext_ln68_199 = sext i8 %select_ln215_132 to i32" [src/modules.hpp:154]   --->   Operation 1284 'sext' 'sext_ln68_199' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1285 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_132 = mul i32 %sext_ln68_6, %sext_ln68_199" [src/modules.hpp:154]   --->   Operation 1285 'mul' 'mul_ln68_132' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1286 [1/1] (0.00ns)   --->   "%temp_c1_int8_6_V = trunc i32 %mul_ln68_132 to i16" [src/modules.hpp:155]   --->   Operation 1286 'trunc' 'temp_c1_int8_6_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1287 [1/1] (0.00ns)   --->   "%p_Result_64_6 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_132, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1287 'partselect' 'p_Result_64_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1288 [1/1] (0.00ns)   --->   "%tmp_591 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_132, i32 15)" [src/modules.hpp:156]   --->   Operation 1288 'bitselect' 'tmp_591' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1289 [1/1] (0.00ns)   --->   "%zext_ln78_132 = zext i1 %tmp_591 to i16" [src/modules.hpp:156]   --->   Operation 1289 'zext' 'zext_ln78_132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1290 [1/1] (0.85ns)   --->   "%temp_c2_int8_6_V = add i16 %p_Result_64_6, %zext_ln78_132" [src/modules.hpp:156]   --->   Operation 1290 'add' 'temp_c2_int8_6_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln215_268 = sext i24 %temp_a2_int8_7_V to i25" [src/modules.hpp:154]   --->   Operation 1291 'sext' 'sext_ln215_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln215_269 = sext i24 %temp_a1_int8_7_V to i25" [src/modules.hpp:154]   --->   Operation 1292 'sext' 'sext_ln215_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1293 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_133)   --->   "%add_ln1353_133 = add nsw i25 %sext_ln215_269, %sext_ln215_268" [src/modules.hpp:154]   --->   Operation 1293 'add' 'add_ln1353_133' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1294 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_133)   --->   "%sext_ln68_7 = sext i25 %add_ln1353_133 to i32" [src/modules.hpp:154]   --->   Operation 1294 'sext' 'sext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1295 [1/1] (0.39ns)   --->   "%select_ln215_133 = select i1 %j, i8 %temp_b_int8_7_1_V_15, i8 %temp_b_int8_7_1_V_14" [src/modules.hpp:154]   --->   Operation 1295 'select' 'select_ln215_133' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln68_200 = sext i8 %select_ln215_133 to i32" [src/modules.hpp:154]   --->   Operation 1296 'sext' 'sext_ln68_200' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1297 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_133 = mul i32 %sext_ln68_7, %sext_ln68_200" [src/modules.hpp:154]   --->   Operation 1297 'mul' 'mul_ln68_133' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1298 [1/1] (0.00ns)   --->   "%temp_c1_int8_7_V = trunc i32 %mul_ln68_133 to i16" [src/modules.hpp:155]   --->   Operation 1298 'trunc' 'temp_c1_int8_7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1299 [1/1] (0.00ns)   --->   "%p_Result_64_7 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_133, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1299 'partselect' 'p_Result_64_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1300 [1/1] (0.00ns)   --->   "%tmp_592 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_133, i32 15)" [src/modules.hpp:156]   --->   Operation 1300 'bitselect' 'tmp_592' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1301 [1/1] (0.00ns)   --->   "%zext_ln78_133 = zext i1 %tmp_592 to i16" [src/modules.hpp:156]   --->   Operation 1301 'zext' 'zext_ln78_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1302 [1/1] (0.85ns)   --->   "%temp_c2_int8_7_V = add i16 %p_Result_64_7, %zext_ln78_133" [src/modules.hpp:156]   --->   Operation 1302 'add' 'temp_c2_int8_7_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln215_270 = sext i24 %temp_a2_int8_8_V to i25" [src/modules.hpp:154]   --->   Operation 1303 'sext' 'sext_ln215_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln215_271 = sext i24 %temp_a1_int8_8_V to i25" [src/modules.hpp:154]   --->   Operation 1304 'sext' 'sext_ln215_271' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1305 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_134)   --->   "%add_ln1353_134 = add nsw i25 %sext_ln215_271, %sext_ln215_270" [src/modules.hpp:154]   --->   Operation 1305 'add' 'add_ln1353_134' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1306 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_134)   --->   "%sext_ln68_8 = sext i25 %add_ln1353_134 to i32" [src/modules.hpp:154]   --->   Operation 1306 'sext' 'sext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1307 [1/1] (0.39ns)   --->   "%select_ln215_134 = select i1 %j, i8 %temp_b_int8_8_1_V_15, i8 %temp_b_int8_8_1_V_14" [src/modules.hpp:154]   --->   Operation 1307 'select' 'select_ln215_134' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln68_201 = sext i8 %select_ln215_134 to i32" [src/modules.hpp:154]   --->   Operation 1308 'sext' 'sext_ln68_201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1309 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_134 = mul i32 %sext_ln68_8, %sext_ln68_201" [src/modules.hpp:154]   --->   Operation 1309 'mul' 'mul_ln68_134' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1310 [1/1] (0.00ns)   --->   "%temp_c1_int8_8_V = trunc i32 %mul_ln68_134 to i16" [src/modules.hpp:155]   --->   Operation 1310 'trunc' 'temp_c1_int8_8_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1311 [1/1] (0.00ns)   --->   "%p_Result_64_8 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_134, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1311 'partselect' 'p_Result_64_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_593 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_134, i32 15)" [src/modules.hpp:156]   --->   Operation 1312 'bitselect' 'tmp_593' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1313 [1/1] (0.00ns)   --->   "%zext_ln78_134 = zext i1 %tmp_593 to i16" [src/modules.hpp:156]   --->   Operation 1313 'zext' 'zext_ln78_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1314 [1/1] (0.85ns)   --->   "%temp_c2_int8_8_V = add i16 %p_Result_64_8, %zext_ln78_134" [src/modules.hpp:156]   --->   Operation 1314 'add' 'temp_c2_int8_8_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln215_272 = sext i24 %temp_a2_int8_9_V to i25" [src/modules.hpp:154]   --->   Operation 1315 'sext' 'sext_ln215_272' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln215_273 = sext i24 %temp_a1_int8_9_V to i25" [src/modules.hpp:154]   --->   Operation 1316 'sext' 'sext_ln215_273' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1317 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_135)   --->   "%add_ln1353_135 = add nsw i25 %sext_ln215_273, %sext_ln215_272" [src/modules.hpp:154]   --->   Operation 1317 'add' 'add_ln1353_135' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1318 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_135)   --->   "%sext_ln68_9 = sext i25 %add_ln1353_135 to i32" [src/modules.hpp:154]   --->   Operation 1318 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1319 [1/1] (0.39ns)   --->   "%select_ln215_135 = select i1 %j, i8 %temp_b_int8_9_1_V_15, i8 %temp_b_int8_9_1_V_14" [src/modules.hpp:154]   --->   Operation 1319 'select' 'select_ln215_135' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln68_202 = sext i8 %select_ln215_135 to i32" [src/modules.hpp:154]   --->   Operation 1320 'sext' 'sext_ln68_202' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1321 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_135 = mul i32 %sext_ln68_9, %sext_ln68_202" [src/modules.hpp:154]   --->   Operation 1321 'mul' 'mul_ln68_135' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1322 [1/1] (0.00ns)   --->   "%temp_c1_int8_9_V = trunc i32 %mul_ln68_135 to i16" [src/modules.hpp:155]   --->   Operation 1322 'trunc' 'temp_c1_int8_9_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1323 [1/1] (0.00ns)   --->   "%p_Result_64_9 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_135, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1323 'partselect' 'p_Result_64_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1324 [1/1] (0.00ns)   --->   "%tmp_594 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_135, i32 15)" [src/modules.hpp:156]   --->   Operation 1324 'bitselect' 'tmp_594' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1325 [1/1] (0.00ns)   --->   "%zext_ln78_135 = zext i1 %tmp_594 to i16" [src/modules.hpp:156]   --->   Operation 1325 'zext' 'zext_ln78_135' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1326 [1/1] (0.85ns)   --->   "%temp_c2_int8_9_V = add i16 %p_Result_64_9, %zext_ln78_135" [src/modules.hpp:156]   --->   Operation 1326 'add' 'temp_c2_int8_9_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1327 [1/1] (0.00ns)   --->   "%sext_ln215_274 = sext i24 %temp_a2_int8_10_V to i25" [src/modules.hpp:154]   --->   Operation 1327 'sext' 'sext_ln215_274' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln215_275 = sext i24 %temp_a1_int8_10_V to i25" [src/modules.hpp:154]   --->   Operation 1328 'sext' 'sext_ln215_275' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1329 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_136)   --->   "%add_ln1353_136 = add nsw i25 %sext_ln215_275, %sext_ln215_274" [src/modules.hpp:154]   --->   Operation 1329 'add' 'add_ln1353_136' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1330 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_136)   --->   "%sext_ln68_10 = sext i25 %add_ln1353_136 to i32" [src/modules.hpp:154]   --->   Operation 1330 'sext' 'sext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1331 [1/1] (0.39ns)   --->   "%select_ln215_136 = select i1 %j, i8 %temp_b_int8_10_1_V_42, i8 %temp_b_int8_10_1_V_41" [src/modules.hpp:154]   --->   Operation 1331 'select' 'select_ln215_136' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln68_203 = sext i8 %select_ln215_136 to i32" [src/modules.hpp:154]   --->   Operation 1332 'sext' 'sext_ln68_203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1333 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_136 = mul i32 %sext_ln68_10, %sext_ln68_203" [src/modules.hpp:154]   --->   Operation 1333 'mul' 'mul_ln68_136' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1334 [1/1] (0.00ns)   --->   "%temp_c1_int8_10_V = trunc i32 %mul_ln68_136 to i16" [src/modules.hpp:155]   --->   Operation 1334 'trunc' 'temp_c1_int8_10_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1335 [1/1] (0.00ns)   --->   "%p_Result_64_10 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_136, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1335 'partselect' 'p_Result_64_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1336 [1/1] (0.00ns)   --->   "%tmp_595 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_136, i32 15)" [src/modules.hpp:156]   --->   Operation 1336 'bitselect' 'tmp_595' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln78_136 = zext i1 %tmp_595 to i16" [src/modules.hpp:156]   --->   Operation 1337 'zext' 'zext_ln78_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1338 [1/1] (0.85ns)   --->   "%temp_c2_int8_10_V = add i16 %p_Result_64_10, %zext_ln78_136" [src/modules.hpp:156]   --->   Operation 1338 'add' 'temp_c2_int8_10_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln215_276 = sext i24 %temp_a2_int8_11_V to i25" [src/modules.hpp:154]   --->   Operation 1339 'sext' 'sext_ln215_276' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln215_277 = sext i24 %temp_a1_int8_11_V to i25" [src/modules.hpp:154]   --->   Operation 1340 'sext' 'sext_ln215_277' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1341 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_137)   --->   "%add_ln1353_137 = add nsw i25 %sext_ln215_277, %sext_ln215_276" [src/modules.hpp:154]   --->   Operation 1341 'add' 'add_ln1353_137' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1342 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_137)   --->   "%sext_ln68_11 = sext i25 %add_ln1353_137 to i32" [src/modules.hpp:154]   --->   Operation 1342 'sext' 'sext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1343 [1/1] (0.39ns)   --->   "%select_ln215_137 = select i1 %j, i8 %temp_b_int8_11_1_V_42, i8 %temp_b_int8_11_1_V_41" [src/modules.hpp:154]   --->   Operation 1343 'select' 'select_ln215_137' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln68_204 = sext i8 %select_ln215_137 to i32" [src/modules.hpp:154]   --->   Operation 1344 'sext' 'sext_ln68_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1345 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_137 = mul i32 %sext_ln68_11, %sext_ln68_204" [src/modules.hpp:154]   --->   Operation 1345 'mul' 'mul_ln68_137' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1346 [1/1] (0.00ns)   --->   "%temp_c1_int8_11_V = trunc i32 %mul_ln68_137 to i16" [src/modules.hpp:155]   --->   Operation 1346 'trunc' 'temp_c1_int8_11_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1347 [1/1] (0.00ns)   --->   "%p_Result_64_11 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_137, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1347 'partselect' 'p_Result_64_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1348 [1/1] (0.00ns)   --->   "%tmp_596 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_137, i32 15)" [src/modules.hpp:156]   --->   Operation 1348 'bitselect' 'tmp_596' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1349 [1/1] (0.00ns)   --->   "%zext_ln78_137 = zext i1 %tmp_596 to i16" [src/modules.hpp:156]   --->   Operation 1349 'zext' 'zext_ln78_137' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1350 [1/1] (0.85ns)   --->   "%temp_c2_int8_11_V = add i16 %p_Result_64_11, %zext_ln78_137" [src/modules.hpp:156]   --->   Operation 1350 'add' 'temp_c2_int8_11_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln215_278 = sext i24 %temp_a2_int8_12_V to i25" [src/modules.hpp:154]   --->   Operation 1351 'sext' 'sext_ln215_278' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln215_279 = sext i24 %temp_a1_int8_12_V to i25" [src/modules.hpp:154]   --->   Operation 1352 'sext' 'sext_ln215_279' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1353 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_138)   --->   "%add_ln1353_138 = add nsw i25 %sext_ln215_279, %sext_ln215_278" [src/modules.hpp:154]   --->   Operation 1353 'add' 'add_ln1353_138' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1354 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_138)   --->   "%sext_ln68_12 = sext i25 %add_ln1353_138 to i32" [src/modules.hpp:154]   --->   Operation 1354 'sext' 'sext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1355 [1/1] (0.39ns)   --->   "%select_ln215_138 = select i1 %j, i8 %temp_b_int8_12_1_V_42, i8 %temp_b_int8_12_1_V_41" [src/modules.hpp:154]   --->   Operation 1355 'select' 'select_ln215_138' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln68_205 = sext i8 %select_ln215_138 to i32" [src/modules.hpp:154]   --->   Operation 1356 'sext' 'sext_ln68_205' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1357 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_138 = mul i32 %sext_ln68_12, %sext_ln68_205" [src/modules.hpp:154]   --->   Operation 1357 'mul' 'mul_ln68_138' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1358 [1/1] (0.00ns)   --->   "%temp_c1_int8_12_V = trunc i32 %mul_ln68_138 to i16" [src/modules.hpp:155]   --->   Operation 1358 'trunc' 'temp_c1_int8_12_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1359 [1/1] (0.00ns)   --->   "%p_Result_64_12 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_138, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1359 'partselect' 'p_Result_64_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1360 [1/1] (0.00ns)   --->   "%tmp_597 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_138, i32 15)" [src/modules.hpp:156]   --->   Operation 1360 'bitselect' 'tmp_597' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1361 [1/1] (0.00ns)   --->   "%zext_ln78_138 = zext i1 %tmp_597 to i16" [src/modules.hpp:156]   --->   Operation 1361 'zext' 'zext_ln78_138' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1362 [1/1] (0.85ns)   --->   "%temp_c2_int8_12_V = add i16 %p_Result_64_12, %zext_ln78_138" [src/modules.hpp:156]   --->   Operation 1362 'add' 'temp_c2_int8_12_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln215_280 = sext i24 %temp_a2_int8_13_V to i25" [src/modules.hpp:154]   --->   Operation 1363 'sext' 'sext_ln215_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln215_281 = sext i24 %temp_a1_int8_13_V to i25" [src/modules.hpp:154]   --->   Operation 1364 'sext' 'sext_ln215_281' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1365 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_139)   --->   "%add_ln1353_139 = add nsw i25 %sext_ln215_281, %sext_ln215_280" [src/modules.hpp:154]   --->   Operation 1365 'add' 'add_ln1353_139' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1366 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_139)   --->   "%sext_ln68_13 = sext i25 %add_ln1353_139 to i32" [src/modules.hpp:154]   --->   Operation 1366 'sext' 'sext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1367 [1/1] (0.39ns)   --->   "%select_ln215_139 = select i1 %j, i8 %temp_b_int8_13_1_V_42, i8 %temp_b_int8_13_1_V_41" [src/modules.hpp:154]   --->   Operation 1367 'select' 'select_ln215_139' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln68_206 = sext i8 %select_ln215_139 to i32" [src/modules.hpp:154]   --->   Operation 1368 'sext' 'sext_ln68_206' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1369 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_139 = mul i32 %sext_ln68_13, %sext_ln68_206" [src/modules.hpp:154]   --->   Operation 1369 'mul' 'mul_ln68_139' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1370 [1/1] (0.00ns)   --->   "%temp_c1_int8_13_V = trunc i32 %mul_ln68_139 to i16" [src/modules.hpp:155]   --->   Operation 1370 'trunc' 'temp_c1_int8_13_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1371 [1/1] (0.00ns)   --->   "%p_Result_64_13 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_139, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1371 'partselect' 'p_Result_64_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1372 [1/1] (0.00ns)   --->   "%tmp_598 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_139, i32 15)" [src/modules.hpp:156]   --->   Operation 1372 'bitselect' 'tmp_598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1373 [1/1] (0.00ns)   --->   "%zext_ln78_139 = zext i1 %tmp_598 to i16" [src/modules.hpp:156]   --->   Operation 1373 'zext' 'zext_ln78_139' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1374 [1/1] (0.85ns)   --->   "%temp_c2_int8_13_V = add i16 %p_Result_64_13, %zext_ln78_139" [src/modules.hpp:156]   --->   Operation 1374 'add' 'temp_c2_int8_13_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln215_282 = sext i24 %temp_a2_int8_14_V to i25" [src/modules.hpp:154]   --->   Operation 1375 'sext' 'sext_ln215_282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln215_283 = sext i24 %temp_a1_int8_14_V to i25" [src/modules.hpp:154]   --->   Operation 1376 'sext' 'sext_ln215_283' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1377 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_140)   --->   "%add_ln1353_140 = add nsw i25 %sext_ln215_283, %sext_ln215_282" [src/modules.hpp:154]   --->   Operation 1377 'add' 'add_ln1353_140' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1378 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_140)   --->   "%sext_ln68_14 = sext i25 %add_ln1353_140 to i32" [src/modules.hpp:154]   --->   Operation 1378 'sext' 'sext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1379 [1/1] (0.39ns)   --->   "%select_ln215_140 = select i1 %j, i8 %temp_b_int8_14_1_V_42, i8 %temp_b_int8_14_1_V_41" [src/modules.hpp:154]   --->   Operation 1379 'select' 'select_ln215_140' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1380 [1/1] (0.00ns)   --->   "%sext_ln68_207 = sext i8 %select_ln215_140 to i32" [src/modules.hpp:154]   --->   Operation 1380 'sext' 'sext_ln68_207' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1381 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_140 = mul i32 %sext_ln68_14, %sext_ln68_207" [src/modules.hpp:154]   --->   Operation 1381 'mul' 'mul_ln68_140' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1382 [1/1] (0.00ns)   --->   "%temp_c1_int8_14_V = trunc i32 %mul_ln68_140 to i16" [src/modules.hpp:155]   --->   Operation 1382 'trunc' 'temp_c1_int8_14_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1383 [1/1] (0.00ns)   --->   "%p_Result_64_14 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_140, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1383 'partselect' 'p_Result_64_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1384 [1/1] (0.00ns)   --->   "%tmp_599 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_140, i32 15)" [src/modules.hpp:156]   --->   Operation 1384 'bitselect' 'tmp_599' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln78_140 = zext i1 %tmp_599 to i16" [src/modules.hpp:156]   --->   Operation 1385 'zext' 'zext_ln78_140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1386 [1/1] (0.85ns)   --->   "%temp_c2_int8_14_V = add i16 %p_Result_64_14, %zext_ln78_140" [src/modules.hpp:156]   --->   Operation 1386 'add' 'temp_c2_int8_14_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln215_284 = sext i24 %temp_a2_int8_15_V to i25" [src/modules.hpp:154]   --->   Operation 1387 'sext' 'sext_ln215_284' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln215_285 = sext i24 %temp_a1_int8_15_V to i25" [src/modules.hpp:154]   --->   Operation 1388 'sext' 'sext_ln215_285' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1389 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_141)   --->   "%add_ln1353_141 = add nsw i25 %sext_ln215_285, %sext_ln215_284" [src/modules.hpp:154]   --->   Operation 1389 'add' 'add_ln1353_141' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1390 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_141)   --->   "%sext_ln68_15 = sext i25 %add_ln1353_141 to i32" [src/modules.hpp:154]   --->   Operation 1390 'sext' 'sext_ln68_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1391 [1/1] (0.39ns)   --->   "%select_ln215_141 = select i1 %j, i8 %temp_b_int8_15_1_V_42, i8 %temp_b_int8_15_1_V_41" [src/modules.hpp:154]   --->   Operation 1391 'select' 'select_ln215_141' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln68_208 = sext i8 %select_ln215_141 to i32" [src/modules.hpp:154]   --->   Operation 1392 'sext' 'sext_ln68_208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1393 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_141 = mul i32 %sext_ln68_15, %sext_ln68_208" [src/modules.hpp:154]   --->   Operation 1393 'mul' 'mul_ln68_141' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1394 [1/1] (0.00ns)   --->   "%temp_c1_int8_15_V = trunc i32 %mul_ln68_141 to i16" [src/modules.hpp:155]   --->   Operation 1394 'trunc' 'temp_c1_int8_15_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1395 [1/1] (0.00ns)   --->   "%p_Result_64_15 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_141, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1395 'partselect' 'p_Result_64_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1396 [1/1] (0.00ns)   --->   "%tmp_600 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_141, i32 15)" [src/modules.hpp:156]   --->   Operation 1396 'bitselect' 'tmp_600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1397 [1/1] (0.00ns)   --->   "%zext_ln78_141 = zext i1 %tmp_600 to i16" [src/modules.hpp:156]   --->   Operation 1397 'zext' 'zext_ln78_141' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1398 [1/1] (0.85ns)   --->   "%temp_c2_int8_15_V = add i16 %p_Result_64_15, %zext_ln78_141" [src/modules.hpp:156]   --->   Operation 1398 'add' 'temp_c2_int8_15_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1399 [1/1] (0.39ns)   --->   "%select_ln215_142 = select i1 %j, i8 %temp_b_int8_16_1_V_42, i8 %temp_b_int8_16_1_V_41" [src/modules.hpp:154]   --->   Operation 1399 'select' 'select_ln215_142' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln215_288 = sext i24 %temp_a2_int8_17_V to i25" [src/modules.hpp:154]   --->   Operation 1400 'sext' 'sext_ln215_288' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln215_289 = sext i24 %temp_a1_int8_17_V to i25" [src/modules.hpp:154]   --->   Operation 1401 'sext' 'sext_ln215_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1402 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_143)   --->   "%add_ln1353_143 = add nsw i25 %sext_ln215_289, %sext_ln215_288" [src/modules.hpp:154]   --->   Operation 1402 'add' 'add_ln1353_143' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1403 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_143)   --->   "%sext_ln68_17 = sext i25 %add_ln1353_143 to i32" [src/modules.hpp:154]   --->   Operation 1403 'sext' 'sext_ln68_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1404 [1/1] (0.39ns)   --->   "%select_ln215_143 = select i1 %j, i8 %temp_b_int8_17_1_V_42, i8 %temp_b_int8_17_1_V_41" [src/modules.hpp:154]   --->   Operation 1404 'select' 'select_ln215_143' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln68_210 = sext i8 %select_ln215_143 to i32" [src/modules.hpp:154]   --->   Operation 1405 'sext' 'sext_ln68_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1406 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_143 = mul i32 %sext_ln68_17, %sext_ln68_210" [src/modules.hpp:154]   --->   Operation 1406 'mul' 'mul_ln68_143' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1407 [1/1] (0.00ns)   --->   "%temp_c1_int8_17_V = trunc i32 %mul_ln68_143 to i16" [src/modules.hpp:155]   --->   Operation 1407 'trunc' 'temp_c1_int8_17_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1408 [1/1] (0.00ns)   --->   "%p_Result_64_17 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_143, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1408 'partselect' 'p_Result_64_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1409 [1/1] (0.00ns)   --->   "%tmp_602 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_143, i32 15)" [src/modules.hpp:156]   --->   Operation 1409 'bitselect' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1410 [1/1] (0.00ns)   --->   "%zext_ln78_143 = zext i1 %tmp_602 to i16" [src/modules.hpp:156]   --->   Operation 1410 'zext' 'zext_ln78_143' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1411 [1/1] (0.85ns)   --->   "%temp_c2_int8_17_V = add i16 %p_Result_64_17, %zext_ln78_143" [src/modules.hpp:156]   --->   Operation 1411 'add' 'temp_c2_int8_17_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln215_290 = sext i24 %temp_a2_int8_18_V to i25" [src/modules.hpp:154]   --->   Operation 1412 'sext' 'sext_ln215_290' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln215_291 = sext i24 %temp_a1_int8_18_V to i25" [src/modules.hpp:154]   --->   Operation 1413 'sext' 'sext_ln215_291' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1414 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_144)   --->   "%add_ln1353_144 = add nsw i25 %sext_ln215_291, %sext_ln215_290" [src/modules.hpp:154]   --->   Operation 1414 'add' 'add_ln1353_144' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1415 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_144)   --->   "%sext_ln68_18 = sext i25 %add_ln1353_144 to i32" [src/modules.hpp:154]   --->   Operation 1415 'sext' 'sext_ln68_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1416 [1/1] (0.39ns)   --->   "%select_ln215_144 = select i1 %j, i8 %temp_b_int8_18_1_V_42, i8 %temp_b_int8_18_1_V_41" [src/modules.hpp:154]   --->   Operation 1416 'select' 'select_ln215_144' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln68_211 = sext i8 %select_ln215_144 to i32" [src/modules.hpp:154]   --->   Operation 1417 'sext' 'sext_ln68_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1418 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_144 = mul i32 %sext_ln68_18, %sext_ln68_211" [src/modules.hpp:154]   --->   Operation 1418 'mul' 'mul_ln68_144' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1419 [1/1] (0.00ns)   --->   "%temp_c1_int8_18_V = trunc i32 %mul_ln68_144 to i16" [src/modules.hpp:155]   --->   Operation 1419 'trunc' 'temp_c1_int8_18_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1420 [1/1] (0.00ns)   --->   "%p_Result_64_18 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_144, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1420 'partselect' 'p_Result_64_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_144, i32 15)" [src/modules.hpp:156]   --->   Operation 1421 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1422 [1/1] (0.00ns)   --->   "%zext_ln78_144 = zext i1 %tmp_603 to i16" [src/modules.hpp:156]   --->   Operation 1422 'zext' 'zext_ln78_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1423 [1/1] (0.85ns)   --->   "%temp_c2_int8_18_V = add i16 %p_Result_64_18, %zext_ln78_144" [src/modules.hpp:156]   --->   Operation 1423 'add' 'temp_c2_int8_18_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln215_292 = sext i24 %temp_a2_int8_19_V to i25" [src/modules.hpp:154]   --->   Operation 1424 'sext' 'sext_ln215_292' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln215_293 = sext i24 %temp_a1_int8_19_V to i25" [src/modules.hpp:154]   --->   Operation 1425 'sext' 'sext_ln215_293' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1426 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_145)   --->   "%add_ln1353_145 = add nsw i25 %sext_ln215_293, %sext_ln215_292" [src/modules.hpp:154]   --->   Operation 1426 'add' 'add_ln1353_145' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1427 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_145)   --->   "%sext_ln68_19 = sext i25 %add_ln1353_145 to i32" [src/modules.hpp:154]   --->   Operation 1427 'sext' 'sext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1428 [1/1] (0.39ns)   --->   "%select_ln215_145 = select i1 %j, i8 %temp_b_int8_19_1_V_42, i8 %temp_b_int8_19_1_V_41" [src/modules.hpp:154]   --->   Operation 1428 'select' 'select_ln215_145' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln68_212 = sext i8 %select_ln215_145 to i32" [src/modules.hpp:154]   --->   Operation 1429 'sext' 'sext_ln68_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1430 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_145 = mul i32 %sext_ln68_19, %sext_ln68_212" [src/modules.hpp:154]   --->   Operation 1430 'mul' 'mul_ln68_145' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1431 [1/1] (0.00ns)   --->   "%temp_c1_int8_19_V = trunc i32 %mul_ln68_145 to i16" [src/modules.hpp:155]   --->   Operation 1431 'trunc' 'temp_c1_int8_19_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1432 [1/1] (0.00ns)   --->   "%p_Result_64_19 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_145, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1432 'partselect' 'p_Result_64_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1433 [1/1] (0.00ns)   --->   "%tmp_604 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_145, i32 15)" [src/modules.hpp:156]   --->   Operation 1433 'bitselect' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln78_145 = zext i1 %tmp_604 to i16" [src/modules.hpp:156]   --->   Operation 1434 'zext' 'zext_ln78_145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1435 [1/1] (0.85ns)   --->   "%temp_c2_int8_19_V = add i16 %p_Result_64_19, %zext_ln78_145" [src/modules.hpp:156]   --->   Operation 1435 'add' 'temp_c2_int8_19_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln215_294 = sext i24 %temp_a2_int8_20_V to i25" [src/modules.hpp:154]   --->   Operation 1436 'sext' 'sext_ln215_294' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln215_295 = sext i24 %temp_a1_int8_20_V to i25" [src/modules.hpp:154]   --->   Operation 1437 'sext' 'sext_ln215_295' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1438 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_146)   --->   "%add_ln1353_146 = add nsw i25 %sext_ln215_295, %sext_ln215_294" [src/modules.hpp:154]   --->   Operation 1438 'add' 'add_ln1353_146' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1439 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_146)   --->   "%sext_ln68_20 = sext i25 %add_ln1353_146 to i32" [src/modules.hpp:154]   --->   Operation 1439 'sext' 'sext_ln68_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1440 [1/1] (0.39ns)   --->   "%select_ln215_146 = select i1 %j, i8 %temp_b_int8_20_1_V_42, i8 %temp_b_int8_20_1_V_41" [src/modules.hpp:154]   --->   Operation 1440 'select' 'select_ln215_146' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln68_213 = sext i8 %select_ln215_146 to i32" [src/modules.hpp:154]   --->   Operation 1441 'sext' 'sext_ln68_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1442 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_146 = mul i32 %sext_ln68_20, %sext_ln68_213" [src/modules.hpp:154]   --->   Operation 1442 'mul' 'mul_ln68_146' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1443 [1/1] (0.00ns)   --->   "%temp_c1_int8_20_V = trunc i32 %mul_ln68_146 to i16" [src/modules.hpp:155]   --->   Operation 1443 'trunc' 'temp_c1_int8_20_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1444 [1/1] (0.00ns)   --->   "%p_Result_64_20 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_146, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1444 'partselect' 'p_Result_64_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1445 [1/1] (0.00ns)   --->   "%tmp_605 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_146, i32 15)" [src/modules.hpp:156]   --->   Operation 1445 'bitselect' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1446 [1/1] (0.00ns)   --->   "%zext_ln78_146 = zext i1 %tmp_605 to i16" [src/modules.hpp:156]   --->   Operation 1446 'zext' 'zext_ln78_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1447 [1/1] (0.85ns)   --->   "%temp_c2_int8_20_V = add i16 %p_Result_64_20, %zext_ln78_146" [src/modules.hpp:156]   --->   Operation 1447 'add' 'temp_c2_int8_20_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln215_296 = sext i24 %temp_a2_int8_21_V to i25" [src/modules.hpp:154]   --->   Operation 1448 'sext' 'sext_ln215_296' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln215_297 = sext i24 %temp_a1_int8_21_V to i25" [src/modules.hpp:154]   --->   Operation 1449 'sext' 'sext_ln215_297' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1450 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_147)   --->   "%add_ln1353_147 = add nsw i25 %sext_ln215_297, %sext_ln215_296" [src/modules.hpp:154]   --->   Operation 1450 'add' 'add_ln1353_147' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1451 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_147)   --->   "%sext_ln68_21 = sext i25 %add_ln1353_147 to i32" [src/modules.hpp:154]   --->   Operation 1451 'sext' 'sext_ln68_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1452 [1/1] (0.39ns)   --->   "%select_ln215_147 = select i1 %j, i8 %temp_b_int8_21_1_V_42, i8 %temp_b_int8_21_1_V_41" [src/modules.hpp:154]   --->   Operation 1452 'select' 'select_ln215_147' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1453 [1/1] (0.00ns)   --->   "%sext_ln68_214 = sext i8 %select_ln215_147 to i32" [src/modules.hpp:154]   --->   Operation 1453 'sext' 'sext_ln68_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1454 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_147 = mul i32 %sext_ln68_21, %sext_ln68_214" [src/modules.hpp:154]   --->   Operation 1454 'mul' 'mul_ln68_147' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1455 [1/1] (0.00ns)   --->   "%temp_c1_int8_21_V = trunc i32 %mul_ln68_147 to i16" [src/modules.hpp:155]   --->   Operation 1455 'trunc' 'temp_c1_int8_21_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1456 [1/1] (0.00ns)   --->   "%p_Result_64_21 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_147, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1456 'partselect' 'p_Result_64_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_606 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_147, i32 15)" [src/modules.hpp:156]   --->   Operation 1457 'bitselect' 'tmp_606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1458 [1/1] (0.00ns)   --->   "%zext_ln78_147 = zext i1 %tmp_606 to i16" [src/modules.hpp:156]   --->   Operation 1458 'zext' 'zext_ln78_147' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1459 [1/1] (0.85ns)   --->   "%temp_c2_int8_21_V = add i16 %p_Result_64_21, %zext_ln78_147" [src/modules.hpp:156]   --->   Operation 1459 'add' 'temp_c2_int8_21_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln215_298 = sext i24 %temp_a2_int8_22_V to i25" [src/modules.hpp:154]   --->   Operation 1460 'sext' 'sext_ln215_298' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln215_299 = sext i24 %temp_a1_int8_22_V to i25" [src/modules.hpp:154]   --->   Operation 1461 'sext' 'sext_ln215_299' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1462 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_148)   --->   "%add_ln1353_148 = add nsw i25 %sext_ln215_299, %sext_ln215_298" [src/modules.hpp:154]   --->   Operation 1462 'add' 'add_ln1353_148' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1463 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_148)   --->   "%sext_ln68_22 = sext i25 %add_ln1353_148 to i32" [src/modules.hpp:154]   --->   Operation 1463 'sext' 'sext_ln68_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1464 [1/1] (0.39ns)   --->   "%select_ln215_148 = select i1 %j, i8 %temp_b_int8_22_1_V_42, i8 %temp_b_int8_22_1_V_41" [src/modules.hpp:154]   --->   Operation 1464 'select' 'select_ln215_148' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1465 [1/1] (0.00ns)   --->   "%sext_ln68_215 = sext i8 %select_ln215_148 to i32" [src/modules.hpp:154]   --->   Operation 1465 'sext' 'sext_ln68_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1466 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_148 = mul i32 %sext_ln68_22, %sext_ln68_215" [src/modules.hpp:154]   --->   Operation 1466 'mul' 'mul_ln68_148' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1467 [1/1] (0.00ns)   --->   "%temp_c1_int8_22_V = trunc i32 %mul_ln68_148 to i16" [src/modules.hpp:155]   --->   Operation 1467 'trunc' 'temp_c1_int8_22_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1468 [1/1] (0.00ns)   --->   "%p_Result_64_22 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_148, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1468 'partselect' 'p_Result_64_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_607 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_148, i32 15)" [src/modules.hpp:156]   --->   Operation 1469 'bitselect' 'tmp_607' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln78_148 = zext i1 %tmp_607 to i16" [src/modules.hpp:156]   --->   Operation 1470 'zext' 'zext_ln78_148' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1471 [1/1] (0.85ns)   --->   "%temp_c2_int8_22_V = add i16 %p_Result_64_22, %zext_ln78_148" [src/modules.hpp:156]   --->   Operation 1471 'add' 'temp_c2_int8_22_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln215_300 = sext i24 %temp_a2_int8_23_V to i25" [src/modules.hpp:154]   --->   Operation 1472 'sext' 'sext_ln215_300' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1473 [1/1] (0.00ns)   --->   "%sext_ln215_301 = sext i24 %temp_a1_int8_23_V to i25" [src/modules.hpp:154]   --->   Operation 1473 'sext' 'sext_ln215_301' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1474 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_149)   --->   "%add_ln1353_149 = add nsw i25 %sext_ln215_301, %sext_ln215_300" [src/modules.hpp:154]   --->   Operation 1474 'add' 'add_ln1353_149' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1475 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_149)   --->   "%sext_ln68_23 = sext i25 %add_ln1353_149 to i32" [src/modules.hpp:154]   --->   Operation 1475 'sext' 'sext_ln68_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1476 [1/1] (0.39ns)   --->   "%select_ln215_149 = select i1 %j, i8 %temp_b_int8_23_1_V_41, i8 %temp_b_int8_23_1_V_42" [src/modules.hpp:154]   --->   Operation 1476 'select' 'select_ln215_149' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln68_216 = sext i8 %select_ln215_149 to i32" [src/modules.hpp:154]   --->   Operation 1477 'sext' 'sext_ln68_216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1478 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_149 = mul i32 %sext_ln68_23, %sext_ln68_216" [src/modules.hpp:154]   --->   Operation 1478 'mul' 'mul_ln68_149' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1479 [1/1] (0.00ns)   --->   "%temp_c1_int8_23_V = trunc i32 %mul_ln68_149 to i16" [src/modules.hpp:155]   --->   Operation 1479 'trunc' 'temp_c1_int8_23_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1480 [1/1] (0.00ns)   --->   "%p_Result_64_23 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_149, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1480 'partselect' 'p_Result_64_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1481 [1/1] (0.00ns)   --->   "%tmp_608 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_149, i32 15)" [src/modules.hpp:156]   --->   Operation 1481 'bitselect' 'tmp_608' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1482 [1/1] (0.00ns)   --->   "%zext_ln78_149 = zext i1 %tmp_608 to i16" [src/modules.hpp:156]   --->   Operation 1482 'zext' 'zext_ln78_149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1483 [1/1] (0.85ns)   --->   "%temp_c2_int8_23_V = add i16 %p_Result_64_23, %zext_ln78_149" [src/modules.hpp:156]   --->   Operation 1483 'add' 'temp_c2_int8_23_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1484 [1/1] (0.00ns)   --->   "%sext_ln215_302 = sext i24 %temp_a2_int8_24_V to i25" [src/modules.hpp:154]   --->   Operation 1484 'sext' 'sext_ln215_302' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln215_303 = sext i24 %temp_a1_int8_24_V to i25" [src/modules.hpp:154]   --->   Operation 1485 'sext' 'sext_ln215_303' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1486 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_150)   --->   "%add_ln1353_150 = add nsw i25 %sext_ln215_303, %sext_ln215_302" [src/modules.hpp:154]   --->   Operation 1486 'add' 'add_ln1353_150' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1487 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_150)   --->   "%sext_ln68_24 = sext i25 %add_ln1353_150 to i32" [src/modules.hpp:154]   --->   Operation 1487 'sext' 'sext_ln68_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1488 [1/1] (0.39ns)   --->   "%select_ln215_150 = select i1 %j, i8 %temp_b_int8_24_1_V_41, i8 %temp_b_int8_24_1_V_42" [src/modules.hpp:154]   --->   Operation 1488 'select' 'select_ln215_150' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln68_217 = sext i8 %select_ln215_150 to i32" [src/modules.hpp:154]   --->   Operation 1489 'sext' 'sext_ln68_217' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1490 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_150 = mul i32 %sext_ln68_24, %sext_ln68_217" [src/modules.hpp:154]   --->   Operation 1490 'mul' 'mul_ln68_150' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1491 [1/1] (0.00ns)   --->   "%temp_c1_int8_24_V = trunc i32 %mul_ln68_150 to i16" [src/modules.hpp:155]   --->   Operation 1491 'trunc' 'temp_c1_int8_24_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1492 [1/1] (0.00ns)   --->   "%p_Result_64_24 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_150, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1492 'partselect' 'p_Result_64_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_609 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_150, i32 15)" [src/modules.hpp:156]   --->   Operation 1493 'bitselect' 'tmp_609' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln78_150 = zext i1 %tmp_609 to i16" [src/modules.hpp:156]   --->   Operation 1494 'zext' 'zext_ln78_150' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1495 [1/1] (0.85ns)   --->   "%temp_c2_int8_24_V = add i16 %p_Result_64_24, %zext_ln78_150" [src/modules.hpp:156]   --->   Operation 1495 'add' 'temp_c2_int8_24_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln215_304 = sext i24 %temp_a2_int8_25_V to i25" [src/modules.hpp:154]   --->   Operation 1496 'sext' 'sext_ln215_304' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln215_305 = sext i24 %temp_a1_int8_25_V to i25" [src/modules.hpp:154]   --->   Operation 1497 'sext' 'sext_ln215_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1498 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_151)   --->   "%add_ln1353_151 = add nsw i25 %sext_ln215_305, %sext_ln215_304" [src/modules.hpp:154]   --->   Operation 1498 'add' 'add_ln1353_151' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1499 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_151)   --->   "%sext_ln68_25 = sext i25 %add_ln1353_151 to i32" [src/modules.hpp:154]   --->   Operation 1499 'sext' 'sext_ln68_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1500 [1/1] (0.39ns)   --->   "%select_ln215_151 = select i1 %j, i8 %temp_b_int8_25_1_V_41, i8 %temp_b_int8_25_1_V_42" [src/modules.hpp:154]   --->   Operation 1500 'select' 'select_ln215_151' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln68_218 = sext i8 %select_ln215_151 to i32" [src/modules.hpp:154]   --->   Operation 1501 'sext' 'sext_ln68_218' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1502 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_151 = mul i32 %sext_ln68_25, %sext_ln68_218" [src/modules.hpp:154]   --->   Operation 1502 'mul' 'mul_ln68_151' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1503 [1/1] (0.00ns)   --->   "%trunc_ln647_307 = trunc i32 %mul_ln68_151 to i16" [src/modules.hpp:155]   --->   Operation 1503 'trunc' 'trunc_ln647_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1504 [1/1] (0.00ns)   --->   "%p_Result_64_25 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_151, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1504 'partselect' 'p_Result_64_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1505 [1/1] (0.00ns)   --->   "%tmp_610 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_151, i32 15)" [src/modules.hpp:156]   --->   Operation 1505 'bitselect' 'tmp_610' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln78_151 = zext i1 %tmp_610 to i16" [src/modules.hpp:156]   --->   Operation 1506 'zext' 'zext_ln78_151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1507 [1/1] (0.85ns)   --->   "%add_ln78_25 = add i16 %p_Result_64_25, %zext_ln78_151" [src/modules.hpp:156]   --->   Operation 1507 'add' 'add_ln78_25' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln215_306 = sext i24 %temp_a2_int8_26_V to i25" [src/modules.hpp:154]   --->   Operation 1508 'sext' 'sext_ln215_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln215_307 = sext i24 %temp_a1_int8_26_V to i25" [src/modules.hpp:154]   --->   Operation 1509 'sext' 'sext_ln215_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1510 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_152)   --->   "%add_ln1353_152 = add nsw i25 %sext_ln215_307, %sext_ln215_306" [src/modules.hpp:154]   --->   Operation 1510 'add' 'add_ln1353_152' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1511 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_152)   --->   "%sext_ln68_26 = sext i25 %add_ln1353_152 to i32" [src/modules.hpp:154]   --->   Operation 1511 'sext' 'sext_ln68_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1512 [1/1] (0.39ns)   --->   "%select_ln215_152 = select i1 %j, i8 %temp_b_int8_26_1_V_41, i8 %temp_b_int8_26_1_V_42" [src/modules.hpp:154]   --->   Operation 1512 'select' 'select_ln215_152' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln68_219 = sext i8 %select_ln215_152 to i32" [src/modules.hpp:154]   --->   Operation 1513 'sext' 'sext_ln68_219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1514 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_152 = mul i32 %sext_ln68_26, %sext_ln68_219" [src/modules.hpp:154]   --->   Operation 1514 'mul' 'mul_ln68_152' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1515 [1/1] (0.00ns)   --->   "%trunc_ln647_308 = trunc i32 %mul_ln68_152 to i16" [src/modules.hpp:155]   --->   Operation 1515 'trunc' 'trunc_ln647_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1516 [1/1] (0.00ns)   --->   "%p_Result_64_26 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_152, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1516 'partselect' 'p_Result_64_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1517 [1/1] (0.00ns)   --->   "%tmp_611 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_152, i32 15)" [src/modules.hpp:156]   --->   Operation 1517 'bitselect' 'tmp_611' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1518 [1/1] (0.00ns)   --->   "%zext_ln78_152 = zext i1 %tmp_611 to i16" [src/modules.hpp:156]   --->   Operation 1518 'zext' 'zext_ln78_152' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1519 [1/1] (0.85ns)   --->   "%add_ln78_26 = add i16 %p_Result_64_26, %zext_ln78_152" [src/modules.hpp:156]   --->   Operation 1519 'add' 'add_ln78_26' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1520 [1/1] (0.00ns)   --->   "%sext_ln215_308 = sext i24 %temp_a2_int8_27_V to i25" [src/modules.hpp:154]   --->   Operation 1520 'sext' 'sext_ln215_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1521 [1/1] (0.00ns)   --->   "%sext_ln215_309 = sext i24 %temp_a1_int8_27_V to i25" [src/modules.hpp:154]   --->   Operation 1521 'sext' 'sext_ln215_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1522 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_153)   --->   "%add_ln1353_153 = add nsw i25 %sext_ln215_309, %sext_ln215_308" [src/modules.hpp:154]   --->   Operation 1522 'add' 'add_ln1353_153' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1523 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_153)   --->   "%sext_ln68_27 = sext i25 %add_ln1353_153 to i32" [src/modules.hpp:154]   --->   Operation 1523 'sext' 'sext_ln68_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1524 [1/1] (0.39ns)   --->   "%select_ln215_153 = select i1 %j, i8 %temp_b_int8_27_1_V_41, i8 %temp_b_int8_27_1_V_42" [src/modules.hpp:154]   --->   Operation 1524 'select' 'select_ln215_153' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln68_220 = sext i8 %select_ln215_153 to i32" [src/modules.hpp:154]   --->   Operation 1525 'sext' 'sext_ln68_220' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1526 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_153 = mul i32 %sext_ln68_27, %sext_ln68_220" [src/modules.hpp:154]   --->   Operation 1526 'mul' 'mul_ln68_153' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1527 [1/1] (0.00ns)   --->   "%trunc_ln647_309 = trunc i32 %mul_ln68_153 to i16" [src/modules.hpp:155]   --->   Operation 1527 'trunc' 'trunc_ln647_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1528 [1/1] (0.00ns)   --->   "%p_Result_64_27 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_153, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1528 'partselect' 'p_Result_64_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_612 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_153, i32 15)" [src/modules.hpp:156]   --->   Operation 1529 'bitselect' 'tmp_612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln78_153 = zext i1 %tmp_612 to i16" [src/modules.hpp:156]   --->   Operation 1530 'zext' 'zext_ln78_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1531 [1/1] (0.85ns)   --->   "%add_ln78_27 = add i16 %p_Result_64_27, %zext_ln78_153" [src/modules.hpp:156]   --->   Operation 1531 'add' 'add_ln78_27' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln215_310 = sext i24 %temp_a2_int8_28_V to i25" [src/modules.hpp:154]   --->   Operation 1532 'sext' 'sext_ln215_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln215_311 = sext i24 %temp_a1_int8_28_V to i25" [src/modules.hpp:154]   --->   Operation 1533 'sext' 'sext_ln215_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1534 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_154)   --->   "%add_ln1353_154 = add nsw i25 %sext_ln215_311, %sext_ln215_310" [src/modules.hpp:154]   --->   Operation 1534 'add' 'add_ln1353_154' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1535 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_154)   --->   "%sext_ln68_28 = sext i25 %add_ln1353_154 to i32" [src/modules.hpp:154]   --->   Operation 1535 'sext' 'sext_ln68_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1536 [1/1] (0.39ns)   --->   "%select_ln215_154 = select i1 %j, i8 %temp_b_int8_28_1_V_41, i8 %temp_b_int8_28_1_V_42" [src/modules.hpp:154]   --->   Operation 1536 'select' 'select_ln215_154' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln68_221 = sext i8 %select_ln215_154 to i32" [src/modules.hpp:154]   --->   Operation 1537 'sext' 'sext_ln68_221' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1538 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_154 = mul i32 %sext_ln68_28, %sext_ln68_221" [src/modules.hpp:154]   --->   Operation 1538 'mul' 'mul_ln68_154' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln647_310 = trunc i32 %mul_ln68_154 to i16" [src/modules.hpp:155]   --->   Operation 1539 'trunc' 'trunc_ln647_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1540 [1/1] (0.00ns)   --->   "%p_Result_64_28 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_154, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1540 'partselect' 'p_Result_64_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1541 [1/1] (0.00ns)   --->   "%tmp_613 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_154, i32 15)" [src/modules.hpp:156]   --->   Operation 1541 'bitselect' 'tmp_613' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1542 [1/1] (0.00ns)   --->   "%zext_ln78_154 = zext i1 %tmp_613 to i16" [src/modules.hpp:156]   --->   Operation 1542 'zext' 'zext_ln78_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1543 [1/1] (0.85ns)   --->   "%add_ln78_28 = add i16 %p_Result_64_28, %zext_ln78_154" [src/modules.hpp:156]   --->   Operation 1543 'add' 'add_ln78_28' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln215_312 = sext i24 %temp_a2_int8_29_V to i25" [src/modules.hpp:154]   --->   Operation 1544 'sext' 'sext_ln215_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln215_313 = sext i24 %temp_a1_int8_29_V to i25" [src/modules.hpp:154]   --->   Operation 1545 'sext' 'sext_ln215_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1546 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_155)   --->   "%add_ln1353_155 = add nsw i25 %sext_ln215_313, %sext_ln215_312" [src/modules.hpp:154]   --->   Operation 1546 'add' 'add_ln1353_155' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1547 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_155)   --->   "%sext_ln68_29 = sext i25 %add_ln1353_155 to i32" [src/modules.hpp:154]   --->   Operation 1547 'sext' 'sext_ln68_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1548 [1/1] (0.39ns)   --->   "%select_ln215_155 = select i1 %j, i8 %temp_b_int8_29_1_V_41, i8 %temp_b_int8_29_1_V_42" [src/modules.hpp:154]   --->   Operation 1548 'select' 'select_ln215_155' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln68_222 = sext i8 %select_ln215_155 to i32" [src/modules.hpp:154]   --->   Operation 1549 'sext' 'sext_ln68_222' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1550 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_155 = mul i32 %sext_ln68_29, %sext_ln68_222" [src/modules.hpp:154]   --->   Operation 1550 'mul' 'mul_ln68_155' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln647_311 = trunc i32 %mul_ln68_155 to i16" [src/modules.hpp:155]   --->   Operation 1551 'trunc' 'trunc_ln647_311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1552 [1/1] (0.00ns)   --->   "%p_Result_64_29 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_155, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1552 'partselect' 'p_Result_64_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1553 [1/1] (0.00ns)   --->   "%tmp_614 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_155, i32 15)" [src/modules.hpp:156]   --->   Operation 1553 'bitselect' 'tmp_614' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1554 [1/1] (0.00ns)   --->   "%zext_ln78_155 = zext i1 %tmp_614 to i16" [src/modules.hpp:156]   --->   Operation 1554 'zext' 'zext_ln78_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1555 [1/1] (0.85ns)   --->   "%add_ln78_29 = add i16 %p_Result_64_29, %zext_ln78_155" [src/modules.hpp:156]   --->   Operation 1555 'add' 'add_ln78_29' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1556 [1/1] (0.00ns)   --->   "%sext_ln215_314 = sext i24 %temp_a2_int8_30_V to i25" [src/modules.hpp:154]   --->   Operation 1556 'sext' 'sext_ln215_314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln215_315 = sext i24 %temp_a1_int8_30_V to i25" [src/modules.hpp:154]   --->   Operation 1557 'sext' 'sext_ln215_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1558 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_156)   --->   "%add_ln1353_156 = add nsw i25 %sext_ln215_315, %sext_ln215_314" [src/modules.hpp:154]   --->   Operation 1558 'add' 'add_ln1353_156' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1559 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_156)   --->   "%sext_ln68_30 = sext i25 %add_ln1353_156 to i32" [src/modules.hpp:154]   --->   Operation 1559 'sext' 'sext_ln68_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1560 [1/1] (0.39ns)   --->   "%select_ln215_156 = select i1 %j, i8 %temp_b_int8_30_1_V_41, i8 %temp_b_int8_30_1_V_42" [src/modules.hpp:154]   --->   Operation 1560 'select' 'select_ln215_156' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln68_223 = sext i8 %select_ln215_156 to i32" [src/modules.hpp:154]   --->   Operation 1561 'sext' 'sext_ln68_223' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1562 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_156 = mul i32 %sext_ln68_30, %sext_ln68_223" [src/modules.hpp:154]   --->   Operation 1562 'mul' 'mul_ln68_156' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1563 [1/1] (0.00ns)   --->   "%trunc_ln647_312 = trunc i32 %mul_ln68_156 to i16" [src/modules.hpp:155]   --->   Operation 1563 'trunc' 'trunc_ln647_312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1564 [1/1] (0.00ns)   --->   "%p_Result_64_30 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_156, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1564 'partselect' 'p_Result_64_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1565 [1/1] (0.00ns)   --->   "%tmp_615 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_156, i32 15)" [src/modules.hpp:156]   --->   Operation 1565 'bitselect' 'tmp_615' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1566 [1/1] (0.00ns)   --->   "%zext_ln78_156 = zext i1 %tmp_615 to i16" [src/modules.hpp:156]   --->   Operation 1566 'zext' 'zext_ln78_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1567 [1/1] (0.85ns)   --->   "%add_ln78_30 = add i16 %p_Result_64_30, %zext_ln78_156" [src/modules.hpp:156]   --->   Operation 1567 'add' 'add_ln78_30' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln215_316 = sext i24 %temp_a2_int8_31_V to i25" [src/modules.hpp:154]   --->   Operation 1568 'sext' 'sext_ln215_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1569 [1/1] (0.00ns)   --->   "%sext_ln215_317 = sext i24 %temp_a1_int8_31_V to i25" [src/modules.hpp:154]   --->   Operation 1569 'sext' 'sext_ln215_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1570 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_157)   --->   "%add_ln1353_157 = add nsw i25 %sext_ln215_317, %sext_ln215_316" [src/modules.hpp:154]   --->   Operation 1570 'add' 'add_ln1353_157' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1571 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_157)   --->   "%sext_ln68_31 = sext i25 %add_ln1353_157 to i32" [src/modules.hpp:154]   --->   Operation 1571 'sext' 'sext_ln68_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1572 [1/1] (0.39ns)   --->   "%select_ln215_157 = select i1 %j, i8 %temp_b_int8_31_1_V_41, i8 %temp_b_int8_31_1_V_42" [src/modules.hpp:154]   --->   Operation 1572 'select' 'select_ln215_157' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln68_224 = sext i8 %select_ln215_157 to i32" [src/modules.hpp:154]   --->   Operation 1573 'sext' 'sext_ln68_224' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1574 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_157 = mul i32 %sext_ln68_31, %sext_ln68_224" [src/modules.hpp:154]   --->   Operation 1574 'mul' 'mul_ln68_157' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1575 [1/1] (0.00ns)   --->   "%trunc_ln647_313 = trunc i32 %mul_ln68_157 to i16" [src/modules.hpp:155]   --->   Operation 1575 'trunc' 'trunc_ln647_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1576 [1/1] (0.00ns)   --->   "%p_Result_64_31 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_157, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1576 'partselect' 'p_Result_64_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1577 [1/1] (0.00ns)   --->   "%tmp_616 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_157, i32 15)" [src/modules.hpp:156]   --->   Operation 1577 'bitselect' 'tmp_616' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1578 [1/1] (0.00ns)   --->   "%zext_ln78_157 = zext i1 %tmp_616 to i16" [src/modules.hpp:156]   --->   Operation 1578 'zext' 'zext_ln78_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1579 [1/1] (0.85ns)   --->   "%add_ln78_31 = add i16 %p_Result_64_31, %zext_ln78_157" [src/modules.hpp:156]   --->   Operation 1579 'add' 'add_ln78_31' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1580 [1/1] (0.39ns)   --->   "%select_ln215_158 = select i1 %j, i8 %temp_b_int8_32_1_V_41, i8 %temp_b_int8_32_1_V_42" [src/modules.hpp:154]   --->   Operation 1580 'select' 'select_ln215_158' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln215_320 = sext i24 %temp_a2_int8_33_V to i25" [src/modules.hpp:154]   --->   Operation 1581 'sext' 'sext_ln215_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1582 [1/1] (0.00ns)   --->   "%sext_ln215_321 = sext i24 %temp_a1_int8_33_V to i25" [src/modules.hpp:154]   --->   Operation 1582 'sext' 'sext_ln215_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1583 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_159)   --->   "%add_ln1353_159 = add nsw i25 %sext_ln215_321, %sext_ln215_320" [src/modules.hpp:154]   --->   Operation 1583 'add' 'add_ln1353_159' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1584 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_159)   --->   "%sext_ln68_33 = sext i25 %add_ln1353_159 to i32" [src/modules.hpp:154]   --->   Operation 1584 'sext' 'sext_ln68_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1585 [1/1] (0.39ns)   --->   "%select_ln215_159 = select i1 %j, i8 %temp_b_int8_33_1_V_41, i8 %temp_b_int8_33_1_V_42" [src/modules.hpp:154]   --->   Operation 1585 'select' 'select_ln215_159' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln68_226 = sext i8 %select_ln215_159 to i32" [src/modules.hpp:154]   --->   Operation 1586 'sext' 'sext_ln68_226' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1587 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_159 = mul i32 %sext_ln68_33, %sext_ln68_226" [src/modules.hpp:154]   --->   Operation 1587 'mul' 'mul_ln68_159' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1588 [1/1] (0.00ns)   --->   "%trunc_ln647_315 = trunc i32 %mul_ln68_159 to i16" [src/modules.hpp:155]   --->   Operation 1588 'trunc' 'trunc_ln647_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (0.00ns)   --->   "%p_Result_64_33 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_159, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1589 'partselect' 'p_Result_64_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_618 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_159, i32 15)" [src/modules.hpp:156]   --->   Operation 1590 'bitselect' 'tmp_618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln78_159 = zext i1 %tmp_618 to i16" [src/modules.hpp:156]   --->   Operation 1591 'zext' 'zext_ln78_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1592 [1/1] (0.85ns)   --->   "%add_ln78_33 = add i16 %p_Result_64_33, %zext_ln78_159" [src/modules.hpp:156]   --->   Operation 1592 'add' 'add_ln78_33' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln215_322 = sext i24 %temp_a2_int8_34_V to i25" [src/modules.hpp:154]   --->   Operation 1593 'sext' 'sext_ln215_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1594 [1/1] (0.00ns)   --->   "%sext_ln215_323 = sext i24 %temp_a1_int8_34_V to i25" [src/modules.hpp:154]   --->   Operation 1594 'sext' 'sext_ln215_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1595 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_160)   --->   "%add_ln1353_160 = add nsw i25 %sext_ln215_323, %sext_ln215_322" [src/modules.hpp:154]   --->   Operation 1595 'add' 'add_ln1353_160' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1596 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_160)   --->   "%sext_ln68_34 = sext i25 %add_ln1353_160 to i32" [src/modules.hpp:154]   --->   Operation 1596 'sext' 'sext_ln68_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1597 [1/1] (0.39ns)   --->   "%select_ln215_160 = select i1 %j, i8 %temp_b_int8_34_1_V_41, i8 %temp_b_int8_34_1_V_42" [src/modules.hpp:154]   --->   Operation 1597 'select' 'select_ln215_160' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln68_227 = sext i8 %select_ln215_160 to i32" [src/modules.hpp:154]   --->   Operation 1598 'sext' 'sext_ln68_227' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1599 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_160 = mul i32 %sext_ln68_34, %sext_ln68_227" [src/modules.hpp:154]   --->   Operation 1599 'mul' 'mul_ln68_160' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1600 [1/1] (0.00ns)   --->   "%trunc_ln647_316 = trunc i32 %mul_ln68_160 to i16" [src/modules.hpp:155]   --->   Operation 1600 'trunc' 'trunc_ln647_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1601 [1/1] (0.00ns)   --->   "%p_Result_64_34 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_160, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1601 'partselect' 'p_Result_64_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_619 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_160, i32 15)" [src/modules.hpp:156]   --->   Operation 1602 'bitselect' 'tmp_619' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln78_160 = zext i1 %tmp_619 to i16" [src/modules.hpp:156]   --->   Operation 1603 'zext' 'zext_ln78_160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (0.85ns)   --->   "%add_ln78_34 = add i16 %p_Result_64_34, %zext_ln78_160" [src/modules.hpp:156]   --->   Operation 1604 'add' 'add_ln78_34' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1605 [1/1] (0.00ns)   --->   "%sext_ln215_324 = sext i24 %temp_a2_int8_35_V to i25" [src/modules.hpp:154]   --->   Operation 1605 'sext' 'sext_ln215_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1606 [1/1] (0.00ns)   --->   "%sext_ln215_325 = sext i24 %temp_a1_int8_35_V to i25" [src/modules.hpp:154]   --->   Operation 1606 'sext' 'sext_ln215_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1607 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_161)   --->   "%add_ln1353_161 = add nsw i25 %sext_ln215_325, %sext_ln215_324" [src/modules.hpp:154]   --->   Operation 1607 'add' 'add_ln1353_161' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1608 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_161)   --->   "%sext_ln68_35 = sext i25 %add_ln1353_161 to i32" [src/modules.hpp:154]   --->   Operation 1608 'sext' 'sext_ln68_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1609 [1/1] (0.39ns)   --->   "%select_ln215_161 = select i1 %j, i8 %temp_b_int8_35_1_V_41, i8 %temp_b_int8_35_1_V_42" [src/modules.hpp:154]   --->   Operation 1609 'select' 'select_ln215_161' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1610 [1/1] (0.00ns)   --->   "%sext_ln68_228 = sext i8 %select_ln215_161 to i32" [src/modules.hpp:154]   --->   Operation 1610 'sext' 'sext_ln68_228' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1611 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_161 = mul i32 %sext_ln68_35, %sext_ln68_228" [src/modules.hpp:154]   --->   Operation 1611 'mul' 'mul_ln68_161' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1612 [1/1] (0.00ns)   --->   "%trunc_ln647_317 = trunc i32 %mul_ln68_161 to i16" [src/modules.hpp:155]   --->   Operation 1612 'trunc' 'trunc_ln647_317' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1613 [1/1] (0.00ns)   --->   "%p_Result_64_35 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_161, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1613 'partselect' 'p_Result_64_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1614 [1/1] (0.00ns)   --->   "%tmp_620 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_161, i32 15)" [src/modules.hpp:156]   --->   Operation 1614 'bitselect' 'tmp_620' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1615 [1/1] (0.00ns)   --->   "%zext_ln78_161 = zext i1 %tmp_620 to i16" [src/modules.hpp:156]   --->   Operation 1615 'zext' 'zext_ln78_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1616 [1/1] (0.85ns)   --->   "%add_ln78_35 = add i16 %p_Result_64_35, %zext_ln78_161" [src/modules.hpp:156]   --->   Operation 1616 'add' 'add_ln78_35' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln215_326 = sext i24 %temp_a2_int8_36_V to i25" [src/modules.hpp:154]   --->   Operation 1617 'sext' 'sext_ln215_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln215_327 = sext i24 %temp_a1_int8_36_V to i25" [src/modules.hpp:154]   --->   Operation 1618 'sext' 'sext_ln215_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1619 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_162)   --->   "%add_ln1353_162 = add nsw i25 %sext_ln215_327, %sext_ln215_326" [src/modules.hpp:154]   --->   Operation 1619 'add' 'add_ln1353_162' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1620 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_162)   --->   "%sext_ln68_36 = sext i25 %add_ln1353_162 to i32" [src/modules.hpp:154]   --->   Operation 1620 'sext' 'sext_ln68_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1621 [1/1] (0.39ns)   --->   "%select_ln215_162 = select i1 %j, i8 %temp_b_int8_36_1_V_41, i8 %temp_b_int8_36_1_V_42" [src/modules.hpp:154]   --->   Operation 1621 'select' 'select_ln215_162' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1622 [1/1] (0.00ns)   --->   "%sext_ln68_229 = sext i8 %select_ln215_162 to i32" [src/modules.hpp:154]   --->   Operation 1622 'sext' 'sext_ln68_229' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1623 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_162 = mul i32 %sext_ln68_36, %sext_ln68_229" [src/modules.hpp:154]   --->   Operation 1623 'mul' 'mul_ln68_162' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln647_318 = trunc i32 %mul_ln68_162 to i16" [src/modules.hpp:155]   --->   Operation 1624 'trunc' 'trunc_ln647_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1625 [1/1] (0.00ns)   --->   "%p_Result_64_36 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_162, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1625 'partselect' 'p_Result_64_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1626 [1/1] (0.00ns)   --->   "%tmp_621 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_162, i32 15)" [src/modules.hpp:156]   --->   Operation 1626 'bitselect' 'tmp_621' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln78_162 = zext i1 %tmp_621 to i16" [src/modules.hpp:156]   --->   Operation 1627 'zext' 'zext_ln78_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1628 [1/1] (0.85ns)   --->   "%add_ln78_36 = add i16 %p_Result_64_36, %zext_ln78_162" [src/modules.hpp:156]   --->   Operation 1628 'add' 'add_ln78_36' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln215_328 = sext i24 %temp_a2_int8_37_V to i25" [src/modules.hpp:154]   --->   Operation 1629 'sext' 'sext_ln215_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln215_329 = sext i24 %temp_a1_int8_37_V to i25" [src/modules.hpp:154]   --->   Operation 1630 'sext' 'sext_ln215_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_163)   --->   "%add_ln1353_163 = add nsw i25 %sext_ln215_329, %sext_ln215_328" [src/modules.hpp:154]   --->   Operation 1631 'add' 'add_ln1353_163' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1632 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_163)   --->   "%sext_ln68_37 = sext i25 %add_ln1353_163 to i32" [src/modules.hpp:154]   --->   Operation 1632 'sext' 'sext_ln68_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (0.39ns)   --->   "%select_ln215_163 = select i1 %j, i8 %temp_b_int8_37_1_V_42, i8 %temp_b_int8_37_1_V_41" [src/modules.hpp:154]   --->   Operation 1633 'select' 'select_ln215_163' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1634 [1/1] (0.00ns)   --->   "%sext_ln68_230 = sext i8 %select_ln215_163 to i32" [src/modules.hpp:154]   --->   Operation 1634 'sext' 'sext_ln68_230' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1635 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_163 = mul i32 %sext_ln68_37, %sext_ln68_230" [src/modules.hpp:154]   --->   Operation 1635 'mul' 'mul_ln68_163' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1636 [1/1] (0.00ns)   --->   "%trunc_ln647_319 = trunc i32 %mul_ln68_163 to i16" [src/modules.hpp:155]   --->   Operation 1636 'trunc' 'trunc_ln647_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1637 [1/1] (0.00ns)   --->   "%p_Result_64_37 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_163, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1637 'partselect' 'p_Result_64_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1638 [1/1] (0.00ns)   --->   "%tmp_622 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_163, i32 15)" [src/modules.hpp:156]   --->   Operation 1638 'bitselect' 'tmp_622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln78_163 = zext i1 %tmp_622 to i16" [src/modules.hpp:156]   --->   Operation 1639 'zext' 'zext_ln78_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1640 [1/1] (0.85ns)   --->   "%add_ln78_37 = add i16 %p_Result_64_37, %zext_ln78_163" [src/modules.hpp:156]   --->   Operation 1640 'add' 'add_ln78_37' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1641 [1/1] (0.00ns)   --->   "%sext_ln215_330 = sext i24 %temp_a2_int8_38_V to i25" [src/modules.hpp:154]   --->   Operation 1641 'sext' 'sext_ln215_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1642 [1/1] (0.00ns)   --->   "%sext_ln215_331 = sext i24 %temp_a1_int8_38_V to i25" [src/modules.hpp:154]   --->   Operation 1642 'sext' 'sext_ln215_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1643 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_164)   --->   "%add_ln1353_164 = add nsw i25 %sext_ln215_331, %sext_ln215_330" [src/modules.hpp:154]   --->   Operation 1643 'add' 'add_ln1353_164' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1644 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_164)   --->   "%sext_ln68_38 = sext i25 %add_ln1353_164 to i32" [src/modules.hpp:154]   --->   Operation 1644 'sext' 'sext_ln68_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1645 [1/1] (0.39ns)   --->   "%select_ln215_164 = select i1 %j, i8 %temp_b_int8_38_1_V_42, i8 %temp_b_int8_38_1_V_41" [src/modules.hpp:154]   --->   Operation 1645 'select' 'select_ln215_164' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln68_231 = sext i8 %select_ln215_164 to i32" [src/modules.hpp:154]   --->   Operation 1646 'sext' 'sext_ln68_231' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1647 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_164 = mul i32 %sext_ln68_38, %sext_ln68_231" [src/modules.hpp:154]   --->   Operation 1647 'mul' 'mul_ln68_164' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1648 [1/1] (0.00ns)   --->   "%trunc_ln647_320 = trunc i32 %mul_ln68_164 to i16" [src/modules.hpp:155]   --->   Operation 1648 'trunc' 'trunc_ln647_320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1649 [1/1] (0.00ns)   --->   "%p_Result_64_38 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_164, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1649 'partselect' 'p_Result_64_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1650 [1/1] (0.00ns)   --->   "%tmp_623 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_164, i32 15)" [src/modules.hpp:156]   --->   Operation 1650 'bitselect' 'tmp_623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1651 [1/1] (0.00ns)   --->   "%zext_ln78_164 = zext i1 %tmp_623 to i16" [src/modules.hpp:156]   --->   Operation 1651 'zext' 'zext_ln78_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1652 [1/1] (0.85ns)   --->   "%add_ln78_38 = add i16 %p_Result_64_38, %zext_ln78_164" [src/modules.hpp:156]   --->   Operation 1652 'add' 'add_ln78_38' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln215_332 = sext i24 %temp_a2_int8_39_V to i25" [src/modules.hpp:154]   --->   Operation 1653 'sext' 'sext_ln215_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1654 [1/1] (0.00ns)   --->   "%sext_ln215_333 = sext i24 %temp_a1_int8_39_V to i25" [src/modules.hpp:154]   --->   Operation 1654 'sext' 'sext_ln215_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1655 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_165)   --->   "%add_ln1353_165 = add nsw i25 %sext_ln215_333, %sext_ln215_332" [src/modules.hpp:154]   --->   Operation 1655 'add' 'add_ln1353_165' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1656 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_165)   --->   "%sext_ln68_39 = sext i25 %add_ln1353_165 to i32" [src/modules.hpp:154]   --->   Operation 1656 'sext' 'sext_ln68_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1657 [1/1] (0.39ns)   --->   "%select_ln215_165 = select i1 %j, i8 %temp_b_int8_39_1_V_42, i8 %temp_b_int8_39_1_V_41" [src/modules.hpp:154]   --->   Operation 1657 'select' 'select_ln215_165' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1658 [1/1] (0.00ns)   --->   "%sext_ln68_232 = sext i8 %select_ln215_165 to i32" [src/modules.hpp:154]   --->   Operation 1658 'sext' 'sext_ln68_232' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1659 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_165 = mul i32 %sext_ln68_39, %sext_ln68_232" [src/modules.hpp:154]   --->   Operation 1659 'mul' 'mul_ln68_165' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1660 [1/1] (0.00ns)   --->   "%trunc_ln647_321 = trunc i32 %mul_ln68_165 to i16" [src/modules.hpp:155]   --->   Operation 1660 'trunc' 'trunc_ln647_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1661 [1/1] (0.00ns)   --->   "%p_Result_64_39 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_165, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1661 'partselect' 'p_Result_64_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp_624 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_165, i32 15)" [src/modules.hpp:156]   --->   Operation 1662 'bitselect' 'tmp_624' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1663 [1/1] (0.00ns)   --->   "%zext_ln78_165 = zext i1 %tmp_624 to i16" [src/modules.hpp:156]   --->   Operation 1663 'zext' 'zext_ln78_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1664 [1/1] (0.85ns)   --->   "%add_ln78_39 = add i16 %p_Result_64_39, %zext_ln78_165" [src/modules.hpp:156]   --->   Operation 1664 'add' 'add_ln78_39' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1665 [1/1] (0.00ns)   --->   "%sext_ln215_334 = sext i24 %temp_a2_int8_40_V to i25" [src/modules.hpp:154]   --->   Operation 1665 'sext' 'sext_ln215_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln215_335 = sext i24 %temp_a1_int8_40_V to i25" [src/modules.hpp:154]   --->   Operation 1666 'sext' 'sext_ln215_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1667 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_166)   --->   "%add_ln1353_166 = add nsw i25 %sext_ln215_335, %sext_ln215_334" [src/modules.hpp:154]   --->   Operation 1667 'add' 'add_ln1353_166' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1668 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_166)   --->   "%sext_ln68_40 = sext i25 %add_ln1353_166 to i32" [src/modules.hpp:154]   --->   Operation 1668 'sext' 'sext_ln68_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1669 [1/1] (0.39ns)   --->   "%select_ln215_166 = select i1 %j, i8 %temp_b_int8_40_1_V_42, i8 %temp_b_int8_40_1_V_41" [src/modules.hpp:154]   --->   Operation 1669 'select' 'select_ln215_166' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln68_233 = sext i8 %select_ln215_166 to i32" [src/modules.hpp:154]   --->   Operation 1670 'sext' 'sext_ln68_233' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1671 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_166 = mul i32 %sext_ln68_40, %sext_ln68_233" [src/modules.hpp:154]   --->   Operation 1671 'mul' 'mul_ln68_166' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln647_322 = trunc i32 %mul_ln68_166 to i16" [src/modules.hpp:155]   --->   Operation 1672 'trunc' 'trunc_ln647_322' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1673 [1/1] (0.00ns)   --->   "%p_Result_64_40 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_166, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1673 'partselect' 'p_Result_64_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1674 [1/1] (0.00ns)   --->   "%tmp_625 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_166, i32 15)" [src/modules.hpp:156]   --->   Operation 1674 'bitselect' 'tmp_625' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1675 [1/1] (0.00ns)   --->   "%zext_ln78_166 = zext i1 %tmp_625 to i16" [src/modules.hpp:156]   --->   Operation 1675 'zext' 'zext_ln78_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1676 [1/1] (0.85ns)   --->   "%add_ln78_40 = add i16 %p_Result_64_40, %zext_ln78_166" [src/modules.hpp:156]   --->   Operation 1676 'add' 'add_ln78_40' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln215_336 = sext i24 %temp_a2_int8_41_V to i25" [src/modules.hpp:154]   --->   Operation 1677 'sext' 'sext_ln215_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln215_337 = sext i24 %temp_a1_int8_41_V to i25" [src/modules.hpp:154]   --->   Operation 1678 'sext' 'sext_ln215_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1679 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_167)   --->   "%add_ln1353_167 = add nsw i25 %sext_ln215_337, %sext_ln215_336" [src/modules.hpp:154]   --->   Operation 1679 'add' 'add_ln1353_167' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1680 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_167)   --->   "%sext_ln68_41 = sext i25 %add_ln1353_167 to i32" [src/modules.hpp:154]   --->   Operation 1680 'sext' 'sext_ln68_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1681 [1/1] (0.39ns)   --->   "%select_ln215_167 = select i1 %j, i8 %temp_b_int8_41_1_V_42, i8 %temp_b_int8_41_1_V_41" [src/modules.hpp:154]   --->   Operation 1681 'select' 'select_ln215_167' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln68_234 = sext i8 %select_ln215_167 to i32" [src/modules.hpp:154]   --->   Operation 1682 'sext' 'sext_ln68_234' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1683 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_167 = mul i32 %sext_ln68_41, %sext_ln68_234" [src/modules.hpp:154]   --->   Operation 1683 'mul' 'mul_ln68_167' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1684 [1/1] (0.00ns)   --->   "%trunc_ln647_323 = trunc i32 %mul_ln68_167 to i16" [src/modules.hpp:155]   --->   Operation 1684 'trunc' 'trunc_ln647_323' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1685 [1/1] (0.00ns)   --->   "%p_Result_64_41 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_167, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1685 'partselect' 'p_Result_64_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_626 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_167, i32 15)" [src/modules.hpp:156]   --->   Operation 1686 'bitselect' 'tmp_626' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln78_167 = zext i1 %tmp_626 to i16" [src/modules.hpp:156]   --->   Operation 1687 'zext' 'zext_ln78_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1688 [1/1] (0.85ns)   --->   "%add_ln78_41 = add i16 %p_Result_64_41, %zext_ln78_167" [src/modules.hpp:156]   --->   Operation 1688 'add' 'add_ln78_41' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1689 [1/1] (0.00ns)   --->   "%sext_ln215_338 = sext i24 %temp_a2_int8_42_V to i25" [src/modules.hpp:154]   --->   Operation 1689 'sext' 'sext_ln215_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln215_339 = sext i24 %temp_a1_int8_42_V to i25" [src/modules.hpp:154]   --->   Operation 1690 'sext' 'sext_ln215_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1691 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_168)   --->   "%add_ln1353_168 = add nsw i25 %sext_ln215_339, %sext_ln215_338" [src/modules.hpp:154]   --->   Operation 1691 'add' 'add_ln1353_168' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1692 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_168)   --->   "%sext_ln68_42 = sext i25 %add_ln1353_168 to i32" [src/modules.hpp:154]   --->   Operation 1692 'sext' 'sext_ln68_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1693 [1/1] (0.39ns)   --->   "%select_ln215_168 = select i1 %j, i8 %temp_b_int8_42_1_V_42, i8 %temp_b_int8_42_1_V_41" [src/modules.hpp:154]   --->   Operation 1693 'select' 'select_ln215_168' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1694 [1/1] (0.00ns)   --->   "%sext_ln68_235 = sext i8 %select_ln215_168 to i32" [src/modules.hpp:154]   --->   Operation 1694 'sext' 'sext_ln68_235' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1695 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_168 = mul i32 %sext_ln68_42, %sext_ln68_235" [src/modules.hpp:154]   --->   Operation 1695 'mul' 'mul_ln68_168' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1696 [1/1] (0.00ns)   --->   "%trunc_ln647_324 = trunc i32 %mul_ln68_168 to i16" [src/modules.hpp:155]   --->   Operation 1696 'trunc' 'trunc_ln647_324' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1697 [1/1] (0.00ns)   --->   "%p_Result_64_42 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_168, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1697 'partselect' 'p_Result_64_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1698 [1/1] (0.00ns)   --->   "%tmp_627 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_168, i32 15)" [src/modules.hpp:156]   --->   Operation 1698 'bitselect' 'tmp_627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1699 [1/1] (0.00ns)   --->   "%zext_ln78_168 = zext i1 %tmp_627 to i16" [src/modules.hpp:156]   --->   Operation 1699 'zext' 'zext_ln78_168' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1700 [1/1] (0.85ns)   --->   "%add_ln78_42 = add i16 %p_Result_64_42, %zext_ln78_168" [src/modules.hpp:156]   --->   Operation 1700 'add' 'add_ln78_42' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1701 [1/1] (0.00ns)   --->   "%sext_ln215_340 = sext i24 %temp_a2_int8_43_V to i25" [src/modules.hpp:154]   --->   Operation 1701 'sext' 'sext_ln215_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1702 [1/1] (0.00ns)   --->   "%sext_ln215_341 = sext i24 %temp_a1_int8_43_V to i25" [src/modules.hpp:154]   --->   Operation 1702 'sext' 'sext_ln215_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1703 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_169)   --->   "%add_ln1353_169 = add nsw i25 %sext_ln215_341, %sext_ln215_340" [src/modules.hpp:154]   --->   Operation 1703 'add' 'add_ln1353_169' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1704 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_169)   --->   "%sext_ln68_43 = sext i25 %add_ln1353_169 to i32" [src/modules.hpp:154]   --->   Operation 1704 'sext' 'sext_ln68_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1705 [1/1] (0.39ns)   --->   "%select_ln215_169 = select i1 %j, i8 %temp_b_int8_43_1_V_42, i8 %temp_b_int8_43_1_V_41" [src/modules.hpp:154]   --->   Operation 1705 'select' 'select_ln215_169' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln68_236 = sext i8 %select_ln215_169 to i32" [src/modules.hpp:154]   --->   Operation 1706 'sext' 'sext_ln68_236' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1707 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_169 = mul i32 %sext_ln68_43, %sext_ln68_236" [src/modules.hpp:154]   --->   Operation 1707 'mul' 'mul_ln68_169' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1708 [1/1] (0.00ns)   --->   "%trunc_ln647_325 = trunc i32 %mul_ln68_169 to i16" [src/modules.hpp:155]   --->   Operation 1708 'trunc' 'trunc_ln647_325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1709 [1/1] (0.00ns)   --->   "%p_Result_64_43 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_169, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1709 'partselect' 'p_Result_64_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1710 [1/1] (0.00ns)   --->   "%tmp_628 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_169, i32 15)" [src/modules.hpp:156]   --->   Operation 1710 'bitselect' 'tmp_628' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1711 [1/1] (0.00ns)   --->   "%zext_ln78_169 = zext i1 %tmp_628 to i16" [src/modules.hpp:156]   --->   Operation 1711 'zext' 'zext_ln78_169' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1712 [1/1] (0.85ns)   --->   "%add_ln78_43 = add i16 %p_Result_64_43, %zext_ln78_169" [src/modules.hpp:156]   --->   Operation 1712 'add' 'add_ln78_43' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln215_342 = sext i24 %temp_a2_int8_44_V to i25" [src/modules.hpp:154]   --->   Operation 1713 'sext' 'sext_ln215_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln215_343 = sext i24 %temp_a1_int8_44_V to i25" [src/modules.hpp:154]   --->   Operation 1714 'sext' 'sext_ln215_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1715 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_170)   --->   "%add_ln1353_170 = add nsw i25 %sext_ln215_343, %sext_ln215_342" [src/modules.hpp:154]   --->   Operation 1715 'add' 'add_ln1353_170' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1716 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_170)   --->   "%sext_ln68_44 = sext i25 %add_ln1353_170 to i32" [src/modules.hpp:154]   --->   Operation 1716 'sext' 'sext_ln68_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1717 [1/1] (0.39ns)   --->   "%select_ln215_170 = select i1 %j, i8 %temp_b_int8_44_1_V_42, i8 %temp_b_int8_44_1_V_41" [src/modules.hpp:154]   --->   Operation 1717 'select' 'select_ln215_170' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln68_237 = sext i8 %select_ln215_170 to i32" [src/modules.hpp:154]   --->   Operation 1718 'sext' 'sext_ln68_237' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1719 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_170 = mul i32 %sext_ln68_44, %sext_ln68_237" [src/modules.hpp:154]   --->   Operation 1719 'mul' 'mul_ln68_170' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1720 [1/1] (0.00ns)   --->   "%trunc_ln647_326 = trunc i32 %mul_ln68_170 to i16" [src/modules.hpp:155]   --->   Operation 1720 'trunc' 'trunc_ln647_326' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1721 [1/1] (0.00ns)   --->   "%p_Result_64_44 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_170, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1721 'partselect' 'p_Result_64_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1722 [1/1] (0.00ns)   --->   "%tmp_629 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_170, i32 15)" [src/modules.hpp:156]   --->   Operation 1722 'bitselect' 'tmp_629' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1723 [1/1] (0.00ns)   --->   "%zext_ln78_170 = zext i1 %tmp_629 to i16" [src/modules.hpp:156]   --->   Operation 1723 'zext' 'zext_ln78_170' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1724 [1/1] (0.85ns)   --->   "%add_ln78_44 = add i16 %p_Result_64_44, %zext_ln78_170" [src/modules.hpp:156]   --->   Operation 1724 'add' 'add_ln78_44' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln215_344 = sext i24 %temp_a2_int8_45_V to i25" [src/modules.hpp:154]   --->   Operation 1725 'sext' 'sext_ln215_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln215_345 = sext i24 %temp_a1_int8_45_V to i25" [src/modules.hpp:154]   --->   Operation 1726 'sext' 'sext_ln215_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1727 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_171)   --->   "%add_ln1353_171 = add nsw i25 %sext_ln215_345, %sext_ln215_344" [src/modules.hpp:154]   --->   Operation 1727 'add' 'add_ln1353_171' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1728 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_171)   --->   "%sext_ln68_45 = sext i25 %add_ln1353_171 to i32" [src/modules.hpp:154]   --->   Operation 1728 'sext' 'sext_ln68_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1729 [1/1] (0.39ns)   --->   "%select_ln215_171 = select i1 %j, i8 %temp_b_int8_45_1_V_42, i8 %temp_b_int8_45_1_V_41" [src/modules.hpp:154]   --->   Operation 1729 'select' 'select_ln215_171' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1730 [1/1] (0.00ns)   --->   "%sext_ln68_238 = sext i8 %select_ln215_171 to i32" [src/modules.hpp:154]   --->   Operation 1730 'sext' 'sext_ln68_238' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1731 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_171 = mul i32 %sext_ln68_45, %sext_ln68_238" [src/modules.hpp:154]   --->   Operation 1731 'mul' 'mul_ln68_171' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1732 [1/1] (0.00ns)   --->   "%trunc_ln647_327 = trunc i32 %mul_ln68_171 to i16" [src/modules.hpp:155]   --->   Operation 1732 'trunc' 'trunc_ln647_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1733 [1/1] (0.00ns)   --->   "%p_Result_64_45 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_171, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1733 'partselect' 'p_Result_64_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1734 [1/1] (0.00ns)   --->   "%tmp_630 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_171, i32 15)" [src/modules.hpp:156]   --->   Operation 1734 'bitselect' 'tmp_630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1735 [1/1] (0.00ns)   --->   "%zext_ln78_171 = zext i1 %tmp_630 to i16" [src/modules.hpp:156]   --->   Operation 1735 'zext' 'zext_ln78_171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1736 [1/1] (0.85ns)   --->   "%add_ln78_45 = add i16 %p_Result_64_45, %zext_ln78_171" [src/modules.hpp:156]   --->   Operation 1736 'add' 'add_ln78_45' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln215_346 = sext i24 %temp_a2_int8_46_V to i25" [src/modules.hpp:154]   --->   Operation 1737 'sext' 'sext_ln215_346' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1738 [1/1] (0.00ns)   --->   "%sext_ln215_347 = sext i24 %temp_a1_int8_46_V to i25" [src/modules.hpp:154]   --->   Operation 1738 'sext' 'sext_ln215_347' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1739 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_172)   --->   "%add_ln1353_172 = add nsw i25 %sext_ln215_347, %sext_ln215_346" [src/modules.hpp:154]   --->   Operation 1739 'add' 'add_ln1353_172' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1740 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_172)   --->   "%sext_ln68_46 = sext i25 %add_ln1353_172 to i32" [src/modules.hpp:154]   --->   Operation 1740 'sext' 'sext_ln68_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1741 [1/1] (0.39ns)   --->   "%select_ln215_172 = select i1 %j, i8 %temp_b_int8_46_1_V_42, i8 %temp_b_int8_46_1_V_41" [src/modules.hpp:154]   --->   Operation 1741 'select' 'select_ln215_172' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1742 [1/1] (0.00ns)   --->   "%sext_ln68_239 = sext i8 %select_ln215_172 to i32" [src/modules.hpp:154]   --->   Operation 1742 'sext' 'sext_ln68_239' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1743 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_172 = mul i32 %sext_ln68_46, %sext_ln68_239" [src/modules.hpp:154]   --->   Operation 1743 'mul' 'mul_ln68_172' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1744 [1/1] (0.00ns)   --->   "%trunc_ln647_328 = trunc i32 %mul_ln68_172 to i16" [src/modules.hpp:155]   --->   Operation 1744 'trunc' 'trunc_ln647_328' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1745 [1/1] (0.00ns)   --->   "%p_Result_64_46 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_172, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1745 'partselect' 'p_Result_64_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1746 [1/1] (0.00ns)   --->   "%tmp_631 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_172, i32 15)" [src/modules.hpp:156]   --->   Operation 1746 'bitselect' 'tmp_631' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1747 [1/1] (0.00ns)   --->   "%zext_ln78_172 = zext i1 %tmp_631 to i16" [src/modules.hpp:156]   --->   Operation 1747 'zext' 'zext_ln78_172' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1748 [1/1] (0.85ns)   --->   "%add_ln78_46 = add i16 %p_Result_64_46, %zext_ln78_172" [src/modules.hpp:156]   --->   Operation 1748 'add' 'add_ln78_46' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln215_348 = sext i24 %temp_a2_int8_47_V to i25" [src/modules.hpp:154]   --->   Operation 1749 'sext' 'sext_ln215_348' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln215_349 = sext i24 %temp_a1_int8_47_V to i25" [src/modules.hpp:154]   --->   Operation 1750 'sext' 'sext_ln215_349' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1751 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_173)   --->   "%add_ln1353_173 = add nsw i25 %sext_ln215_349, %sext_ln215_348" [src/modules.hpp:154]   --->   Operation 1751 'add' 'add_ln1353_173' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1752 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_173)   --->   "%sext_ln68_47 = sext i25 %add_ln1353_173 to i32" [src/modules.hpp:154]   --->   Operation 1752 'sext' 'sext_ln68_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1753 [1/1] (0.39ns)   --->   "%select_ln215_173 = select i1 %j, i8 %temp_b_int8_47_1_V_42, i8 %temp_b_int8_47_1_V_41" [src/modules.hpp:154]   --->   Operation 1753 'select' 'select_ln215_173' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln68_240 = sext i8 %select_ln215_173 to i32" [src/modules.hpp:154]   --->   Operation 1754 'sext' 'sext_ln68_240' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1755 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_173 = mul i32 %sext_ln68_47, %sext_ln68_240" [src/modules.hpp:154]   --->   Operation 1755 'mul' 'mul_ln68_173' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln647_329 = trunc i32 %mul_ln68_173 to i16" [src/modules.hpp:155]   --->   Operation 1756 'trunc' 'trunc_ln647_329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1757 [1/1] (0.00ns)   --->   "%p_Result_64_47 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_173, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1757 'partselect' 'p_Result_64_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1758 [1/1] (0.00ns)   --->   "%tmp_632 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_173, i32 15)" [src/modules.hpp:156]   --->   Operation 1758 'bitselect' 'tmp_632' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln78_173 = zext i1 %tmp_632 to i16" [src/modules.hpp:156]   --->   Operation 1759 'zext' 'zext_ln78_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1760 [1/1] (0.85ns)   --->   "%add_ln78_47 = add i16 %p_Result_64_47, %zext_ln78_173" [src/modules.hpp:156]   --->   Operation 1760 'add' 'add_ln78_47' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln215_350 = sext i24 %temp_a2_int8_48_V to i25" [src/modules.hpp:154]   --->   Operation 1761 'sext' 'sext_ln215_350' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1762 [1/1] (0.00ns)   --->   "%sext_ln215_351 = sext i24 %temp_a1_int8_48_V to i25" [src/modules.hpp:154]   --->   Operation 1762 'sext' 'sext_ln215_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1763 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_174)   --->   "%add_ln1353_174 = add nsw i25 %sext_ln215_351, %sext_ln215_350" [src/modules.hpp:154]   --->   Operation 1763 'add' 'add_ln1353_174' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1764 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_174)   --->   "%sext_ln68_48 = sext i25 %add_ln1353_174 to i32" [src/modules.hpp:154]   --->   Operation 1764 'sext' 'sext_ln68_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1765 [1/1] (0.39ns)   --->   "%select_ln215_174 = select i1 %j, i8 %temp_b_int8_48_1_V_42, i8 %temp_b_int8_48_1_V_41" [src/modules.hpp:154]   --->   Operation 1765 'select' 'select_ln215_174' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1766 [1/1] (0.00ns)   --->   "%sext_ln68_241 = sext i8 %select_ln215_174 to i32" [src/modules.hpp:154]   --->   Operation 1766 'sext' 'sext_ln68_241' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1767 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_174 = mul i32 %sext_ln68_48, %sext_ln68_241" [src/modules.hpp:154]   --->   Operation 1767 'mul' 'mul_ln68_174' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1768 [1/1] (0.00ns)   --->   "%trunc_ln647_330 = trunc i32 %mul_ln68_174 to i16" [src/modules.hpp:155]   --->   Operation 1768 'trunc' 'trunc_ln647_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1769 [1/1] (0.00ns)   --->   "%p_Result_64_48 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_174, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1769 'partselect' 'p_Result_64_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1770 [1/1] (0.00ns)   --->   "%tmp_633 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_174, i32 15)" [src/modules.hpp:156]   --->   Operation 1770 'bitselect' 'tmp_633' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln78_174 = zext i1 %tmp_633 to i16" [src/modules.hpp:156]   --->   Operation 1771 'zext' 'zext_ln78_174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1772 [1/1] (0.85ns)   --->   "%add_ln78_48 = add i16 %p_Result_64_48, %zext_ln78_174" [src/modules.hpp:156]   --->   Operation 1772 'add' 'add_ln78_48' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln215_352 = sext i24 %temp_a2_int8_49_V to i25" [src/modules.hpp:154]   --->   Operation 1773 'sext' 'sext_ln215_352' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln215_353 = sext i24 %temp_a1_int8_49_V to i25" [src/modules.hpp:154]   --->   Operation 1774 'sext' 'sext_ln215_353' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1775 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_175)   --->   "%add_ln1353_175 = add nsw i25 %sext_ln215_353, %sext_ln215_352" [src/modules.hpp:154]   --->   Operation 1775 'add' 'add_ln1353_175' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1776 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_175)   --->   "%sext_ln68_49 = sext i25 %add_ln1353_175 to i32" [src/modules.hpp:154]   --->   Operation 1776 'sext' 'sext_ln68_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1777 [1/1] (0.39ns)   --->   "%select_ln215_175 = select i1 %j, i8 %temp_b_int8_49_1_V_42, i8 %temp_b_int8_49_1_V_41" [src/modules.hpp:154]   --->   Operation 1777 'select' 'select_ln215_175' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln68_242 = sext i8 %select_ln215_175 to i32" [src/modules.hpp:154]   --->   Operation 1778 'sext' 'sext_ln68_242' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1779 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_175 = mul i32 %sext_ln68_49, %sext_ln68_242" [src/modules.hpp:154]   --->   Operation 1779 'mul' 'mul_ln68_175' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1780 [1/1] (0.00ns)   --->   "%trunc_ln647_331 = trunc i32 %mul_ln68_175 to i16" [src/modules.hpp:155]   --->   Operation 1780 'trunc' 'trunc_ln647_331' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1781 [1/1] (0.00ns)   --->   "%p_Result_64_49 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_175, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1781 'partselect' 'p_Result_64_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_634 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_175, i32 15)" [src/modules.hpp:156]   --->   Operation 1782 'bitselect' 'tmp_634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1783 [1/1] (0.00ns)   --->   "%zext_ln78_175 = zext i1 %tmp_634 to i16" [src/modules.hpp:156]   --->   Operation 1783 'zext' 'zext_ln78_175' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1784 [1/1] (0.85ns)   --->   "%add_ln78_49 = add i16 %p_Result_64_49, %zext_ln78_175" [src/modules.hpp:156]   --->   Operation 1784 'add' 'add_ln78_49' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln215_354 = sext i24 %temp_a2_int8_50_V to i25" [src/modules.hpp:154]   --->   Operation 1785 'sext' 'sext_ln215_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln215_355 = sext i24 %temp_a1_int8_50_V to i25" [src/modules.hpp:154]   --->   Operation 1786 'sext' 'sext_ln215_355' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1787 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_176)   --->   "%add_ln1353_176 = add nsw i25 %sext_ln215_355, %sext_ln215_354" [src/modules.hpp:154]   --->   Operation 1787 'add' 'add_ln1353_176' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1788 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_176)   --->   "%sext_ln68_50 = sext i25 %add_ln1353_176 to i32" [src/modules.hpp:154]   --->   Operation 1788 'sext' 'sext_ln68_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1789 [1/1] (0.39ns)   --->   "%select_ln215_176 = select i1 %j, i8 %temp_b_int8_50_1_V_42, i8 %temp_b_int8_50_1_V_41" [src/modules.hpp:154]   --->   Operation 1789 'select' 'select_ln215_176' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1790 [1/1] (0.00ns)   --->   "%sext_ln68_243 = sext i8 %select_ln215_176 to i32" [src/modules.hpp:154]   --->   Operation 1790 'sext' 'sext_ln68_243' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1791 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_176 = mul i32 %sext_ln68_50, %sext_ln68_243" [src/modules.hpp:154]   --->   Operation 1791 'mul' 'mul_ln68_176' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln647_332 = trunc i32 %mul_ln68_176 to i16" [src/modules.hpp:155]   --->   Operation 1792 'trunc' 'trunc_ln647_332' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1793 [1/1] (0.00ns)   --->   "%p_Result_64_50 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_176, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1793 'partselect' 'p_Result_64_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1794 [1/1] (0.00ns)   --->   "%tmp_635 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_176, i32 15)" [src/modules.hpp:156]   --->   Operation 1794 'bitselect' 'tmp_635' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln78_176 = zext i1 %tmp_635 to i16" [src/modules.hpp:156]   --->   Operation 1795 'zext' 'zext_ln78_176' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1796 [1/1] (0.85ns)   --->   "%add_ln78_50 = add i16 %p_Result_64_50, %zext_ln78_176" [src/modules.hpp:156]   --->   Operation 1796 'add' 'add_ln78_50' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln215_356 = sext i24 %temp_a2_int8_51_V to i25" [src/modules.hpp:154]   --->   Operation 1797 'sext' 'sext_ln215_356' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln215_357 = sext i24 %temp_a1_int8_51_V to i25" [src/modules.hpp:154]   --->   Operation 1798 'sext' 'sext_ln215_357' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1799 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_177)   --->   "%add_ln1353_177 = add nsw i25 %sext_ln215_357, %sext_ln215_356" [src/modules.hpp:154]   --->   Operation 1799 'add' 'add_ln1353_177' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1800 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_177)   --->   "%sext_ln68_51 = sext i25 %add_ln1353_177 to i32" [src/modules.hpp:154]   --->   Operation 1800 'sext' 'sext_ln68_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1801 [1/1] (0.39ns)   --->   "%select_ln215_177 = select i1 %j, i8 %temp_b_int8_51_1_V_42, i8 %temp_b_int8_51_1_V_41" [src/modules.hpp:154]   --->   Operation 1801 'select' 'select_ln215_177' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1802 [1/1] (0.00ns)   --->   "%sext_ln68_244 = sext i8 %select_ln215_177 to i32" [src/modules.hpp:154]   --->   Operation 1802 'sext' 'sext_ln68_244' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1803 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_177 = mul i32 %sext_ln68_51, %sext_ln68_244" [src/modules.hpp:154]   --->   Operation 1803 'mul' 'mul_ln68_177' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1804 [1/1] (0.00ns)   --->   "%trunc_ln647_333 = trunc i32 %mul_ln68_177 to i16" [src/modules.hpp:155]   --->   Operation 1804 'trunc' 'trunc_ln647_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1805 [1/1] (0.00ns)   --->   "%p_Result_64_51 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_177, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1805 'partselect' 'p_Result_64_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1806 [1/1] (0.00ns)   --->   "%tmp_636 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_177, i32 15)" [src/modules.hpp:156]   --->   Operation 1806 'bitselect' 'tmp_636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1807 [1/1] (0.00ns)   --->   "%zext_ln78_177 = zext i1 %tmp_636 to i16" [src/modules.hpp:156]   --->   Operation 1807 'zext' 'zext_ln78_177' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1808 [1/1] (0.85ns)   --->   "%add_ln78_51 = add i16 %p_Result_64_51, %zext_ln78_177" [src/modules.hpp:156]   --->   Operation 1808 'add' 'add_ln78_51' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln215_358 = sext i24 %temp_a2_int8_52_V to i25" [src/modules.hpp:154]   --->   Operation 1809 'sext' 'sext_ln215_358' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln215_359 = sext i24 %temp_a1_int8_52_V to i25" [src/modules.hpp:154]   --->   Operation 1810 'sext' 'sext_ln215_359' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1811 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_178)   --->   "%add_ln1353_178 = add nsw i25 %sext_ln215_359, %sext_ln215_358" [src/modules.hpp:154]   --->   Operation 1811 'add' 'add_ln1353_178' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1812 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_178)   --->   "%sext_ln68_52 = sext i25 %add_ln1353_178 to i32" [src/modules.hpp:154]   --->   Operation 1812 'sext' 'sext_ln68_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1813 [1/1] (0.39ns)   --->   "%select_ln215_178 = select i1 %j, i8 %temp_b_int8_52_1_V_42, i8 %temp_b_int8_52_1_V_41" [src/modules.hpp:154]   --->   Operation 1813 'select' 'select_ln215_178' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln68_245 = sext i8 %select_ln215_178 to i32" [src/modules.hpp:154]   --->   Operation 1814 'sext' 'sext_ln68_245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1815 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_178 = mul i32 %sext_ln68_52, %sext_ln68_245" [src/modules.hpp:154]   --->   Operation 1815 'mul' 'mul_ln68_178' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1816 [1/1] (0.00ns)   --->   "%trunc_ln647_334 = trunc i32 %mul_ln68_178 to i16" [src/modules.hpp:155]   --->   Operation 1816 'trunc' 'trunc_ln647_334' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1817 [1/1] (0.00ns)   --->   "%p_Result_64_52 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_178, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1817 'partselect' 'p_Result_64_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1818 [1/1] (0.00ns)   --->   "%tmp_637 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_178, i32 15)" [src/modules.hpp:156]   --->   Operation 1818 'bitselect' 'tmp_637' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln78_178 = zext i1 %tmp_637 to i16" [src/modules.hpp:156]   --->   Operation 1819 'zext' 'zext_ln78_178' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1820 [1/1] (0.85ns)   --->   "%add_ln78_52 = add i16 %p_Result_64_52, %zext_ln78_178" [src/modules.hpp:156]   --->   Operation 1820 'add' 'add_ln78_52' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln215_360 = sext i24 %temp_a2_int8_53_V to i25" [src/modules.hpp:154]   --->   Operation 1821 'sext' 'sext_ln215_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln215_361 = sext i24 %temp_a1_int8_53_V to i25" [src/modules.hpp:154]   --->   Operation 1822 'sext' 'sext_ln215_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1823 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_179)   --->   "%add_ln1353_179 = add nsw i25 %sext_ln215_361, %sext_ln215_360" [src/modules.hpp:154]   --->   Operation 1823 'add' 'add_ln1353_179' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1824 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_179)   --->   "%sext_ln68_53 = sext i25 %add_ln1353_179 to i32" [src/modules.hpp:154]   --->   Operation 1824 'sext' 'sext_ln68_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1825 [1/1] (0.39ns)   --->   "%select_ln215_179 = select i1 %j, i8 %temp_b_int8_53_1_V_42, i8 %temp_b_int8_53_1_V_41" [src/modules.hpp:154]   --->   Operation 1825 'select' 'select_ln215_179' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln68_246 = sext i8 %select_ln215_179 to i32" [src/modules.hpp:154]   --->   Operation 1826 'sext' 'sext_ln68_246' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1827 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_179 = mul i32 %sext_ln68_53, %sext_ln68_246" [src/modules.hpp:154]   --->   Operation 1827 'mul' 'mul_ln68_179' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1828 [1/1] (0.00ns)   --->   "%trunc_ln647_335 = trunc i32 %mul_ln68_179 to i16" [src/modules.hpp:155]   --->   Operation 1828 'trunc' 'trunc_ln647_335' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1829 [1/1] (0.00ns)   --->   "%p_Result_64_53 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_179, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1829 'partselect' 'p_Result_64_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1830 [1/1] (0.00ns)   --->   "%tmp_638 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_179, i32 15)" [src/modules.hpp:156]   --->   Operation 1830 'bitselect' 'tmp_638' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1831 [1/1] (0.00ns)   --->   "%zext_ln78_179 = zext i1 %tmp_638 to i16" [src/modules.hpp:156]   --->   Operation 1831 'zext' 'zext_ln78_179' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1832 [1/1] (0.85ns)   --->   "%add_ln78_53 = add i16 %p_Result_64_53, %zext_ln78_179" [src/modules.hpp:156]   --->   Operation 1832 'add' 'add_ln78_53' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1833 [1/1] (0.00ns)   --->   "%sext_ln215_362 = sext i24 %temp_a2_int8_54_V to i25" [src/modules.hpp:154]   --->   Operation 1833 'sext' 'sext_ln215_362' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln215_363 = sext i24 %temp_a1_int8_54_V to i25" [src/modules.hpp:154]   --->   Operation 1834 'sext' 'sext_ln215_363' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1835 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_180)   --->   "%add_ln1353_180 = add nsw i25 %sext_ln215_363, %sext_ln215_362" [src/modules.hpp:154]   --->   Operation 1835 'add' 'add_ln1353_180' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1836 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_180)   --->   "%sext_ln68_54 = sext i25 %add_ln1353_180 to i32" [src/modules.hpp:154]   --->   Operation 1836 'sext' 'sext_ln68_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1837 [1/1] (0.39ns)   --->   "%select_ln215_180 = select i1 %j, i8 %temp_b_int8_54_1_V_42, i8 %temp_b_int8_54_1_V_41" [src/modules.hpp:154]   --->   Operation 1837 'select' 'select_ln215_180' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1838 [1/1] (0.00ns)   --->   "%sext_ln68_247 = sext i8 %select_ln215_180 to i32" [src/modules.hpp:154]   --->   Operation 1838 'sext' 'sext_ln68_247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1839 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_180 = mul i32 %sext_ln68_54, %sext_ln68_247" [src/modules.hpp:154]   --->   Operation 1839 'mul' 'mul_ln68_180' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1840 [1/1] (0.00ns)   --->   "%trunc_ln647_336 = trunc i32 %mul_ln68_180 to i16" [src/modules.hpp:155]   --->   Operation 1840 'trunc' 'trunc_ln647_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1841 [1/1] (0.00ns)   --->   "%p_Result_64_54 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_180, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1841 'partselect' 'p_Result_64_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1842 [1/1] (0.00ns)   --->   "%tmp_639 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_180, i32 15)" [src/modules.hpp:156]   --->   Operation 1842 'bitselect' 'tmp_639' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln78_180 = zext i1 %tmp_639 to i16" [src/modules.hpp:156]   --->   Operation 1843 'zext' 'zext_ln78_180' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1844 [1/1] (0.85ns)   --->   "%add_ln78_54 = add i16 %p_Result_64_54, %zext_ln78_180" [src/modules.hpp:156]   --->   Operation 1844 'add' 'add_ln78_54' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1845 [1/1] (0.00ns)   --->   "%sext_ln215_364 = sext i24 %temp_a2_int8_55_V to i25" [src/modules.hpp:154]   --->   Operation 1845 'sext' 'sext_ln215_364' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln215_365 = sext i24 %temp_a1_int8_55_V to i25" [src/modules.hpp:154]   --->   Operation 1846 'sext' 'sext_ln215_365' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1847 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_181)   --->   "%add_ln1353_181 = add nsw i25 %sext_ln215_365, %sext_ln215_364" [src/modules.hpp:154]   --->   Operation 1847 'add' 'add_ln1353_181' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1848 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_181)   --->   "%sext_ln68_55 = sext i25 %add_ln1353_181 to i32" [src/modules.hpp:154]   --->   Operation 1848 'sext' 'sext_ln68_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1849 [1/1] (0.39ns)   --->   "%select_ln215_181 = select i1 %j, i8 %temp_b_int8_55_1_V_42, i8 %temp_b_int8_55_1_V_41" [src/modules.hpp:154]   --->   Operation 1849 'select' 'select_ln215_181' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln68_248 = sext i8 %select_ln215_181 to i32" [src/modules.hpp:154]   --->   Operation 1850 'sext' 'sext_ln68_248' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1851 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_181 = mul i32 %sext_ln68_55, %sext_ln68_248" [src/modules.hpp:154]   --->   Operation 1851 'mul' 'mul_ln68_181' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1852 [1/1] (0.00ns)   --->   "%trunc_ln647_337 = trunc i32 %mul_ln68_181 to i16" [src/modules.hpp:155]   --->   Operation 1852 'trunc' 'trunc_ln647_337' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1853 [1/1] (0.00ns)   --->   "%p_Result_64_55 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_181, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1853 'partselect' 'p_Result_64_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_640 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_181, i32 15)" [src/modules.hpp:156]   --->   Operation 1854 'bitselect' 'tmp_640' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1855 [1/1] (0.00ns)   --->   "%zext_ln78_181 = zext i1 %tmp_640 to i16" [src/modules.hpp:156]   --->   Operation 1855 'zext' 'zext_ln78_181' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1856 [1/1] (0.85ns)   --->   "%add_ln78_55 = add i16 %p_Result_64_55, %zext_ln78_181" [src/modules.hpp:156]   --->   Operation 1856 'add' 'add_ln78_55' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln215_366 = sext i24 %temp_a2_int8_56_V to i25" [src/modules.hpp:154]   --->   Operation 1857 'sext' 'sext_ln215_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln215_367 = sext i24 %temp_a1_int8_56_V to i25" [src/modules.hpp:154]   --->   Operation 1858 'sext' 'sext_ln215_367' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1859 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_182)   --->   "%add_ln1353_182 = add nsw i25 %sext_ln215_367, %sext_ln215_366" [src/modules.hpp:154]   --->   Operation 1859 'add' 'add_ln1353_182' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1860 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_182)   --->   "%sext_ln68_56 = sext i25 %add_ln1353_182 to i32" [src/modules.hpp:154]   --->   Operation 1860 'sext' 'sext_ln68_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1861 [1/1] (0.39ns)   --->   "%select_ln215_182 = select i1 %j, i8 %temp_b_int8_56_1_V_42, i8 %temp_b_int8_56_1_V_41" [src/modules.hpp:154]   --->   Operation 1861 'select' 'select_ln215_182' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1862 [1/1] (0.00ns)   --->   "%sext_ln68_249 = sext i8 %select_ln215_182 to i32" [src/modules.hpp:154]   --->   Operation 1862 'sext' 'sext_ln68_249' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1863 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_182 = mul i32 %sext_ln68_56, %sext_ln68_249" [src/modules.hpp:154]   --->   Operation 1863 'mul' 'mul_ln68_182' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1864 [1/1] (0.00ns)   --->   "%trunc_ln647_338 = trunc i32 %mul_ln68_182 to i16" [src/modules.hpp:155]   --->   Operation 1864 'trunc' 'trunc_ln647_338' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1865 [1/1] (0.00ns)   --->   "%p_Result_64_56 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_182, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1865 'partselect' 'p_Result_64_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1866 [1/1] (0.00ns)   --->   "%tmp_641 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_182, i32 15)" [src/modules.hpp:156]   --->   Operation 1866 'bitselect' 'tmp_641' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1867 [1/1] (0.00ns)   --->   "%zext_ln78_182 = zext i1 %tmp_641 to i16" [src/modules.hpp:156]   --->   Operation 1867 'zext' 'zext_ln78_182' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1868 [1/1] (0.85ns)   --->   "%add_ln78_56 = add i16 %p_Result_64_56, %zext_ln78_182" [src/modules.hpp:156]   --->   Operation 1868 'add' 'add_ln78_56' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln215_368 = sext i24 %temp_a2_int8_57_V to i25" [src/modules.hpp:154]   --->   Operation 1869 'sext' 'sext_ln215_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln215_369 = sext i24 %temp_a1_int8_57_V to i25" [src/modules.hpp:154]   --->   Operation 1870 'sext' 'sext_ln215_369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1871 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_183)   --->   "%add_ln1353_183 = add nsw i25 %sext_ln215_369, %sext_ln215_368" [src/modules.hpp:154]   --->   Operation 1871 'add' 'add_ln1353_183' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1872 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_183)   --->   "%sext_ln68_57 = sext i25 %add_ln1353_183 to i32" [src/modules.hpp:154]   --->   Operation 1872 'sext' 'sext_ln68_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1873 [1/1] (0.39ns)   --->   "%select_ln215_183 = select i1 %j, i8 %temp_b_int8_57_1_V_42, i8 %temp_b_int8_57_1_V_41" [src/modules.hpp:154]   --->   Operation 1873 'select' 'select_ln215_183' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln68_250 = sext i8 %select_ln215_183 to i32" [src/modules.hpp:154]   --->   Operation 1874 'sext' 'sext_ln68_250' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1875 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_183 = mul i32 %sext_ln68_57, %sext_ln68_250" [src/modules.hpp:154]   --->   Operation 1875 'mul' 'mul_ln68_183' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln647_339 = trunc i32 %mul_ln68_183 to i16" [src/modules.hpp:155]   --->   Operation 1876 'trunc' 'trunc_ln647_339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1877 [1/1] (0.00ns)   --->   "%p_Result_64_57 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_183, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1877 'partselect' 'p_Result_64_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1878 [1/1] (0.00ns)   --->   "%tmp_642 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_183, i32 15)" [src/modules.hpp:156]   --->   Operation 1878 'bitselect' 'tmp_642' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln78_183 = zext i1 %tmp_642 to i16" [src/modules.hpp:156]   --->   Operation 1879 'zext' 'zext_ln78_183' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1880 [1/1] (0.85ns)   --->   "%add_ln78_57 = add i16 %p_Result_64_57, %zext_ln78_183" [src/modules.hpp:156]   --->   Operation 1880 'add' 'add_ln78_57' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln215_370 = sext i24 %temp_a2_int8_58_V to i25" [src/modules.hpp:154]   --->   Operation 1881 'sext' 'sext_ln215_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln215_371 = sext i24 %temp_a1_int8_58_V to i25" [src/modules.hpp:154]   --->   Operation 1882 'sext' 'sext_ln215_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1883 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_184)   --->   "%add_ln1353_184 = add nsw i25 %sext_ln215_371, %sext_ln215_370" [src/modules.hpp:154]   --->   Operation 1883 'add' 'add_ln1353_184' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1884 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_184)   --->   "%sext_ln68_58 = sext i25 %add_ln1353_184 to i32" [src/modules.hpp:154]   --->   Operation 1884 'sext' 'sext_ln68_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1885 [1/1] (0.39ns)   --->   "%select_ln215_184 = select i1 %j, i8 %temp_b_int8_58_1_V_42, i8 %temp_b_int8_58_1_V_41" [src/modules.hpp:154]   --->   Operation 1885 'select' 'select_ln215_184' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1886 [1/1] (0.00ns)   --->   "%sext_ln68_251 = sext i8 %select_ln215_184 to i32" [src/modules.hpp:154]   --->   Operation 1886 'sext' 'sext_ln68_251' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1887 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_184 = mul i32 %sext_ln68_58, %sext_ln68_251" [src/modules.hpp:154]   --->   Operation 1887 'mul' 'mul_ln68_184' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1888 [1/1] (0.00ns)   --->   "%trunc_ln647_340 = trunc i32 %mul_ln68_184 to i16" [src/modules.hpp:155]   --->   Operation 1888 'trunc' 'trunc_ln647_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1889 [1/1] (0.00ns)   --->   "%p_Result_64_58 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_184, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1889 'partselect' 'p_Result_64_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1890 [1/1] (0.00ns)   --->   "%tmp_643 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_184, i32 15)" [src/modules.hpp:156]   --->   Operation 1890 'bitselect' 'tmp_643' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1891 [1/1] (0.00ns)   --->   "%zext_ln78_184 = zext i1 %tmp_643 to i16" [src/modules.hpp:156]   --->   Operation 1891 'zext' 'zext_ln78_184' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1892 [1/1] (0.85ns)   --->   "%add_ln78_58 = add i16 %p_Result_64_58, %zext_ln78_184" [src/modules.hpp:156]   --->   Operation 1892 'add' 'add_ln78_58' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln215_372 = sext i24 %temp_a2_int8_59_V to i25" [src/modules.hpp:154]   --->   Operation 1893 'sext' 'sext_ln215_372' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln215_373 = sext i24 %temp_a1_int8_59_V to i25" [src/modules.hpp:154]   --->   Operation 1894 'sext' 'sext_ln215_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1895 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_185)   --->   "%add_ln1353_185 = add nsw i25 %sext_ln215_373, %sext_ln215_372" [src/modules.hpp:154]   --->   Operation 1895 'add' 'add_ln1353_185' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1896 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_185)   --->   "%sext_ln68_59 = sext i25 %add_ln1353_185 to i32" [src/modules.hpp:154]   --->   Operation 1896 'sext' 'sext_ln68_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1897 [1/1] (0.39ns)   --->   "%select_ln215_185 = select i1 %j, i8 %temp_b_int8_59_1_V_42, i8 %temp_b_int8_59_1_V_41" [src/modules.hpp:154]   --->   Operation 1897 'select' 'select_ln215_185' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1898 [1/1] (0.00ns)   --->   "%sext_ln68_252 = sext i8 %select_ln215_185 to i32" [src/modules.hpp:154]   --->   Operation 1898 'sext' 'sext_ln68_252' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1899 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_185 = mul i32 %sext_ln68_59, %sext_ln68_252" [src/modules.hpp:154]   --->   Operation 1899 'mul' 'mul_ln68_185' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1900 [1/1] (0.00ns)   --->   "%trunc_ln647_341 = trunc i32 %mul_ln68_185 to i16" [src/modules.hpp:155]   --->   Operation 1900 'trunc' 'trunc_ln647_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1901 [1/1] (0.00ns)   --->   "%p_Result_64_59 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_185, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1901 'partselect' 'p_Result_64_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1902 [1/1] (0.00ns)   --->   "%tmp_644 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_185, i32 15)" [src/modules.hpp:156]   --->   Operation 1902 'bitselect' 'tmp_644' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln78_185 = zext i1 %tmp_644 to i16" [src/modules.hpp:156]   --->   Operation 1903 'zext' 'zext_ln78_185' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1904 [1/1] (0.85ns)   --->   "%add_ln78_59 = add i16 %p_Result_64_59, %zext_ln78_185" [src/modules.hpp:156]   --->   Operation 1904 'add' 'add_ln78_59' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln215_374 = sext i24 %temp_a2_int8_60_V to i25" [src/modules.hpp:154]   --->   Operation 1905 'sext' 'sext_ln215_374' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln215_375 = sext i24 %temp_a1_int8_60_V to i25" [src/modules.hpp:154]   --->   Operation 1906 'sext' 'sext_ln215_375' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1907 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_186)   --->   "%add_ln1353_186 = add nsw i25 %sext_ln215_375, %sext_ln215_374" [src/modules.hpp:154]   --->   Operation 1907 'add' 'add_ln1353_186' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1908 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_186)   --->   "%sext_ln68_60 = sext i25 %add_ln1353_186 to i32" [src/modules.hpp:154]   --->   Operation 1908 'sext' 'sext_ln68_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1909 [1/1] (0.39ns)   --->   "%select_ln215_186 = select i1 %j, i8 %temp_b_int8_60_1_V_42, i8 %temp_b_int8_60_1_V_41" [src/modules.hpp:154]   --->   Operation 1909 'select' 'select_ln215_186' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln68_253 = sext i8 %select_ln215_186 to i32" [src/modules.hpp:154]   --->   Operation 1910 'sext' 'sext_ln68_253' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1911 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_186 = mul i32 %sext_ln68_60, %sext_ln68_253" [src/modules.hpp:154]   --->   Operation 1911 'mul' 'mul_ln68_186' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1912 [1/1] (0.00ns)   --->   "%trunc_ln647_342 = trunc i32 %mul_ln68_186 to i16" [src/modules.hpp:155]   --->   Operation 1912 'trunc' 'trunc_ln647_342' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1913 [1/1] (0.00ns)   --->   "%p_Result_64_60 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_186, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1913 'partselect' 'p_Result_64_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_645 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_186, i32 15)" [src/modules.hpp:156]   --->   Operation 1914 'bitselect' 'tmp_645' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln78_186 = zext i1 %tmp_645 to i16" [src/modules.hpp:156]   --->   Operation 1915 'zext' 'zext_ln78_186' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1916 [1/1] (0.85ns)   --->   "%add_ln78_60 = add i16 %p_Result_64_60, %zext_ln78_186" [src/modules.hpp:156]   --->   Operation 1916 'add' 'add_ln78_60' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln215_376 = sext i24 %temp_a2_int8_61_V to i25" [src/modules.hpp:154]   --->   Operation 1917 'sext' 'sext_ln215_376' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1918 [1/1] (0.00ns)   --->   "%sext_ln215_377 = sext i24 %temp_a1_int8_61_V to i25" [src/modules.hpp:154]   --->   Operation 1918 'sext' 'sext_ln215_377' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1919 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_187)   --->   "%add_ln1353_187 = add nsw i25 %sext_ln215_377, %sext_ln215_376" [src/modules.hpp:154]   --->   Operation 1919 'add' 'add_ln1353_187' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1920 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_187)   --->   "%sext_ln68_61 = sext i25 %add_ln1353_187 to i32" [src/modules.hpp:154]   --->   Operation 1920 'sext' 'sext_ln68_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1921 [1/1] (0.39ns)   --->   "%select_ln215_187 = select i1 %j, i8 %temp_b_int8_61_1_V_42, i8 %temp_b_int8_61_1_V_41" [src/modules.hpp:154]   --->   Operation 1921 'select' 'select_ln215_187' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln68_254 = sext i8 %select_ln215_187 to i32" [src/modules.hpp:154]   --->   Operation 1922 'sext' 'sext_ln68_254' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1923 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_187 = mul i32 %sext_ln68_61, %sext_ln68_254" [src/modules.hpp:154]   --->   Operation 1923 'mul' 'mul_ln68_187' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1924 [1/1] (0.00ns)   --->   "%trunc_ln647_343 = trunc i32 %mul_ln68_187 to i16" [src/modules.hpp:155]   --->   Operation 1924 'trunc' 'trunc_ln647_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1925 [1/1] (0.00ns)   --->   "%p_Result_64_61 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_187, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1925 'partselect' 'p_Result_64_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1926 [1/1] (0.00ns)   --->   "%tmp_646 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_187, i32 15)" [src/modules.hpp:156]   --->   Operation 1926 'bitselect' 'tmp_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln78_187 = zext i1 %tmp_646 to i16" [src/modules.hpp:156]   --->   Operation 1927 'zext' 'zext_ln78_187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1928 [1/1] (0.85ns)   --->   "%add_ln78_61 = add i16 %p_Result_64_61, %zext_ln78_187" [src/modules.hpp:156]   --->   Operation 1928 'add' 'add_ln78_61' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln215_378 = sext i24 %temp_a2_int8_62_V to i25" [src/modules.hpp:154]   --->   Operation 1929 'sext' 'sext_ln215_378' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1930 [1/1] (0.00ns)   --->   "%sext_ln215_379 = sext i24 %temp_a1_int8_62_V to i25" [src/modules.hpp:154]   --->   Operation 1930 'sext' 'sext_ln215_379' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1931 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_188)   --->   "%add_ln1353_188 = add nsw i25 %sext_ln215_379, %sext_ln215_378" [src/modules.hpp:154]   --->   Operation 1931 'add' 'add_ln1353_188' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1932 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_188)   --->   "%sext_ln68_62 = sext i25 %add_ln1353_188 to i32" [src/modules.hpp:154]   --->   Operation 1932 'sext' 'sext_ln68_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1933 [1/1] (0.39ns)   --->   "%select_ln215_188 = select i1 %j, i8 %temp_b_int8_62_1_V_42, i8 %temp_b_int8_62_1_V_41" [src/modules.hpp:154]   --->   Operation 1933 'select' 'select_ln215_188' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln68_255 = sext i8 %select_ln215_188 to i32" [src/modules.hpp:154]   --->   Operation 1934 'sext' 'sext_ln68_255' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1935 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_188 = mul i32 %sext_ln68_62, %sext_ln68_255" [src/modules.hpp:154]   --->   Operation 1935 'mul' 'mul_ln68_188' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1936 [1/1] (0.00ns)   --->   "%trunc_ln647_344 = trunc i32 %mul_ln68_188 to i16" [src/modules.hpp:155]   --->   Operation 1936 'trunc' 'trunc_ln647_344' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1937 [1/1] (0.00ns)   --->   "%p_Result_64_62 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_188, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1937 'partselect' 'p_Result_64_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_647 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_188, i32 15)" [src/modules.hpp:156]   --->   Operation 1938 'bitselect' 'tmp_647' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln78_188 = zext i1 %tmp_647 to i16" [src/modules.hpp:156]   --->   Operation 1939 'zext' 'zext_ln78_188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1940 [1/1] (0.85ns)   --->   "%add_ln78_62 = add i16 %p_Result_64_62, %zext_ln78_188" [src/modules.hpp:156]   --->   Operation 1940 'add' 'add_ln78_62' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln215_380 = sext i24 %temp_a2_int8_63_V to i25" [src/modules.hpp:154]   --->   Operation 1941 'sext' 'sext_ln215_380' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln215_381 = sext i24 %temp_a1_int8_63_V to i25" [src/modules.hpp:154]   --->   Operation 1942 'sext' 'sext_ln215_381' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1943 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_189)   --->   "%add_ln1353_189 = add nsw i25 %sext_ln215_381, %sext_ln215_380" [src/modules.hpp:154]   --->   Operation 1943 'add' 'add_ln1353_189' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1944 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_189)   --->   "%sext_ln68_63 = sext i25 %add_ln1353_189 to i32" [src/modules.hpp:154]   --->   Operation 1944 'sext' 'sext_ln68_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1945 [1/1] (0.39ns)   --->   "%select_ln215_189 = select i1 %j, i8 %temp_b_int8_63_1_V_42, i8 %temp_b_int8_63_1_V_41" [src/modules.hpp:154]   --->   Operation 1945 'select' 'select_ln215_189' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 1946 [1/1] (0.00ns)   --->   "%sext_ln68_256 = sext i8 %select_ln215_189 to i32" [src/modules.hpp:154]   --->   Operation 1946 'sext' 'sext_ln68_256' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1947 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_189 = mul i32 %sext_ln68_63, %sext_ln68_256" [src/modules.hpp:154]   --->   Operation 1947 'mul' 'mul_ln68_189' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 1948 [1/1] (0.00ns)   --->   "%trunc_ln647_345 = trunc i32 %mul_ln68_189 to i16" [src/modules.hpp:155]   --->   Operation 1948 'trunc' 'trunc_ln647_345' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1949 [1/1] (0.00ns)   --->   "%p_Result_64_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_189, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 1949 'partselect' 'p_Result_64_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1950 [1/1] (0.00ns)   --->   "%tmp_648 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_189, i32 15)" [src/modules.hpp:156]   --->   Operation 1950 'bitselect' 'tmp_648' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1951 [1/1] (0.00ns)   --->   "%zext_ln78_189 = zext i1 %tmp_648 to i16" [src/modules.hpp:156]   --->   Operation 1951 'zext' 'zext_ln78_189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1952 [1/1] (0.85ns)   --->   "%add_ln78 = add i16 %p_Result_64_s, %zext_ln78_189" [src/modules.hpp:156]   --->   Operation 1952 'add' 'add_ln78' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1953 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i16 %temp_c1_int8_0_V to i17" [src/modules.hpp:165]   --->   Operation 1953 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1954 [1/1] (0.00ns)   --->   "%sext_ln700_280 = sext i16 %temp_c1_int8_1_V to i17" [src/modules.hpp:164]   --->   Operation 1954 'sext' 'sext_ln700_280' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1955 [1/1] (0.85ns)   --->   "%add_ln700 = add i17 %sext_ln700, %sext_ln700_280" [src/modules.hpp:164]   --->   Operation 1955 'add' 'add_ln700' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln700_446 = sext i16 %temp_c1_int8_2_V to i17" [src/modules.hpp:165]   --->   Operation 1956 'sext' 'sext_ln700_446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln700_448 = sext i16 %temp_c1_int8_3_V to i17" [src/modules.hpp:164]   --->   Operation 1957 'sext' 'sext_ln700_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1958 [1/1] (0.85ns)   --->   "%add_ln700_258 = add i17 %sext_ln700_446, %sext_ln700_448" [src/modules.hpp:164]   --->   Operation 1958 'add' 'add_ln700_258' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1959 [1/1] (0.00ns)   --->   "%sext_ln700_454 = sext i16 %temp_c1_int8_6_V to i17" [src/modules.hpp:165]   --->   Operation 1959 'sext' 'sext_ln700_454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln700_456 = sext i16 %temp_c1_int8_7_V to i17" [src/modules.hpp:164]   --->   Operation 1960 'sext' 'sext_ln700_456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1961 [1/1] (0.85ns)   --->   "%add_ln700_263 = add i17 %sext_ln700_454, %sext_ln700_456" [src/modules.hpp:164]   --->   Operation 1961 'add' 'add_ln700_263' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln700_462 = sext i16 %temp_c1_int8_9_V to i17" [src/modules.hpp:165]   --->   Operation 1962 'sext' 'sext_ln700_462' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1963 [1/1] (0.00ns)   --->   "%sext_ln700_464 = sext i16 %temp_c1_int8_10_V to i17" [src/modules.hpp:165]   --->   Operation 1963 'sext' 'sext_ln700_464' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln700_466 = sext i16 %temp_c1_int8_11_V to i17" [src/modules.hpp:165]   --->   Operation 1964 'sext' 'sext_ln700_466' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln700_468 = sext i16 %temp_c1_int8_12_V to i17" [src/modules.hpp:165]   --->   Operation 1965 'sext' 'sext_ln700_468' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln700_472 = sext i16 %temp_c1_int8_14_V to i17" [src/modules.hpp:165]   --->   Operation 1966 'sext' 'sext_ln700_472' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1967 [1/1] (0.00ns)   --->   "%sext_ln700_474 = sext i16 %temp_c1_int8_15_V to i17" [src/modules.hpp:164]   --->   Operation 1967 'sext' 'sext_ln700_474' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1968 [1/1] (0.85ns)   --->   "%add_ln700_271 = add i17 %sext_ln700_462, %sext_ln700_464" [src/modules.hpp:164]   --->   Operation 1968 'add' 'add_ln700_271' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1969 [1/1] (0.85ns)   --->   "%add_ln700_273 = add i17 %sext_ln700_466, %sext_ln700_468" [src/modules.hpp:164]   --->   Operation 1969 'add' 'add_ln700_273' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1970 [1/1] (0.85ns)   --->   "%add_ln700_274 = add i17 %sext_ln700_472, %sext_ln700_474" [src/modules.hpp:164]   --->   Operation 1970 'add' 'add_ln700_274' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1971 [1/1] (0.00ns)   --->   "%sext_ln700_486 = sext i16 %temp_c1_int8_17_V to i17" [src/modules.hpp:165]   --->   Operation 1971 'sext' 'sext_ln700_486' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln700_488 = sext i16 %temp_c1_int8_18_V to i17" [src/modules.hpp:165]   --->   Operation 1972 'sext' 'sext_ln700_488' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln700_490 = sext i16 %temp_c1_int8_19_V to i17" [src/modules.hpp:165]   --->   Operation 1973 'sext' 'sext_ln700_490' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1974 [1/1] (0.00ns)   --->   "%sext_ln700_492 = sext i16 %temp_c1_int8_20_V to i17" [src/modules.hpp:165]   --->   Operation 1974 'sext' 'sext_ln700_492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1975 [1/1] (0.00ns)   --->   "%sext_ln700_494 = sext i16 %temp_c1_int8_21_V to i17" [src/modules.hpp:165]   --->   Operation 1975 'sext' 'sext_ln700_494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln700_496 = sext i16 %temp_c1_int8_22_V to i17" [src/modules.hpp:165]   --->   Operation 1976 'sext' 'sext_ln700_496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln700_498 = sext i16 %temp_c1_int8_23_V to i17" [src/modules.hpp:165]   --->   Operation 1977 'sext' 'sext_ln700_498' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln700_500 = sext i16 %temp_c1_int8_24_V to i17" [src/modules.hpp:165]   --->   Operation 1978 'sext' 'sext_ln700_500' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln700_502 = sext i16 %trunc_ln647_307 to i17" [src/modules.hpp:165]   --->   Operation 1979 'sext' 'sext_ln700_502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1980 [1/1] (0.00ns)   --->   "%sext_ln700_504 = sext i16 %trunc_ln647_308 to i17" [src/modules.hpp:165]   --->   Operation 1980 'sext' 'sext_ln700_504' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln700_506 = sext i16 %trunc_ln647_309 to i17" [src/modules.hpp:165]   --->   Operation 1981 'sext' 'sext_ln700_506' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1982 [1/1] (0.00ns)   --->   "%sext_ln700_508 = sext i16 %trunc_ln647_310 to i17" [src/modules.hpp:165]   --->   Operation 1982 'sext' 'sext_ln700_508' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1983 [1/1] (0.00ns)   --->   "%sext_ln700_512 = sext i16 %trunc_ln647_312 to i17" [src/modules.hpp:165]   --->   Operation 1983 'sext' 'sext_ln700_512' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln700_514 = sext i16 %trunc_ln647_313 to i17" [src/modules.hpp:164]   --->   Operation 1984 'sext' 'sext_ln700_514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1985 [1/1] (0.85ns)   --->   "%add_ln700_287 = add i17 %sext_ln700_486, %sext_ln700_488" [src/modules.hpp:164]   --->   Operation 1985 'add' 'add_ln700_287' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1986 [1/1] (0.85ns)   --->   "%add_ln700_289 = add i17 %sext_ln700_490, %sext_ln700_492" [src/modules.hpp:164]   --->   Operation 1986 'add' 'add_ln700_289' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1987 [1/1] (0.85ns)   --->   "%add_ln700_290 = add i17 %sext_ln700_494, %sext_ln700_496" [src/modules.hpp:164]   --->   Operation 1987 'add' 'add_ln700_290' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1988 [1/1] (0.85ns)   --->   "%add_ln700_293 = add i17 %sext_ln700_498, %sext_ln700_500" [src/modules.hpp:164]   --->   Operation 1988 'add' 'add_ln700_293' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1989 [1/1] (0.85ns)   --->   "%add_ln700_294 = add i17 %sext_ln700_502, %sext_ln700_504" [src/modules.hpp:164]   --->   Operation 1989 'add' 'add_ln700_294' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1990 [1/1] (0.85ns)   --->   "%add_ln700_296 = add i17 %sext_ln700_506, %sext_ln700_508" [src/modules.hpp:164]   --->   Operation 1990 'add' 'add_ln700_296' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1991 [1/1] (0.85ns)   --->   "%add_ln700_297 = add i17 %sext_ln700_512, %sext_ln700_514" [src/modules.hpp:164]   --->   Operation 1991 'add' 'add_ln700_297' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln700_540 = sext i16 %trunc_ln647_315 to i17" [src/modules.hpp:165]   --->   Operation 1992 'sext' 'sext_ln700_540' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln700_542 = sext i16 %trunc_ln647_316 to i17" [src/modules.hpp:165]   --->   Operation 1993 'sext' 'sext_ln700_542' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln700_544 = sext i16 %trunc_ln647_317 to i17" [src/modules.hpp:165]   --->   Operation 1994 'sext' 'sext_ln700_544' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1995 [1/1] (0.00ns)   --->   "%sext_ln700_546 = sext i16 %trunc_ln647_318 to i17" [src/modules.hpp:165]   --->   Operation 1995 'sext' 'sext_ln700_546' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1996 [1/1] (0.00ns)   --->   "%sext_ln700_548 = sext i16 %trunc_ln647_319 to i17" [src/modules.hpp:165]   --->   Operation 1996 'sext' 'sext_ln700_548' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln700_550 = sext i16 %trunc_ln647_320 to i17" [src/modules.hpp:165]   --->   Operation 1997 'sext' 'sext_ln700_550' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln700_552 = sext i16 %trunc_ln647_321 to i17" [src/modules.hpp:165]   --->   Operation 1998 'sext' 'sext_ln700_552' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln700_554 = sext i16 %trunc_ln647_322 to i17" [src/modules.hpp:165]   --->   Operation 1999 'sext' 'sext_ln700_554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln700_556 = sext i16 %trunc_ln647_323 to i17" [src/modules.hpp:165]   --->   Operation 2000 'sext' 'sext_ln700_556' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln700_558 = sext i16 %trunc_ln647_324 to i17" [src/modules.hpp:165]   --->   Operation 2001 'sext' 'sext_ln700_558' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2002 [1/1] (0.00ns)   --->   "%sext_ln700_560 = sext i16 %trunc_ln647_325 to i17" [src/modules.hpp:165]   --->   Operation 2002 'sext' 'sext_ln700_560' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln700_562 = sext i16 %trunc_ln647_326 to i17" [src/modules.hpp:165]   --->   Operation 2003 'sext' 'sext_ln700_562' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln700_564 = sext i16 %trunc_ln647_327 to i17" [src/modules.hpp:165]   --->   Operation 2004 'sext' 'sext_ln700_564' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln700_566 = sext i16 %trunc_ln647_328 to i17" [src/modules.hpp:165]   --->   Operation 2005 'sext' 'sext_ln700_566' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2006 [1/1] (0.00ns)   --->   "%sext_ln700_568 = sext i16 %trunc_ln647_329 to i17" [src/modules.hpp:165]   --->   Operation 2006 'sext' 'sext_ln700_568' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln700_570 = sext i16 %trunc_ln647_330 to i17" [src/modules.hpp:165]   --->   Operation 2007 'sext' 'sext_ln700_570' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln700_572 = sext i16 %trunc_ln647_331 to i17" [src/modules.hpp:165]   --->   Operation 2008 'sext' 'sext_ln700_572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln700_574 = sext i16 %trunc_ln647_332 to i17" [src/modules.hpp:165]   --->   Operation 2009 'sext' 'sext_ln700_574' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln700_576 = sext i16 %trunc_ln647_333 to i17" [src/modules.hpp:165]   --->   Operation 2010 'sext' 'sext_ln700_576' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln700_578 = sext i16 %trunc_ln647_334 to i17" [src/modules.hpp:165]   --->   Operation 2011 'sext' 'sext_ln700_578' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2012 [1/1] (0.00ns)   --->   "%sext_ln700_580 = sext i16 %trunc_ln647_335 to i17" [src/modules.hpp:165]   --->   Operation 2012 'sext' 'sext_ln700_580' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln700_582 = sext i16 %trunc_ln647_336 to i17" [src/modules.hpp:165]   --->   Operation 2013 'sext' 'sext_ln700_582' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln700_584 = sext i16 %trunc_ln647_337 to i17" [src/modules.hpp:165]   --->   Operation 2014 'sext' 'sext_ln700_584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2015 [1/1] (0.00ns)   --->   "%sext_ln700_586 = sext i16 %trunc_ln647_338 to i17" [src/modules.hpp:165]   --->   Operation 2015 'sext' 'sext_ln700_586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln700_588 = sext i16 %trunc_ln647_339 to i17" [src/modules.hpp:165]   --->   Operation 2016 'sext' 'sext_ln700_588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln700_590 = sext i16 %trunc_ln647_340 to i17" [src/modules.hpp:165]   --->   Operation 2017 'sext' 'sext_ln700_590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2018 [1/1] (0.00ns)   --->   "%sext_ln700_592 = sext i16 %trunc_ln647_341 to i17" [src/modules.hpp:165]   --->   Operation 2018 'sext' 'sext_ln700_592' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln700_594 = sext i16 %trunc_ln647_342 to i17" [src/modules.hpp:165]   --->   Operation 2019 'sext' 'sext_ln700_594' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln700_598 = sext i16 %trunc_ln647_344 to i17" [src/modules.hpp:165]   --->   Operation 2020 'sext' 'sext_ln700_598' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2021 [1/1] (0.00ns)   --->   "%sext_ln700_600 = sext i16 %trunc_ln647_345 to i17" [src/modules.hpp:164]   --->   Operation 2021 'sext' 'sext_ln700_600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2022 [1/1] (0.85ns)   --->   "%add_ln700_319 = add i17 %sext_ln700_540, %sext_ln700_542" [src/modules.hpp:164]   --->   Operation 2022 'add' 'add_ln700_319' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2023 [1/1] (0.85ns)   --->   "%add_ln700_321 = add i17 %sext_ln700_544, %sext_ln700_546" [src/modules.hpp:164]   --->   Operation 2023 'add' 'add_ln700_321' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2024 [1/1] (0.85ns)   --->   "%add_ln700_322 = add i17 %sext_ln700_548, %sext_ln700_550" [src/modules.hpp:164]   --->   Operation 2024 'add' 'add_ln700_322' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2025 [1/1] (0.85ns)   --->   "%add_ln700_325 = add i17 %sext_ln700_552, %sext_ln700_554" [src/modules.hpp:164]   --->   Operation 2025 'add' 'add_ln700_325' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2026 [1/1] (0.85ns)   --->   "%add_ln700_326 = add i17 %sext_ln700_556, %sext_ln700_558" [src/modules.hpp:164]   --->   Operation 2026 'add' 'add_ln700_326' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2027 [1/1] (0.85ns)   --->   "%add_ln700_328 = add i17 %sext_ln700_560, %sext_ln700_562" [src/modules.hpp:164]   --->   Operation 2027 'add' 'add_ln700_328' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2028 [1/1] (0.85ns)   --->   "%add_ln700_329 = add i17 %sext_ln700_564, %sext_ln700_566" [src/modules.hpp:164]   --->   Operation 2028 'add' 'add_ln700_329' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2029 [1/1] (0.85ns)   --->   "%add_ln700_333 = add i17 %sext_ln700_568, %sext_ln700_570" [src/modules.hpp:164]   --->   Operation 2029 'add' 'add_ln700_333' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2030 [1/1] (0.85ns)   --->   "%add_ln700_334 = add i17 %sext_ln700_572, %sext_ln700_574" [src/modules.hpp:164]   --->   Operation 2030 'add' 'add_ln700_334' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2031 [1/1] (0.85ns)   --->   "%add_ln700_336 = add i17 %sext_ln700_576, %sext_ln700_578" [src/modules.hpp:164]   --->   Operation 2031 'add' 'add_ln700_336' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2032 [1/1] (0.85ns)   --->   "%add_ln700_337 = add i17 %sext_ln700_580, %sext_ln700_582" [src/modules.hpp:164]   --->   Operation 2032 'add' 'add_ln700_337' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2033 [1/1] (0.85ns)   --->   "%add_ln700_340 = add i17 %sext_ln700_584, %sext_ln700_586" [src/modules.hpp:164]   --->   Operation 2033 'add' 'add_ln700_340' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2034 [1/1] (0.85ns)   --->   "%add_ln700_341 = add i17 %sext_ln700_588, %sext_ln700_590" [src/modules.hpp:164]   --->   Operation 2034 'add' 'add_ln700_341' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2035 [1/1] (0.85ns)   --->   "%add_ln700_343 = add i17 %sext_ln700_592, %sext_ln700_594" [src/modules.hpp:164]   --->   Operation 2035 'add' 'add_ln700_343' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2036 [1/1] (0.85ns)   --->   "%add_ln700_344 = add i17 %sext_ln700_598, %sext_ln700_600" [src/modules.hpp:164]   --->   Operation 2036 'add' 'add_ln700_344' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2037 [1/1] (0.00ns)   --->   "br i1 %j, label %3, label %hls_label_9_end" [src/modules.hpp:171]   --->   Operation 2037 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.36>
ST_5 : Operation 2038 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @Loop_1_L_str)"   --->   Operation 2038 'specloopname' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2039 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 3145728, i64 24576)"   --->   Operation 2039 'speclooptripcount' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2040 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:108]   --->   Operation 2040 'specpipeline' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2041 [1/1] (0.00ns)   --->   "%p_Result_31_16 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %p_Result_52_16)" [src/modules.hpp:128]   --->   Operation 2041 'bitconcatenate' 'p_Result_31_16' <Predicate = (!icmp_ln105 & !tmp_536)> <Delay = 0.00>
ST_5 : Operation 2042 [1/1] (0.00ns)   --->   "%p_Result_32_16 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %p_Result_52_16)" [src/modules.hpp:125]   --->   Operation 2042 'bitconcatenate' 'p_Result_32_16' <Predicate = (!icmp_ln105 & tmp_536)> <Delay = 0.00>
ST_5 : Operation 2043 [1/1] (0.32ns)   --->   "%temp_a1_int8_16_V = select i1 %tmp_536, i24 %p_Result_32_16, i24 %p_Result_31_16" [src/modules.hpp:124]   --->   Operation 2043 'select' 'temp_a1_int8_16_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2044 [1/1] (0.00ns)   --->   "%temp_a2_int8_16_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %p_Result_54_16, i16 0)" [src/modules.hpp:132]   --->   Operation 2044 'bitconcatenate' 'temp_a2_int8_16_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2045 [1/1] (0.00ns)   --->   "%p_Result_31_32 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 0, i8 %trunc_ln647_278)" [src/modules.hpp:128]   --->   Operation 2045 'bitconcatenate' 'p_Result_31_32' <Predicate = (!icmp_ln105 & !tmp_552)> <Delay = 0.00>
ST_5 : Operation 2046 [1/1] (0.00ns)   --->   "%p_Result_32_32 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 -1, i8 %trunc_ln647_278)" [src/modules.hpp:125]   --->   Operation 2046 'bitconcatenate' 'p_Result_32_32' <Predicate = (!icmp_ln105 & tmp_552)> <Delay = 0.00>
ST_5 : Operation 2047 [1/1] (0.32ns)   --->   "%temp_a1_int8_32_V = select i1 %tmp_552, i24 %p_Result_32_32, i24 %p_Result_31_32" [src/modules.hpp:124]   --->   Operation 2047 'select' 'temp_a1_int8_32_V' <Predicate = (!icmp_ln105)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 2048 [1/1] (0.00ns)   --->   "%temp_a2_int8_32_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i16(i8 %trunc_ln647_279, i16 0)" [src/modules.hpp:132]   --->   Operation 2048 'bitconcatenate' 'temp_a2_int8_32_V' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_5 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln215_286 = sext i24 %temp_a2_int8_16_V to i25" [src/modules.hpp:154]   --->   Operation 2049 'sext' 'sext_ln215_286' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln215_287 = sext i24 %temp_a1_int8_16_V to i25" [src/modules.hpp:154]   --->   Operation 2050 'sext' 'sext_ln215_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2051 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_142)   --->   "%add_ln1353_142 = add nsw i25 %sext_ln215_287, %sext_ln215_286" [src/modules.hpp:154]   --->   Operation 2051 'add' 'add_ln1353_142' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2052 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_142)   --->   "%sext_ln68_16 = sext i25 %add_ln1353_142 to i32" [src/modules.hpp:154]   --->   Operation 2052 'sext' 'sext_ln68_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln68_209 = sext i8 %select_ln215_142 to i32" [src/modules.hpp:154]   --->   Operation 2053 'sext' 'sext_ln68_209' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2054 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_142 = mul i32 %sext_ln68_16, %sext_ln68_209" [src/modules.hpp:154]   --->   Operation 2054 'mul' 'mul_ln68_142' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2055 [1/1] (0.00ns)   --->   "%temp_c1_int8_16_V = trunc i32 %mul_ln68_142 to i16" [src/modules.hpp:155]   --->   Operation 2055 'trunc' 'temp_c1_int8_16_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2056 [1/1] (0.00ns)   --->   "%p_Result_64_16 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_142, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 2056 'partselect' 'p_Result_64_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2057 [1/1] (0.00ns)   --->   "%tmp_601 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_142, i32 15)" [src/modules.hpp:156]   --->   Operation 2057 'bitselect' 'tmp_601' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2058 [1/1] (0.00ns)   --->   "%zext_ln78_142 = zext i1 %tmp_601 to i16" [src/modules.hpp:156]   --->   Operation 2058 'zext' 'zext_ln78_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2059 [1/1] (0.85ns)   --->   "%temp_c2_int8_16_V = add i16 %p_Result_64_16, %zext_ln78_142" [src/modules.hpp:156]   --->   Operation 2059 'add' 'temp_c2_int8_16_V' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2060 [1/1] (0.00ns)   --->   "%sext_ln215_318 = sext i24 %temp_a2_int8_32_V to i25" [src/modules.hpp:154]   --->   Operation 2060 'sext' 'sext_ln215_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln215_319 = sext i24 %temp_a1_int8_32_V to i25" [src/modules.hpp:154]   --->   Operation 2061 'sext' 'sext_ln215_319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2062 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_158)   --->   "%add_ln1353_158 = add nsw i25 %sext_ln215_319, %sext_ln215_318" [src/modules.hpp:154]   --->   Operation 2062 'add' 'add_ln1353_158' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2063 [1/1] (0.00ns) (grouped into DSP with root node mul_ln68_158)   --->   "%sext_ln68_32 = sext i25 %add_ln1353_158 to i32" [src/modules.hpp:154]   --->   Operation 2063 'sext' 'sext_ln68_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2064 [1/1] (0.00ns)   --->   "%sext_ln68_225 = sext i8 %select_ln215_158 to i32" [src/modules.hpp:154]   --->   Operation 2064 'sext' 'sext_ln68_225' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2065 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln68_158 = mul i32 %sext_ln68_32, %sext_ln68_225" [src/modules.hpp:154]   --->   Operation 2065 'mul' 'mul_ln68_158' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2066 [1/1] (0.00ns)   --->   "%trunc_ln647_314 = trunc i32 %mul_ln68_158 to i16" [src/modules.hpp:155]   --->   Operation 2066 'trunc' 'trunc_ln647_314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2067 [1/1] (0.00ns)   --->   "%p_Result_64_32 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln68_158, i32 16, i32 31)" [src/modules.hpp:156]   --->   Operation 2067 'partselect' 'p_Result_64_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2068 [1/1] (0.00ns)   --->   "%tmp_617 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln68_158, i32 15)" [src/modules.hpp:156]   --->   Operation 2068 'bitselect' 'tmp_617' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2069 [1/1] (0.00ns)   --->   "%zext_ln78_158 = zext i1 %tmp_617 to i16" [src/modules.hpp:156]   --->   Operation 2069 'zext' 'zext_ln78_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2070 [1/1] (0.85ns)   --->   "%add_ln78_32 = add i16 %p_Result_64_32, %zext_ln78_158" [src/modules.hpp:156]   --->   Operation 2070 'add' 'add_ln78_32' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln700_279 = sext i16 %temp_c2_int8_0_V to i17" [src/modules.hpp:164]   --->   Operation 2071 'sext' 'sext_ln700_279' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2072 [1/1] (0.00ns)   --->   "%sext_ln700_281 = sext i17 %add_ln700 to i18" [src/modules.hpp:164]   --->   Operation 2072 'sext' 'sext_ln700_281' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2073 [1/1] (0.00ns)   --->   "%sext_ln700_282 = sext i16 %temp_c2_int8_1_V to i17" [src/modules.hpp:165]   --->   Operation 2073 'sext' 'sext_ln700_282' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2074 [1/1] (0.85ns)   --->   "%add_ln700_257 = add i17 %sext_ln700_279, %sext_ln700_282" [src/modules.hpp:165]   --->   Operation 2074 'add' 'add_ln700_257' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln700_283 = sext i17 %add_ln700_257 to i18" [src/modules.hpp:165]   --->   Operation 2075 'sext' 'sext_ln700_283' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln700_447 = sext i16 %temp_c2_int8_2_V to i17" [src/modules.hpp:164]   --->   Operation 2076 'sext' 'sext_ln700_447' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln700_449 = sext i17 %add_ln700_258 to i18" [src/modules.hpp:164]   --->   Operation 2077 'sext' 'sext_ln700_449' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2078 [1/1] (0.86ns)   --->   "%add_ln700_259 = add i18 %sext_ln700_449, %sext_ln700_281" [src/modules.hpp:164]   --->   Operation 2078 'add' 'add_ln700_259' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2079 [1/1] (0.00ns)   --->   "%sext_ln700_287 = sext i18 %add_ln700_259 to i19" [src/modules.hpp:164]   --->   Operation 2079 'sext' 'sext_ln700_287' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2080 [1/1] (0.00ns)   --->   "%sext_ln700_450 = sext i16 %temp_c2_int8_3_V to i17" [src/modules.hpp:165]   --->   Operation 2080 'sext' 'sext_ln700_450' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2081 [1/1] (0.85ns)   --->   "%add_ln700_260 = add i17 %sext_ln700_447, %sext_ln700_450" [src/modules.hpp:165]   --->   Operation 2081 'add' 'add_ln700_260' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2082 [1/1] (0.00ns)   --->   "%sext_ln700_451 = sext i17 %add_ln700_260 to i18" [src/modules.hpp:165]   --->   Operation 2082 'sext' 'sext_ln700_451' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2083 [1/1] (0.86ns)   --->   "%add_ln700_261 = add i18 %sext_ln700_451, %sext_ln700_283" [src/modules.hpp:165]   --->   Operation 2083 'add' 'add_ln700_261' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln700_289 = sext i18 %add_ln700_261 to i19" [src/modules.hpp:165]   --->   Operation 2084 'sext' 'sext_ln700_289' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2085 [1/1] (0.00ns)   --->   "%sext_ln700_290 = sext i16 %temp_c1_int8_4_V to i19" [src/modules.hpp:164]   --->   Operation 2085 'sext' 'sext_ln700_290' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln700_291 = sext i16 %temp_c2_int8_4_V to i19" [src/modules.hpp:165]   --->   Operation 2086 'sext' 'sext_ln700_291' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2087 [1/1] (0.00ns)   --->   "%sext_ln700_452 = sext i16 %temp_c1_int8_5_V to i18" [src/modules.hpp:165]   --->   Operation 2087 'sext' 'sext_ln700_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2088 [1/1] (0.00ns)   --->   "%sext_ln700_453 = sext i16 %temp_c2_int8_5_V to i18" [src/modules.hpp:164]   --->   Operation 2088 'sext' 'sext_ln700_453' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln700_455 = sext i16 %temp_c2_int8_6_V to i17" [src/modules.hpp:164]   --->   Operation 2089 'sext' 'sext_ln700_455' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2090 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_262 = add i19 %sext_ln700_287, %sext_ln700_290" [src/modules.hpp:164]   --->   Operation 2090 'add' 'add_ln700_262' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2091 [1/1] (0.00ns)   --->   "%sext_ln700_457 = sext i17 %add_ln700_263 to i18" [src/modules.hpp:164]   --->   Operation 2091 'sext' 'sext_ln700_457' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2092 [1/1] (0.86ns)   --->   "%add_ln700_264 = add i18 %sext_ln700_457, %sext_ln700_452" [src/modules.hpp:164]   --->   Operation 2092 'add' 'add_ln700_264' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln700_458 = sext i18 %add_ln700_264 to i19" [src/modules.hpp:164]   --->   Operation 2093 'sext' 'sext_ln700_458' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2094 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_265 = add i19 %sext_ln700_458, %add_ln700_262" [src/modules.hpp:164]   --->   Operation 2094 'add' 'add_ln700_265' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2095 [1/1] (0.00ns)   --->   "%sext_ln700_297 = sext i19 %add_ln700_265 to i20" [src/modules.hpp:164]   --->   Operation 2095 'sext' 'sext_ln700_297' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln700_459 = sext i16 %temp_c2_int8_7_V to i17" [src/modules.hpp:165]   --->   Operation 2096 'sext' 'sext_ln700_459' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_266 = add i19 %sext_ln700_289, %sext_ln700_291" [src/modules.hpp:165]   --->   Operation 2097 'add' 'add_ln700_266' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2098 [1/1] (0.85ns)   --->   "%add_ln700_267 = add i17 %sext_ln700_455, %sext_ln700_459" [src/modules.hpp:165]   --->   Operation 2098 'add' 'add_ln700_267' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2099 [1/1] (0.00ns)   --->   "%sext_ln700_460 = sext i17 %add_ln700_267 to i18" [src/modules.hpp:165]   --->   Operation 2099 'sext' 'sext_ln700_460' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2100 [1/1] (0.86ns)   --->   "%add_ln700_268 = add i18 %sext_ln700_460, %sext_ln700_453" [src/modules.hpp:165]   --->   Operation 2100 'add' 'add_ln700_268' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln700_461 = sext i18 %add_ln700_268 to i19" [src/modules.hpp:165]   --->   Operation 2101 'sext' 'sext_ln700_461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2102 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_269 = add i19 %sext_ln700_461, %add_ln700_266" [src/modules.hpp:165]   --->   Operation 2102 'add' 'add_ln700_269' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln700_299 = sext i19 %add_ln700_269 to i20" [src/modules.hpp:165]   --->   Operation 2103 'sext' 'sext_ln700_299' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln700_300 = sext i16 %temp_c1_int8_8_V to i20" [src/modules.hpp:164]   --->   Operation 2104 'sext' 'sext_ln700_300' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln700_301 = sext i16 %temp_c2_int8_8_V to i20" [src/modules.hpp:165]   --->   Operation 2105 'sext' 'sext_ln700_301' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2106 [1/1] (0.00ns)   --->   "%sext_ln700_463 = sext i16 %temp_c2_int8_9_V to i17" [src/modules.hpp:164]   --->   Operation 2106 'sext' 'sext_ln700_463' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln700_465 = sext i16 %temp_c2_int8_10_V to i17" [src/modules.hpp:164]   --->   Operation 2107 'sext' 'sext_ln700_465' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2108 [1/1] (0.00ns)   --->   "%sext_ln700_467 = sext i16 %temp_c2_int8_11_V to i17" [src/modules.hpp:164]   --->   Operation 2108 'sext' 'sext_ln700_467' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln700_469 = sext i16 %temp_c2_int8_12_V to i17" [src/modules.hpp:164]   --->   Operation 2109 'sext' 'sext_ln700_469' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln700_470 = sext i16 %temp_c1_int8_13_V to i18" [src/modules.hpp:165]   --->   Operation 2110 'sext' 'sext_ln700_470' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2111 [1/1] (0.00ns)   --->   "%sext_ln700_471 = sext i16 %temp_c2_int8_13_V to i18" [src/modules.hpp:164]   --->   Operation 2111 'sext' 'sext_ln700_471' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2112 [1/1] (0.00ns)   --->   "%sext_ln700_473 = sext i16 %temp_c2_int8_14_V to i17" [src/modules.hpp:164]   --->   Operation 2112 'sext' 'sext_ln700_473' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2113 [1/1] (0.88ns)   --->   "%add_ln700_270 = add i20 %sext_ln700_297, %sext_ln700_300" [src/modules.hpp:164]   --->   Operation 2113 'add' 'add_ln700_270' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln700_475 = sext i17 %add_ln700_271 to i20" [src/modules.hpp:164]   --->   Operation 2114 'sext' 'sext_ln700_475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_272 = add i20 %sext_ln700_475, %add_ln700_270" [src/modules.hpp:164]   --->   Operation 2115 'add' 'add_ln700_272' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln700_476 = sext i17 %add_ln700_273 to i19" [src/modules.hpp:164]   --->   Operation 2116 'sext' 'sext_ln700_476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2117 [1/1] (0.00ns)   --->   "%sext_ln700_477 = sext i17 %add_ln700_274 to i18" [src/modules.hpp:164]   --->   Operation 2117 'sext' 'sext_ln700_477' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2118 [1/1] (0.86ns)   --->   "%add_ln700_275 = add i18 %sext_ln700_477, %sext_ln700_470" [src/modules.hpp:164]   --->   Operation 2118 'add' 'add_ln700_275' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln700_478 = sext i18 %add_ln700_275 to i19" [src/modules.hpp:164]   --->   Operation 2119 'sext' 'sext_ln700_478' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2120 [1/1] (0.87ns)   --->   "%add_ln700_276 = add i19 %sext_ln700_478, %sext_ln700_476" [src/modules.hpp:164]   --->   Operation 2120 'add' 'add_ln700_276' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2121 [1/1] (0.00ns)   --->   "%sext_ln700_479 = sext i19 %add_ln700_276 to i20" [src/modules.hpp:164]   --->   Operation 2121 'sext' 'sext_ln700_479' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2122 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_277 = add i20 %sext_ln700_479, %add_ln700_272" [src/modules.hpp:164]   --->   Operation 2122 'add' 'add_ln700_277' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln700_315 = sext i20 %add_ln700_277 to i21" [src/modules.hpp:164]   --->   Operation 2123 'sext' 'sext_ln700_315' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2124 [1/1] (0.00ns)   --->   "%sext_ln700_480 = sext i16 %temp_c2_int8_15_V to i17" [src/modules.hpp:165]   --->   Operation 2124 'sext' 'sext_ln700_480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2125 [1/1] (0.88ns)   --->   "%add_ln700_278 = add i20 %sext_ln700_299, %sext_ln700_301" [src/modules.hpp:165]   --->   Operation 2125 'add' 'add_ln700_278' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2126 [1/1] (0.85ns)   --->   "%add_ln700_279 = add i17 %sext_ln700_463, %sext_ln700_465" [src/modules.hpp:165]   --->   Operation 2126 'add' 'add_ln700_279' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2127 [1/1] (0.00ns)   --->   "%sext_ln700_481 = sext i17 %add_ln700_279 to i20" [src/modules.hpp:165]   --->   Operation 2127 'sext' 'sext_ln700_481' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_280 = add i20 %sext_ln700_481, %add_ln700_278" [src/modules.hpp:165]   --->   Operation 2128 'add' 'add_ln700_280' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2129 [1/1] (0.85ns)   --->   "%add_ln700_281 = add i17 %sext_ln700_467, %sext_ln700_469" [src/modules.hpp:165]   --->   Operation 2129 'add' 'add_ln700_281' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln700_482 = sext i17 %add_ln700_281 to i19" [src/modules.hpp:165]   --->   Operation 2130 'sext' 'sext_ln700_482' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2131 [1/1] (0.85ns)   --->   "%add_ln700_282 = add i17 %sext_ln700_473, %sext_ln700_480" [src/modules.hpp:165]   --->   Operation 2131 'add' 'add_ln700_282' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2132 [1/1] (0.00ns)   --->   "%sext_ln700_483 = sext i17 %add_ln700_282 to i18" [src/modules.hpp:165]   --->   Operation 2132 'sext' 'sext_ln700_483' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2133 [1/1] (0.86ns)   --->   "%add_ln700_283 = add i18 %sext_ln700_483, %sext_ln700_471" [src/modules.hpp:165]   --->   Operation 2133 'add' 'add_ln700_283' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln700_484 = sext i18 %add_ln700_283 to i19" [src/modules.hpp:165]   --->   Operation 2134 'sext' 'sext_ln700_484' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2135 [1/1] (0.87ns)   --->   "%add_ln700_284 = add i19 %sext_ln700_484, %sext_ln700_482" [src/modules.hpp:165]   --->   Operation 2135 'add' 'add_ln700_284' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2136 [1/1] (0.00ns)   --->   "%sext_ln700_485 = sext i19 %add_ln700_284 to i20" [src/modules.hpp:165]   --->   Operation 2136 'sext' 'sext_ln700_485' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2137 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln700_285 = add i20 %sext_ln700_485, %add_ln700_280" [src/modules.hpp:165]   --->   Operation 2137 'add' 'add_ln700_285' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2138 [1/1] (0.00ns)   --->   "%sext_ln700_318 = sext i16 %temp_c1_int8_16_V to i21" [src/modules.hpp:164]   --->   Operation 2138 'sext' 'sext_ln700_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln700_487 = sext i16 %temp_c2_int8_17_V to i17" [src/modules.hpp:164]   --->   Operation 2139 'sext' 'sext_ln700_487' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln700_489 = sext i16 %temp_c2_int8_18_V to i17" [src/modules.hpp:164]   --->   Operation 2140 'sext' 'sext_ln700_489' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln700_491 = sext i16 %temp_c2_int8_19_V to i17" [src/modules.hpp:164]   --->   Operation 2141 'sext' 'sext_ln700_491' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln700_493 = sext i16 %temp_c2_int8_20_V to i17" [src/modules.hpp:164]   --->   Operation 2142 'sext' 'sext_ln700_493' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2143 [1/1] (0.00ns)   --->   "%sext_ln700_495 = sext i16 %temp_c2_int8_21_V to i17" [src/modules.hpp:164]   --->   Operation 2143 'sext' 'sext_ln700_495' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2144 [1/1] (0.00ns)   --->   "%sext_ln700_497 = sext i16 %temp_c2_int8_22_V to i17" [src/modules.hpp:164]   --->   Operation 2144 'sext' 'sext_ln700_497' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln700_499 = sext i16 %temp_c2_int8_23_V to i17" [src/modules.hpp:164]   --->   Operation 2145 'sext' 'sext_ln700_499' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln700_501 = sext i16 %temp_c2_int8_24_V to i17" [src/modules.hpp:164]   --->   Operation 2146 'sext' 'sext_ln700_501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln700_503 = sext i16 %add_ln78_25 to i17" [src/modules.hpp:164]   --->   Operation 2147 'sext' 'sext_ln700_503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2148 [1/1] (0.00ns)   --->   "%sext_ln700_505 = sext i16 %add_ln78_26 to i17" [src/modules.hpp:164]   --->   Operation 2148 'sext' 'sext_ln700_505' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2149 [1/1] (0.00ns)   --->   "%sext_ln700_507 = sext i16 %add_ln78_27 to i17" [src/modules.hpp:164]   --->   Operation 2149 'sext' 'sext_ln700_507' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2150 [1/1] (0.00ns)   --->   "%sext_ln700_509 = sext i16 %add_ln78_28 to i17" [src/modules.hpp:164]   --->   Operation 2150 'sext' 'sext_ln700_509' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2151 [1/1] (0.00ns)   --->   "%sext_ln700_510 = sext i16 %trunc_ln647_311 to i18" [src/modules.hpp:165]   --->   Operation 2151 'sext' 'sext_ln700_510' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln700_511 = sext i16 %add_ln78_29 to i18" [src/modules.hpp:164]   --->   Operation 2152 'sext' 'sext_ln700_511' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln700_513 = sext i16 %add_ln78_30 to i17" [src/modules.hpp:164]   --->   Operation 2153 'sext' 'sext_ln700_513' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_286 = add i21 %sext_ln700_315, %sext_ln700_318" [src/modules.hpp:164]   --->   Operation 2154 'add' 'add_ln700_286' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln700_515 = sext i17 %add_ln700_287 to i21" [src/modules.hpp:164]   --->   Operation 2155 'sext' 'sext_ln700_515' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2156 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_288 = add i21 %sext_ln700_515, %add_ln700_286" [src/modules.hpp:164]   --->   Operation 2156 'add' 'add_ln700_288' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln700_516 = sext i17 %add_ln700_289 to i18" [src/modules.hpp:164]   --->   Operation 2157 'sext' 'sext_ln700_516' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln700_517 = sext i17 %add_ln700_290 to i18" [src/modules.hpp:164]   --->   Operation 2158 'sext' 'sext_ln700_517' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2159 [1/1] (0.86ns)   --->   "%add_ln700_291 = add i18 %sext_ln700_517, %sext_ln700_516" [src/modules.hpp:164]   --->   Operation 2159 'add' 'add_ln700_291' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln700_519 = sext i17 %add_ln700_293 to i18" [src/modules.hpp:164]   --->   Operation 2160 'sext' 'sext_ln700_519' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2161 [1/1] (0.00ns)   --->   "%sext_ln700_520 = sext i17 %add_ln700_294 to i18" [src/modules.hpp:164]   --->   Operation 2161 'sext' 'sext_ln700_520' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2162 [1/1] (0.86ns)   --->   "%add_ln700_295 = add i18 %sext_ln700_520, %sext_ln700_519" [src/modules.hpp:164]   --->   Operation 2162 'add' 'add_ln700_295' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2163 [1/1] (0.00ns)   --->   "%sext_ln700_521 = sext i18 %add_ln700_295 to i20" [src/modules.hpp:164]   --->   Operation 2163 'sext' 'sext_ln700_521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2164 [1/1] (0.00ns)   --->   "%sext_ln700_522 = sext i17 %add_ln700_296 to i19" [src/modules.hpp:164]   --->   Operation 2164 'sext' 'sext_ln700_522' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln700_523 = sext i17 %add_ln700_297 to i18" [src/modules.hpp:164]   --->   Operation 2165 'sext' 'sext_ln700_523' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2166 [1/1] (0.86ns)   --->   "%add_ln700_298 = add i18 %sext_ln700_523, %sext_ln700_510" [src/modules.hpp:164]   --->   Operation 2166 'add' 'add_ln700_298' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2167 [1/1] (0.00ns)   --->   "%sext_ln700_524 = sext i18 %add_ln700_298 to i19" [src/modules.hpp:164]   --->   Operation 2167 'sext' 'sext_ln700_524' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2168 [1/1] (0.87ns)   --->   "%add_ln700_299 = add i19 %sext_ln700_524, %sext_ln700_522" [src/modules.hpp:164]   --->   Operation 2168 'add' 'add_ln700_299' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln700_525 = sext i19 %add_ln700_299 to i20" [src/modules.hpp:164]   --->   Operation 2169 'sext' 'sext_ln700_525' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2170 [1/1] (0.88ns)   --->   "%add_ln700_300 = add i20 %sext_ln700_525, %sext_ln700_521" [src/modules.hpp:164]   --->   Operation 2170 'add' 'add_ln700_300' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln700_527 = sext i16 %add_ln78_31 to i17" [src/modules.hpp:165]   --->   Operation 2171 'sext' 'sext_ln700_527' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2172 [1/1] (0.85ns)   --->   "%add_ln700_303 = add i17 %sext_ln700_487, %sext_ln700_489" [src/modules.hpp:165]   --->   Operation 2172 'add' 'add_ln700_303' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2173 [1/1] (0.85ns)   --->   "%add_ln700_305 = add i17 %sext_ln700_491, %sext_ln700_493" [src/modules.hpp:165]   --->   Operation 2173 'add' 'add_ln700_305' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln700_529 = sext i17 %add_ln700_305 to i18" [src/modules.hpp:165]   --->   Operation 2174 'sext' 'sext_ln700_529' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2175 [1/1] (0.85ns)   --->   "%add_ln700_306 = add i17 %sext_ln700_495, %sext_ln700_497" [src/modules.hpp:165]   --->   Operation 2175 'add' 'add_ln700_306' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln700_530 = sext i17 %add_ln700_306 to i18" [src/modules.hpp:165]   --->   Operation 2176 'sext' 'sext_ln700_530' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2177 [1/1] (0.86ns)   --->   "%add_ln700_307 = add i18 %sext_ln700_530, %sext_ln700_529" [src/modules.hpp:165]   --->   Operation 2177 'add' 'add_ln700_307' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2178 [1/1] (0.85ns)   --->   "%add_ln700_309 = add i17 %sext_ln700_499, %sext_ln700_501" [src/modules.hpp:165]   --->   Operation 2178 'add' 'add_ln700_309' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2179 [1/1] (0.00ns)   --->   "%sext_ln700_532 = sext i17 %add_ln700_309 to i18" [src/modules.hpp:165]   --->   Operation 2179 'sext' 'sext_ln700_532' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2180 [1/1] (0.85ns)   --->   "%add_ln700_310 = add i17 %sext_ln700_503, %sext_ln700_505" [src/modules.hpp:165]   --->   Operation 2180 'add' 'add_ln700_310' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2181 [1/1] (0.00ns)   --->   "%sext_ln700_533 = sext i17 %add_ln700_310 to i18" [src/modules.hpp:165]   --->   Operation 2181 'sext' 'sext_ln700_533' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2182 [1/1] (0.86ns)   --->   "%add_ln700_311 = add i18 %sext_ln700_533, %sext_ln700_532" [src/modules.hpp:165]   --->   Operation 2182 'add' 'add_ln700_311' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln700_534 = sext i18 %add_ln700_311 to i20" [src/modules.hpp:165]   --->   Operation 2183 'sext' 'sext_ln700_534' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2184 [1/1] (0.85ns)   --->   "%add_ln700_312 = add i17 %sext_ln700_507, %sext_ln700_509" [src/modules.hpp:165]   --->   Operation 2184 'add' 'add_ln700_312' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln700_535 = sext i17 %add_ln700_312 to i19" [src/modules.hpp:165]   --->   Operation 2185 'sext' 'sext_ln700_535' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2186 [1/1] (0.85ns)   --->   "%add_ln700_313 = add i17 %sext_ln700_513, %sext_ln700_527" [src/modules.hpp:165]   --->   Operation 2186 'add' 'add_ln700_313' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln700_536 = sext i17 %add_ln700_313 to i18" [src/modules.hpp:165]   --->   Operation 2187 'sext' 'sext_ln700_536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2188 [1/1] (0.86ns)   --->   "%add_ln700_314 = add i18 %sext_ln700_536, %sext_ln700_511" [src/modules.hpp:165]   --->   Operation 2188 'add' 'add_ln700_314' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln700_537 = sext i18 %add_ln700_314 to i19" [src/modules.hpp:165]   --->   Operation 2189 'sext' 'sext_ln700_537' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2190 [1/1] (0.87ns)   --->   "%add_ln700_315 = add i19 %sext_ln700_537, %sext_ln700_535" [src/modules.hpp:165]   --->   Operation 2190 'add' 'add_ln700_315' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2191 [1/1] (0.00ns)   --->   "%sext_ln700_538 = sext i19 %add_ln700_315 to i20" [src/modules.hpp:165]   --->   Operation 2191 'sext' 'sext_ln700_538' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2192 [1/1] (0.88ns)   --->   "%add_ln700_316 = add i20 %sext_ln700_538, %sext_ln700_534" [src/modules.hpp:165]   --->   Operation 2192 'add' 'add_ln700_316' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln700_541 = sext i16 %add_ln78_33 to i17" [src/modules.hpp:164]   --->   Operation 2193 'sext' 'sext_ln700_541' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln700_543 = sext i16 %add_ln78_34 to i17" [src/modules.hpp:164]   --->   Operation 2194 'sext' 'sext_ln700_543' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln700_545 = sext i16 %add_ln78_35 to i17" [src/modules.hpp:164]   --->   Operation 2195 'sext' 'sext_ln700_545' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln700_547 = sext i16 %add_ln78_36 to i17" [src/modules.hpp:164]   --->   Operation 2196 'sext' 'sext_ln700_547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln700_549 = sext i16 %add_ln78_37 to i17" [src/modules.hpp:164]   --->   Operation 2197 'sext' 'sext_ln700_549' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2198 [1/1] (0.00ns)   --->   "%sext_ln700_551 = sext i16 %add_ln78_38 to i17" [src/modules.hpp:164]   --->   Operation 2198 'sext' 'sext_ln700_551' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln700_553 = sext i16 %add_ln78_39 to i17" [src/modules.hpp:164]   --->   Operation 2199 'sext' 'sext_ln700_553' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln700_555 = sext i16 %add_ln78_40 to i17" [src/modules.hpp:164]   --->   Operation 2200 'sext' 'sext_ln700_555' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln700_557 = sext i16 %add_ln78_41 to i17" [src/modules.hpp:164]   --->   Operation 2201 'sext' 'sext_ln700_557' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln700_559 = sext i16 %add_ln78_42 to i17" [src/modules.hpp:164]   --->   Operation 2202 'sext' 'sext_ln700_559' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2203 [1/1] (0.00ns)   --->   "%sext_ln700_561 = sext i16 %add_ln78_43 to i17" [src/modules.hpp:164]   --->   Operation 2203 'sext' 'sext_ln700_561' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln700_563 = sext i16 %add_ln78_44 to i17" [src/modules.hpp:164]   --->   Operation 2204 'sext' 'sext_ln700_563' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2205 [1/1] (0.00ns)   --->   "%sext_ln700_565 = sext i16 %add_ln78_45 to i17" [src/modules.hpp:164]   --->   Operation 2205 'sext' 'sext_ln700_565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln700_567 = sext i16 %add_ln78_46 to i17" [src/modules.hpp:164]   --->   Operation 2206 'sext' 'sext_ln700_567' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2207 [1/1] (0.00ns)   --->   "%sext_ln700_569 = sext i16 %add_ln78_47 to i17" [src/modules.hpp:164]   --->   Operation 2207 'sext' 'sext_ln700_569' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2208 [1/1] (0.00ns)   --->   "%sext_ln700_571 = sext i16 %add_ln78_48 to i17" [src/modules.hpp:164]   --->   Operation 2208 'sext' 'sext_ln700_571' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln700_573 = sext i16 %add_ln78_49 to i17" [src/modules.hpp:164]   --->   Operation 2209 'sext' 'sext_ln700_573' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2210 [1/1] (0.00ns)   --->   "%sext_ln700_575 = sext i16 %add_ln78_50 to i17" [src/modules.hpp:164]   --->   Operation 2210 'sext' 'sext_ln700_575' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2211 [1/1] (0.00ns)   --->   "%sext_ln700_577 = sext i16 %add_ln78_51 to i17" [src/modules.hpp:164]   --->   Operation 2211 'sext' 'sext_ln700_577' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln700_579 = sext i16 %add_ln78_52 to i17" [src/modules.hpp:164]   --->   Operation 2212 'sext' 'sext_ln700_579' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2213 [1/1] (0.00ns)   --->   "%sext_ln700_581 = sext i16 %add_ln78_53 to i17" [src/modules.hpp:164]   --->   Operation 2213 'sext' 'sext_ln700_581' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2214 [1/1] (0.00ns)   --->   "%sext_ln700_583 = sext i16 %add_ln78_54 to i17" [src/modules.hpp:164]   --->   Operation 2214 'sext' 'sext_ln700_583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln700_585 = sext i16 %add_ln78_55 to i17" [src/modules.hpp:164]   --->   Operation 2215 'sext' 'sext_ln700_585' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln700_587 = sext i16 %add_ln78_56 to i17" [src/modules.hpp:164]   --->   Operation 2216 'sext' 'sext_ln700_587' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln700_589 = sext i16 %add_ln78_57 to i17" [src/modules.hpp:164]   --->   Operation 2217 'sext' 'sext_ln700_589' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln700_591 = sext i16 %add_ln78_58 to i17" [src/modules.hpp:164]   --->   Operation 2218 'sext' 'sext_ln700_591' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2219 [1/1] (0.00ns)   --->   "%sext_ln700_593 = sext i16 %add_ln78_59 to i17" [src/modules.hpp:164]   --->   Operation 2219 'sext' 'sext_ln700_593' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln700_595 = sext i16 %add_ln78_60 to i17" [src/modules.hpp:164]   --->   Operation 2220 'sext' 'sext_ln700_595' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln700_596 = sext i16 %trunc_ln647_343 to i18" [src/modules.hpp:165]   --->   Operation 2221 'sext' 'sext_ln700_596' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2222 [1/1] (0.00ns)   --->   "%sext_ln700_597 = sext i16 %add_ln78_61 to i18" [src/modules.hpp:164]   --->   Operation 2222 'sext' 'sext_ln700_597' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln700_599 = sext i16 %add_ln78_62 to i17" [src/modules.hpp:164]   --->   Operation 2223 'sext' 'sext_ln700_599' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln700_602 = sext i17 %add_ln700_321 to i18" [src/modules.hpp:164]   --->   Operation 2224 'sext' 'sext_ln700_602' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln700_603 = sext i17 %add_ln700_322 to i18" [src/modules.hpp:164]   --->   Operation 2225 'sext' 'sext_ln700_603' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2226 [1/1] (0.86ns)   --->   "%add_ln700_323 = add i18 %sext_ln700_603, %sext_ln700_602" [src/modules.hpp:164]   --->   Operation 2226 'add' 'add_ln700_323' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2227 [1/1] (0.00ns)   --->   "%sext_ln700_605 = sext i17 %add_ln700_325 to i18" [src/modules.hpp:164]   --->   Operation 2227 'sext' 'sext_ln700_605' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln700_606 = sext i17 %add_ln700_326 to i18" [src/modules.hpp:164]   --->   Operation 2228 'sext' 'sext_ln700_606' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2229 [1/1] (0.86ns)   --->   "%add_ln700_327 = add i18 %sext_ln700_606, %sext_ln700_605" [src/modules.hpp:164]   --->   Operation 2229 'add' 'add_ln700_327' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln700_607 = sext i18 %add_ln700_327 to i19" [src/modules.hpp:164]   --->   Operation 2230 'sext' 'sext_ln700_607' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln700_608 = sext i17 %add_ln700_328 to i18" [src/modules.hpp:164]   --->   Operation 2231 'sext' 'sext_ln700_608' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln700_609 = sext i17 %add_ln700_329 to i18" [src/modules.hpp:164]   --->   Operation 2232 'sext' 'sext_ln700_609' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2233 [1/1] (0.86ns)   --->   "%add_ln700_330 = add i18 %sext_ln700_609, %sext_ln700_608" [src/modules.hpp:164]   --->   Operation 2233 'add' 'add_ln700_330' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln700_610 = sext i18 %add_ln700_330 to i19" [src/modules.hpp:164]   --->   Operation 2234 'sext' 'sext_ln700_610' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2235 [1/1] (0.87ns)   --->   "%add_ln700_331 = add i19 %sext_ln700_610, %sext_ln700_607" [src/modules.hpp:164]   --->   Operation 2235 'add' 'add_ln700_331' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln700_612 = sext i17 %add_ln700_333 to i18" [src/modules.hpp:164]   --->   Operation 2236 'sext' 'sext_ln700_612' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2237 [1/1] (0.00ns)   --->   "%sext_ln700_613 = sext i17 %add_ln700_334 to i18" [src/modules.hpp:164]   --->   Operation 2237 'sext' 'sext_ln700_613' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2238 [1/1] (0.86ns)   --->   "%add_ln700_335 = add i18 %sext_ln700_613, %sext_ln700_612" [src/modules.hpp:164]   --->   Operation 2238 'add' 'add_ln700_335' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2239 [1/1] (0.00ns)   --->   "%sext_ln700_614 = sext i18 %add_ln700_335 to i19" [src/modules.hpp:164]   --->   Operation 2239 'sext' 'sext_ln700_614' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln700_615 = sext i17 %add_ln700_336 to i18" [src/modules.hpp:164]   --->   Operation 2240 'sext' 'sext_ln700_615' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2241 [1/1] (0.00ns)   --->   "%sext_ln700_616 = sext i17 %add_ln700_337 to i18" [src/modules.hpp:164]   --->   Operation 2241 'sext' 'sext_ln700_616' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2242 [1/1] (0.86ns)   --->   "%add_ln700_338 = add i18 %sext_ln700_616, %sext_ln700_615" [src/modules.hpp:164]   --->   Operation 2242 'add' 'add_ln700_338' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2243 [1/1] (0.00ns)   --->   "%sext_ln700_617 = sext i18 %add_ln700_338 to i19" [src/modules.hpp:164]   --->   Operation 2243 'sext' 'sext_ln700_617' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2244 [1/1] (0.87ns)   --->   "%add_ln700_339 = add i19 %sext_ln700_617, %sext_ln700_614" [src/modules.hpp:164]   --->   Operation 2244 'add' 'add_ln700_339' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2245 [1/1] (0.00ns)   --->   "%sext_ln700_618 = sext i19 %add_ln700_339 to i21" [src/modules.hpp:164]   --->   Operation 2245 'sext' 'sext_ln700_618' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2246 [1/1] (0.00ns)   --->   "%sext_ln700_619 = sext i17 %add_ln700_340 to i18" [src/modules.hpp:164]   --->   Operation 2246 'sext' 'sext_ln700_619' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln700_620 = sext i17 %add_ln700_341 to i18" [src/modules.hpp:164]   --->   Operation 2247 'sext' 'sext_ln700_620' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2248 [1/1] (0.86ns)   --->   "%add_ln700_342 = add i18 %sext_ln700_620, %sext_ln700_619" [src/modules.hpp:164]   --->   Operation 2248 'add' 'add_ln700_342' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln700_621 = sext i18 %add_ln700_342 to i20" [src/modules.hpp:164]   --->   Operation 2249 'sext' 'sext_ln700_621' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2250 [1/1] (0.00ns)   --->   "%sext_ln700_622 = sext i17 %add_ln700_343 to i19" [src/modules.hpp:164]   --->   Operation 2250 'sext' 'sext_ln700_622' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2251 [1/1] (0.00ns)   --->   "%sext_ln700_623 = sext i17 %add_ln700_344 to i18" [src/modules.hpp:164]   --->   Operation 2251 'sext' 'sext_ln700_623' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2252 [1/1] (0.86ns)   --->   "%add_ln700_345 = add i18 %sext_ln700_623, %sext_ln700_596" [src/modules.hpp:164]   --->   Operation 2252 'add' 'add_ln700_345' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2253 [1/1] (0.00ns)   --->   "%sext_ln700_624 = sext i18 %add_ln700_345 to i19" [src/modules.hpp:164]   --->   Operation 2253 'sext' 'sext_ln700_624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2254 [1/1] (0.87ns)   --->   "%add_ln700_346 = add i19 %sext_ln700_624, %sext_ln700_622" [src/modules.hpp:164]   --->   Operation 2254 'add' 'add_ln700_346' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2255 [1/1] (0.00ns)   --->   "%sext_ln700_625 = sext i19 %add_ln700_346 to i20" [src/modules.hpp:164]   --->   Operation 2255 'sext' 'sext_ln700_625' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2256 [1/1] (0.88ns)   --->   "%add_ln700_347 = add i20 %sext_ln700_625, %sext_ln700_621" [src/modules.hpp:164]   --->   Operation 2256 'add' 'add_ln700_347' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln700_626 = sext i20 %add_ln700_347 to i21" [src/modules.hpp:164]   --->   Operation 2257 'sext' 'sext_ln700_626' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2258 [1/1] (0.89ns)   --->   "%add_ln700_348 = add i21 %sext_ln700_626, %sext_ln700_618" [src/modules.hpp:164]   --->   Operation 2258 'add' 'add_ln700_348' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln700_628 = sext i16 %add_ln78 to i17" [src/modules.hpp:165]   --->   Operation 2259 'sext' 'sext_ln700_628' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2260 [1/1] (0.85ns)   --->   "%add_ln700_351 = add i17 %sext_ln700_541, %sext_ln700_543" [src/modules.hpp:165]   --->   Operation 2260 'add' 'add_ln700_351' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2261 [1/1] (0.85ns)   --->   "%add_ln700_353 = add i17 %sext_ln700_545, %sext_ln700_547" [src/modules.hpp:165]   --->   Operation 2261 'add' 'add_ln700_353' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2262 [1/1] (0.00ns)   --->   "%sext_ln700_630 = sext i17 %add_ln700_353 to i18" [src/modules.hpp:165]   --->   Operation 2262 'sext' 'sext_ln700_630' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2263 [1/1] (0.85ns)   --->   "%add_ln700_354 = add i17 %sext_ln700_549, %sext_ln700_551" [src/modules.hpp:165]   --->   Operation 2263 'add' 'add_ln700_354' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln700_631 = sext i17 %add_ln700_354 to i18" [src/modules.hpp:165]   --->   Operation 2264 'sext' 'sext_ln700_631' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2265 [1/1] (0.86ns)   --->   "%add_ln700_355 = add i18 %sext_ln700_631, %sext_ln700_630" [src/modules.hpp:165]   --->   Operation 2265 'add' 'add_ln700_355' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2266 [1/1] (0.85ns)   --->   "%add_ln700_357 = add i17 %sext_ln700_553, %sext_ln700_555" [src/modules.hpp:165]   --->   Operation 2266 'add' 'add_ln700_357' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln700_633 = sext i17 %add_ln700_357 to i18" [src/modules.hpp:165]   --->   Operation 2267 'sext' 'sext_ln700_633' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2268 [1/1] (0.85ns)   --->   "%add_ln700_358 = add i17 %sext_ln700_557, %sext_ln700_559" [src/modules.hpp:165]   --->   Operation 2268 'add' 'add_ln700_358' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln700_634 = sext i17 %add_ln700_358 to i18" [src/modules.hpp:165]   --->   Operation 2269 'sext' 'sext_ln700_634' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2270 [1/1] (0.86ns)   --->   "%add_ln700_359 = add i18 %sext_ln700_634, %sext_ln700_633" [src/modules.hpp:165]   --->   Operation 2270 'add' 'add_ln700_359' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2271 [1/1] (0.00ns)   --->   "%sext_ln700_635 = sext i18 %add_ln700_359 to i19" [src/modules.hpp:165]   --->   Operation 2271 'sext' 'sext_ln700_635' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2272 [1/1] (0.85ns)   --->   "%add_ln700_360 = add i17 %sext_ln700_561, %sext_ln700_563" [src/modules.hpp:165]   --->   Operation 2272 'add' 'add_ln700_360' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln700_636 = sext i17 %add_ln700_360 to i18" [src/modules.hpp:165]   --->   Operation 2273 'sext' 'sext_ln700_636' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2274 [1/1] (0.85ns)   --->   "%add_ln700_361 = add i17 %sext_ln700_565, %sext_ln700_567" [src/modules.hpp:165]   --->   Operation 2274 'add' 'add_ln700_361' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2275 [1/1] (0.00ns)   --->   "%sext_ln700_637 = sext i17 %add_ln700_361 to i18" [src/modules.hpp:165]   --->   Operation 2275 'sext' 'sext_ln700_637' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2276 [1/1] (0.86ns)   --->   "%add_ln700_362 = add i18 %sext_ln700_637, %sext_ln700_636" [src/modules.hpp:165]   --->   Operation 2276 'add' 'add_ln700_362' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln700_638 = sext i18 %add_ln700_362 to i19" [src/modules.hpp:165]   --->   Operation 2277 'sext' 'sext_ln700_638' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2278 [1/1] (0.87ns)   --->   "%add_ln700_363 = add i19 %sext_ln700_638, %sext_ln700_635" [src/modules.hpp:165]   --->   Operation 2278 'add' 'add_ln700_363' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2279 [1/1] (0.85ns)   --->   "%add_ln700_365 = add i17 %sext_ln700_569, %sext_ln700_571" [src/modules.hpp:165]   --->   Operation 2279 'add' 'add_ln700_365' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2280 [1/1] (0.00ns)   --->   "%sext_ln700_640 = sext i17 %add_ln700_365 to i18" [src/modules.hpp:165]   --->   Operation 2280 'sext' 'sext_ln700_640' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2281 [1/1] (0.85ns)   --->   "%add_ln700_366 = add i17 %sext_ln700_573, %sext_ln700_575" [src/modules.hpp:165]   --->   Operation 2281 'add' 'add_ln700_366' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2282 [1/1] (0.00ns)   --->   "%sext_ln700_641 = sext i17 %add_ln700_366 to i18" [src/modules.hpp:165]   --->   Operation 2282 'sext' 'sext_ln700_641' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2283 [1/1] (0.86ns)   --->   "%add_ln700_367 = add i18 %sext_ln700_641, %sext_ln700_640" [src/modules.hpp:165]   --->   Operation 2283 'add' 'add_ln700_367' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2284 [1/1] (0.00ns)   --->   "%sext_ln700_642 = sext i18 %add_ln700_367 to i19" [src/modules.hpp:165]   --->   Operation 2284 'sext' 'sext_ln700_642' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2285 [1/1] (0.85ns)   --->   "%add_ln700_368 = add i17 %sext_ln700_577, %sext_ln700_579" [src/modules.hpp:165]   --->   Operation 2285 'add' 'add_ln700_368' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2286 [1/1] (0.00ns)   --->   "%sext_ln700_643 = sext i17 %add_ln700_368 to i18" [src/modules.hpp:165]   --->   Operation 2286 'sext' 'sext_ln700_643' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2287 [1/1] (0.85ns)   --->   "%add_ln700_369 = add i17 %sext_ln700_581, %sext_ln700_583" [src/modules.hpp:165]   --->   Operation 2287 'add' 'add_ln700_369' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln700_644 = sext i17 %add_ln700_369 to i18" [src/modules.hpp:165]   --->   Operation 2288 'sext' 'sext_ln700_644' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2289 [1/1] (0.86ns)   --->   "%add_ln700_370 = add i18 %sext_ln700_644, %sext_ln700_643" [src/modules.hpp:165]   --->   Operation 2289 'add' 'add_ln700_370' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln700_645 = sext i18 %add_ln700_370 to i19" [src/modules.hpp:165]   --->   Operation 2290 'sext' 'sext_ln700_645' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2291 [1/1] (0.87ns)   --->   "%add_ln700_371 = add i19 %sext_ln700_645, %sext_ln700_642" [src/modules.hpp:165]   --->   Operation 2291 'add' 'add_ln700_371' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2292 [1/1] (0.00ns)   --->   "%sext_ln700_646 = sext i19 %add_ln700_371 to i21" [src/modules.hpp:165]   --->   Operation 2292 'sext' 'sext_ln700_646' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2293 [1/1] (0.85ns)   --->   "%add_ln700_372 = add i17 %sext_ln700_585, %sext_ln700_587" [src/modules.hpp:165]   --->   Operation 2293 'add' 'add_ln700_372' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln700_647 = sext i17 %add_ln700_372 to i18" [src/modules.hpp:165]   --->   Operation 2294 'sext' 'sext_ln700_647' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2295 [1/1] (0.85ns)   --->   "%add_ln700_373 = add i17 %sext_ln700_589, %sext_ln700_591" [src/modules.hpp:165]   --->   Operation 2295 'add' 'add_ln700_373' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln700_648 = sext i17 %add_ln700_373 to i18" [src/modules.hpp:165]   --->   Operation 2296 'sext' 'sext_ln700_648' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2297 [1/1] (0.86ns)   --->   "%add_ln700_374 = add i18 %sext_ln700_648, %sext_ln700_647" [src/modules.hpp:165]   --->   Operation 2297 'add' 'add_ln700_374' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2298 [1/1] (0.00ns)   --->   "%sext_ln700_649 = sext i18 %add_ln700_374 to i20" [src/modules.hpp:165]   --->   Operation 2298 'sext' 'sext_ln700_649' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2299 [1/1] (0.85ns)   --->   "%add_ln700_375 = add i17 %sext_ln700_593, %sext_ln700_595" [src/modules.hpp:165]   --->   Operation 2299 'add' 'add_ln700_375' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln700_650 = sext i17 %add_ln700_375 to i19" [src/modules.hpp:165]   --->   Operation 2300 'sext' 'sext_ln700_650' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2301 [1/1] (0.85ns)   --->   "%add_ln700_376 = add i17 %sext_ln700_599, %sext_ln700_628" [src/modules.hpp:165]   --->   Operation 2301 'add' 'add_ln700_376' <Predicate = true> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln700_651 = sext i17 %add_ln700_376 to i18" [src/modules.hpp:165]   --->   Operation 2302 'sext' 'sext_ln700_651' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2303 [1/1] (0.86ns)   --->   "%add_ln700_377 = add i18 %sext_ln700_651, %sext_ln700_597" [src/modules.hpp:165]   --->   Operation 2303 'add' 'add_ln700_377' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln700_652 = sext i18 %add_ln700_377 to i19" [src/modules.hpp:165]   --->   Operation 2304 'sext' 'sext_ln700_652' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2305 [1/1] (0.87ns)   --->   "%add_ln700_378 = add i19 %sext_ln700_652, %sext_ln700_650" [src/modules.hpp:165]   --->   Operation 2305 'add' 'add_ln700_378' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln700_653 = sext i19 %add_ln700_378 to i20" [src/modules.hpp:165]   --->   Operation 2306 'sext' 'sext_ln700_653' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2307 [1/1] (0.88ns)   --->   "%add_ln700_379 = add i20 %sext_ln700_653, %sext_ln700_649" [src/modules.hpp:165]   --->   Operation 2307 'add' 'add_ln700_379' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln700_654 = sext i20 %add_ln700_379 to i21" [src/modules.hpp:165]   --->   Operation 2308 'sext' 'sext_ln700_654' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 2309 [1/1] (0.89ns)   --->   "%add_ln700_380 = add i21 %sext_ln700_654, %sext_ln700_646" [src/modules.hpp:165]   --->   Operation 2309 'add' 'add_ln700_380' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.19>
ST_6 : Operation 2310 [1/1] (0.00ns)   --->   "%c_buffer1_1_V_load = load i32* %c_buffer1_1_V" [src/modules.hpp:168]   --->   Operation 2310 'load' 'c_buffer1_1_V_load' <Predicate = (!j)> <Delay = 0.00>
ST_6 : Operation 2311 [1/1] (0.00ns)   --->   "%c_buffer1_1_V_19_lo = load i32* %c_buffer1_1_V_19" [src/modules.hpp:168]   --->   Operation 2311 'load' 'c_buffer1_1_V_19_lo' <Predicate = (j)> <Delay = 0.00>
ST_6 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln700_317 = sext i20 %add_ln700_285 to i21" [src/modules.hpp:165]   --->   Operation 2312 'sext' 'sext_ln700_317' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln700_319 = sext i16 %temp_c2_int8_16_V to i21" [src/modules.hpp:165]   --->   Operation 2313 'sext' 'sext_ln700_319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln700_518 = sext i18 %add_ln700_291 to i21" [src/modules.hpp:164]   --->   Operation 2314 'sext' 'sext_ln700_518' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2315 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_292 = add i21 %sext_ln700_518, %add_ln700_288" [src/modules.hpp:164]   --->   Operation 2315 'add' 'add_ln700_292' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln700_526 = sext i20 %add_ln700_300 to i21" [src/modules.hpp:164]   --->   Operation 2316 'sext' 'sext_ln700_526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2317 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_301 = add i21 %sext_ln700_526, %add_ln700_292" [src/modules.hpp:164]   --->   Operation 2317 'add' 'add_ln700_301' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln700_349 = sext i21 %add_ln700_301 to i22" [src/modules.hpp:164]   --->   Operation 2318 'sext' 'sext_ln700_349' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_302 = add i21 %sext_ln700_317, %sext_ln700_319" [src/modules.hpp:165]   --->   Operation 2319 'add' 'add_ln700_302' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln700_528 = sext i17 %add_ln700_303 to i21" [src/modules.hpp:165]   --->   Operation 2320 'sext' 'sext_ln700_528' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2321 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_304 = add i21 %sext_ln700_528, %add_ln700_302" [src/modules.hpp:165]   --->   Operation 2321 'add' 'add_ln700_304' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln700_531 = sext i18 %add_ln700_307 to i21" [src/modules.hpp:165]   --->   Operation 2322 'sext' 'sext_ln700_531' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_308 = add i21 %sext_ln700_531, %add_ln700_304" [src/modules.hpp:165]   --->   Operation 2323 'add' 'add_ln700_308' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2324 [1/1] (0.00ns)   --->   "%sext_ln700_539 = sext i20 %add_ln700_316 to i21" [src/modules.hpp:165]   --->   Operation 2324 'sext' 'sext_ln700_539' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2325 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_317 = add i21 %sext_ln700_539, %add_ln700_308" [src/modules.hpp:165]   --->   Operation 2325 'add' 'add_ln700_317' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln700_351 = sext i21 %add_ln700_317 to i22" [src/modules.hpp:165]   --->   Operation 2326 'sext' 'sext_ln700_351' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2327 [1/1] (0.00ns)   --->   "%sext_ln700_352 = sext i16 %trunc_ln647_314 to i22" [src/modules.hpp:164]   --->   Operation 2327 'sext' 'sext_ln700_352' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln700_353 = sext i16 %add_ln78_32 to i22" [src/modules.hpp:165]   --->   Operation 2328 'sext' 'sext_ln700_353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2329 [1/1] (0.90ns)   --->   "%add_ln700_318 = add i22 %sext_ln700_349, %sext_ln700_352" [src/modules.hpp:164]   --->   Operation 2329 'add' 'add_ln700_318' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2330 [1/1] (0.00ns)   --->   "%sext_ln700_601 = sext i17 %add_ln700_319 to i22" [src/modules.hpp:164]   --->   Operation 2330 'sext' 'sext_ln700_601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_320 = add i22 %sext_ln700_601, %add_ln700_318" [src/modules.hpp:164]   --->   Operation 2331 'add' 'add_ln700_320' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln700_604 = sext i18 %add_ln700_323 to i22" [src/modules.hpp:164]   --->   Operation 2332 'sext' 'sext_ln700_604' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2333 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_324 = add i22 %sext_ln700_604, %add_ln700_320" [src/modules.hpp:164]   --->   Operation 2333 'add' 'add_ln700_324' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2334 [1/1] (0.00ns)   --->   "%sext_ln700_611 = sext i19 %add_ln700_331 to i22" [src/modules.hpp:164]   --->   Operation 2334 'sext' 'sext_ln700_611' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_332 = add i22 %sext_ln700_611, %add_ln700_324" [src/modules.hpp:164]   --->   Operation 2335 'add' 'add_ln700_332' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2336 [1/1] (0.00ns)   --->   "%sext_ln700_627 = sext i21 %add_ln700_348 to i22" [src/modules.hpp:164]   --->   Operation 2336 'sext' 'sext_ln700_627' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2337 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%c_buffer1_0_V = add i22 %sext_ln700_627, %add_ln700_332" [src/modules.hpp:164]   --->   Operation 2337 'add' 'c_buffer1_0_V' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2338 [1/1] (0.00ns)   --->   "%sext_ln700_415 = sext i22 %c_buffer1_0_V to i32" [src/modules.hpp:164]   --->   Operation 2338 'sext' 'sext_ln700_415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2339 [1/1] (0.90ns)   --->   "%add_ln700_350 = add i22 %sext_ln700_351, %sext_ln700_353" [src/modules.hpp:165]   --->   Operation 2339 'add' 'add_ln700_350' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln700_629 = sext i17 %add_ln700_351 to i22" [src/modules.hpp:165]   --->   Operation 2340 'sext' 'sext_ln700_629' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_352 = add i22 %sext_ln700_629, %add_ln700_350" [src/modules.hpp:165]   --->   Operation 2341 'add' 'add_ln700_352' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln700_632 = sext i18 %add_ln700_355 to i22" [src/modules.hpp:165]   --->   Operation 2342 'sext' 'sext_ln700_632' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2343 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln700_356 = add i22 %sext_ln700_632, %add_ln700_352" [src/modules.hpp:165]   --->   Operation 2343 'add' 'add_ln700_356' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2344 [1/1] (0.00ns)   --->   "%sext_ln700_639 = sext i19 %add_ln700_363 to i22" [src/modules.hpp:165]   --->   Operation 2344 'sext' 'sext_ln700_639' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_364 = add i22 %sext_ln700_639, %add_ln700_356" [src/modules.hpp:165]   --->   Operation 2345 'add' 'add_ln700_364' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln700_655 = sext i21 %add_ln700_380 to i22" [src/modules.hpp:165]   --->   Operation 2346 'sext' 'sext_ln700_655' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2347 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%c_buffer2_0_V = add i22 %sext_ln700_655, %add_ln700_364" [src/modules.hpp:165]   --->   Operation 2347 'add' 'c_buffer2_0_V' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2348 [1/1] (0.44ns)   --->   "%c_buffer1_1_V_21 = select i1 %j, i32 %c_buffer1_1_V_19_lo, i32 %sext_ln700_415" [src/modules.hpp:168]   --->   Operation 2348 'select' 'c_buffer1_1_V_21' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2349 [1/1] (0.44ns)   --->   "%c_buffer1_1_V_22 = select i1 %j, i32 %sext_ln700_415, i32 %c_buffer1_1_V_load" [src/modules.hpp:168]   --->   Operation 2349 'select' 'c_buffer1_1_V_22' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2350 [1/1] (0.00ns)   --->   "store i32 %c_buffer1_1_V_21, i32* %c_buffer1_1_V_19" [src/modules.hpp:171]   --->   Operation 2350 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2351 [1/1] (0.00ns)   --->   "store i32 %c_buffer1_1_V_22, i32* %c_buffer1_1_V" [src/modules.hpp:171]   --->   Operation 2351 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2352 [1/1] (1.83ns)   --->   "%tmp_V_80 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %c_in_1_3_V_V)" [src/modules.hpp:174]   --->   Operation 2352 'read' 'tmp_V_80' <Predicate = (j)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 2353 [1/1] (1.83ns)   --->   "%tmp_V_81 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %c_in_2_3_V_V)" [src/modules.hpp:175]   --->   Operation 2353 'read' 'tmp_V_81' <Predicate = (j)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 2354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_382 = add i32 %c_buffer1_1_V_21, %c_buffer1_1_V_22" [src/modules.hpp:184]   --->   Operation 2354 'add' 'add_ln700_382' <Predicate = (j)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 2355 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp_V_78 = add i32 %add_ln700_382, %tmp_V_80" [src/modules.hpp:184]   --->   Operation 2355 'add' 'tmp_V_78' <Predicate = (j)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.01>
ST_7 : Operation 2356 [1/1] (0.00ns)   --->   "%c_buffer2_1_V_load = load i32* %c_buffer2_1_V" [src/modules.hpp:169]   --->   Operation 2356 'load' 'c_buffer2_1_V_load' <Predicate = (!j)> <Delay = 0.00>
ST_7 : Operation 2357 [1/1] (0.00ns)   --->   "%c_buffer2_1_V_19_lo = load i32* %c_buffer2_1_V_19" [src/modules.hpp:169]   --->   Operation 2357 'load' 'c_buffer2_1_V_19_lo' <Predicate = (j)> <Delay = 0.00>
ST_7 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln700_417 = sext i22 %c_buffer2_0_V to i32" [src/modules.hpp:165]   --->   Operation 2358 'sext' 'sext_ln700_417' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2359 [1/1] (0.44ns)   --->   "%c_buffer2_1_V_21 = select i1 %j, i32 %c_buffer2_1_V_19_lo, i32 %sext_ln700_417" [src/modules.hpp:169]   --->   Operation 2359 'select' 'c_buffer2_1_V_21' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2360 [1/1] (0.44ns)   --->   "%c_buffer2_1_V_22 = select i1 %j, i32 %sext_ln700_417, i32 %c_buffer2_1_V_load" [src/modules.hpp:169]   --->   Operation 2360 'select' 'c_buffer2_1_V_22' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2361 [1/1] (0.00ns)   --->   "store i32 %c_buffer2_1_V_21, i32* %c_buffer2_1_V_19" [src/modules.hpp:171]   --->   Operation 2361 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2362 [1/1] (0.00ns)   --->   "store i32 %c_buffer2_1_V_22, i32* %c_buffer2_1_V" [src/modules.hpp:171]   --->   Operation 2362 'store' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_384 = add i32 %c_buffer2_1_V_21, %c_buffer2_1_V_22" [src/modules.hpp:185]   --->   Operation 2363 'add' 'add_ln700_384' <Predicate = (j)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2364 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp_V_79 = add i32 %add_ln700_384, %tmp_V_81" [src/modules.hpp:185]   --->   Operation 2364 'add' 'tmp_V_79' <Predicate = (j)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 2365 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %c_out_1_4_V_V, i32 %tmp_V_78)" [src/modules.hpp:188]   --->   Operation 2365 'write' <Predicate = (j)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 2366 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %c_out_2_4_V_V, i32 %tmp_V_79)" [src/modules.hpp:189]   --->   Operation 2366 'write' <Predicate = (j)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 2367 [1/1] (0.00ns)   --->   "br label %hls_label_9_end" [src/modules.hpp:190]   --->   Operation 2367 'br' <Predicate = (j)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.00>
ST_8 : Operation 2368 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:193]   --->   Operation 2368 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'N_pipe_in_3_V_V' (src/modules.hpp:98) [161]  (1.84 ns)
	fifo write on port 'N_pipe_out_4_V_V' (src/modules.hpp:101) [162]  (1.84 ns)

 <State 2>: 2.23ns
The critical path consists of the following:
	'phi' operation ('iter2') with incoming values : ('iter2', src/modules.hpp:107) [170]  (0 ns)
	'icmp' operation ('icmp_ln107', src/modules.hpp:107) [177]  (0.912 ns)
	'select' operation ('select_ln107', src/modules.hpp:107) [178]  (0.403 ns)
	'icmp' operation ('icmp_ln145', src/modules.hpp:145) [638]  (0.912 ns)

 <State 3>: 3.68ns
The critical path consists of the following:
	fifo read on port 'b_in_1_3_V_V' (src/modules.hpp:146) [641]  (1.84 ns)
	fifo write on port 'b_out_1_4_V_V' (src/modules.hpp:148) [643]  (1.84 ns)

 <State 4>: 3.78ns
The critical path consists of the following:
	'load' operation ('temp_b_int8_36_1_V_41', src/modules.hpp:154) on local variable 'temp_b_int8[36][1].V' [1103]  (0 ns)
	'select' operation ('select_ln215_162', src/modules.hpp:154) [1667]  (0.393 ns)
	'mul' operation of DSP[1669] ('mul_ln68_162', src/modules.hpp:154) [1669]  (2.53 ns)
	'add' operation ('add_ln78_36', src/modules.hpp:156) [1674]  (0.853 ns)

 <State 5>: 4.37ns
The critical path consists of the following:
	'add' operation ('add_ln700_376', src/modules.hpp:165) [2347]  (0.853 ns)
	'add' operation ('add_ln700_377', src/modules.hpp:165) [2349]  (0.863 ns)
	'add' operation ('add_ln700_378', src/modules.hpp:165) [2351]  (0.873 ns)
	'add' operation ('add_ln700_379', src/modules.hpp:165) [2353]  (0.884 ns)
	'add' operation ('add_ln700_380', src/modules.hpp:165) [2355]  (0.894 ns)

 <State 6>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln700_292', src/modules.hpp:164) [2126]  (0 ns)
	'add' operation ('add_ln700_301', src/modules.hpp:164) [2143]  (0.701 ns)
	'add' operation ('add_ln700_318', src/modules.hpp:164) [2238]  (0.904 ns)
	'add' operation ('add_ln700_320', src/modules.hpp:164) [2241]  (0 ns)
	'add' operation ('add_ln700_324', src/modules.hpp:164) [2248]  (0.704 ns)
	'add' operation ('add_ln700_332', src/modules.hpp:164) [2263]  (0 ns)
	'add' operation ('c_buffer1[0].V', src/modules.hpp:164) [2296]  (0.704 ns)
	'select' operation ('c_buffer1[1].V', src/modules.hpp:168) [2360]  (0.449 ns)
	'add' operation ('add_ln700_382', src/modules.hpp:184) [2371]  (0 ns)
	'add' operation ('tmp.V', src/modules.hpp:184) [2372]  (0.731 ns)

 <State 7>: 3.02ns
The critical path consists of the following:
	'load' operation ('c_buffer2_1_V_load', src/modules.hpp:169) on local variable 'c_buffer2[1].V' [1099]  (0 ns)
	'select' operation ('c_buffer2[1].V', src/modules.hpp:169) [2362]  (0.449 ns)
	'add' operation ('add_ln700_384', src/modules.hpp:185) [2373]  (0 ns)
	'add' operation ('tmp.V', src/modules.hpp:185) [2374]  (0.731 ns)
	fifo write on port 'c_out_2_4_V_V' (src/modules.hpp:189) [2376]  (1.84 ns)

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
