Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/aaadfd/pppj/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'instruction_out_if_id' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/RISCV32I_pipelined.sv:89]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'memRead_in_id_ex' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/RISCV32I_pipelined.sv:99]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'memWrite_in_id_ex' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/RISCV32I_pipelined.sv:100]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ALUSrc1' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/ID_stage.sv:103]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'memRead_in_id_ex' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/RISCV32I_pipelined.sv:111]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'ALUOp_out_id_ex' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/RISCV32I_pipelined.sv:113]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'ALUSrc1' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/RISCV32I_pipelined.sv:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'controlMRead_in_ex_mem' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/RISCV32I_pipelined.sv:149]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'controlMRead_out_ex_mem' [D:/work/Repos/Digital_System_design/RiscV32I_pipelined_processor/RISCV32I_pipelined_processor/RISCV32I_pipelined_project/RISCV32I_pipelined_project.srcs/sources_1/new/RISCV32I_pipelined.sv:150]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
