    #
    # Copyright (c) 2005-2021 Imperas Software Ltd., www.imperas.com
    #
    # The contents of this file are provided under the Software License
    # Agreement that you accepted before downloading this file.
    #
    # This source forms part of the Software and can be used for educational,
    # training, and demonstration purposes but cannot be used for derivative
    # works except in cases where the derivative works require OVP technology
    # to run.
    #
    # For open source models released under licenses that you can use for
    # derivative works, please visit www.OVPworld.org or www.imperas.com
    # for the location of the open source models.
    #
    


Architectural Test Suite Data for RV32VP RISC-V "V" Vector Extension:
    254 test source files
    5 different instruction categories
    40 different instructions
    147,365 total instructions

Instruction category: OPV_GACO gather
  vcompress.vm : 336
  vrgather.vi : 639
  vrgather.vv : 639
  vrgather.vx : 639
Instruction category: OPV_PERMU permutation
  vfmv.f.s : 224
  vfmv.s.f : 224
  vmv.s.x : 96
  vmv.x.s : 96
Instruction category: OPV_CONFIG config
Instruction category: OPV_VMV whole vector register move
  vmv1r.v : 32
  vmv4r.v : 32
  vmv2r.v : 32
  vmv8r.v : 16
Instruction category: OPV_SLIDE slide
  vslide1down.vx : 639
  vslide1up.vx : 639
  vslidedown.vi : 639
  vslidedown.vx : 639
  vslideup.vi : 639
  vslideup.vx : 639

Other instructions (those not the focus of this suite)
  jal : 254
  csrrs : 1,270
  bne : 254
  auipc : 7,965
  addi : 48,888
  csrrw : 2,032
  csrrwi : 1,524
  slli : 254
  blt : 254
  beq : 508
  lui : 2,096
  or : 254
  mret : 254
  vsetvli : 22,924
  vle.v : 16,964
  add : 27,036
  vse.v : 6,519
  fence : 254
  ecall : 254
  fmv.x.s : 224
  sw : 320
  fmv.s.x : 224

