INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pranay/VLSI/practice/practice_solutions/bit4adder/bit_4_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_4_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pranay/VLSI/practice/practice_solutions/full_adder/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Pranay/VLSI/practice/practice_solutions/bit4adder/bit_4_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_4_adder_tb
