/******************************************************************************
 * Copyright (C) 2015 Broadcom Corporation
 *
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation version 2.
 *
 * This program is distributed "as is" WITHOUT ANY WARRANTY of any
 * kind, whether express or implied; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 ******************************************************************************/

#include <linux/module.h>
#include <linux/ioport.h>
#include <linux/device.h>
#include <linux/init.h>
#include <linux/sysrq.h>
#include <linux/console.h>
#include <linux/delay.h>
#include <linux/spi/spi.h>
#include <linux/spi/spidev.h>
#include <linux/kthread.h>
#include <linux/circ_buf.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/poll.h>
#include <linux/uaccess.h>
#include <linux/suspend.h>
#include <linux/kernel.h>
#include <linux/ssp_platformdata.h>
#include <linux/gpio.h>
//#include <plat/gpio-cfg.h>
#include <linux/of_gpio.h>
#include <linux/miscdevice.h>
#include <linux/time.h>
#include <asm/io.h>
#include <asm/irq.h>
#include <linux/kernel_stat.h>

#include "bbd.h"
#include "bcm_gps_spi.h"


// FW4775-1147 : ignore MCU_RDY is LOW, and try to send a couple of commands
int bcm477x_rpc_get_version(void *prv, char *id)
{ 
	struct bcm_spi_priv *priv = (struct bcm_spi_priv *)prv;
	char acB[512];
	char *p = acB;

	int i,n;
	struct bcm_ssi_tx_frame *tx = priv->tx_buf;
	struct bcm_ssi_rx_frame *rx = priv->rx_buf;
	unsigned long start_time, delta;
	// unsigned short rx_pckt_len = priv->rx_strm.pckt_len;
	// int count;


	/* First Transaction: autobaud
	 *   Just in case we are in the ROM and waiting for autobaud/autodetect
	 */
	unsigned char transaction_1st[32] = {  0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80
		,0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80, 0x80 };

	/* Second Transaction: Rpc GetVersion
	 *   Wait for a few ms and try to read from the SPI to see if there is anything coming back
	 */
	unsigned char transaction_2nd[14] = { 0x00, 0xB0, 0x00, 0x00, 0x02, 0x80, 0x03, 0x00, 0x00, 0x00, 0x01, 0xB1, 0xB0, 0x01  };   

	/* Third Transaction: Rpc GetVersion Response
	 *
	 */ 
	// unsigned char transaction_3rd[14] = { 0x00, 0x12, 0xB0, 0x00, 0x00, 0x08, 0x80, 0x01, 0x00, 0x01, 0x01, 0x00, 0x00, 0xFF, 0x00, 0x00, 0xFF, 0x43, 0xB0, 0x01  };     


	/* Writing in 1 transaction */
	tx->cmd = transaction_1st[0];                                                                        // 0x80 : < CHWXX > = half-duplex, SPI write command packet
	memcpy(&tx->data[0],&transaction_1st[1],sizeof(transaction_1st)-1); 
	rx->status = 0;

	if (bcm_spi_sync(priv, tx, rx, sizeof(transaction_1st), sizeof(transaction_1st)))
		return -1;

	n = 1;
	if (id) 
	{ 
		p += snprintf(acB,sizeof(acB),"[SSPBBD]: DATA-AUTO %s @ : ",id);
		for (i=0;i<(int)sizeof(transaction_1st);i++)
		{
			p += snprintf(p,sizeof(acB) - (p - acB), "%08X ", transaction_1st[i]);
		}
		pr_info("%s\n",acB);

		p += snprintf(acB,sizeof(acB),"[SSPBBD]: DATA-VERREQ %s @ : ",id);
		for (i=0;i<(int)sizeof(transaction_1st);i++)
		{
			p += snprintf(p,sizeof(acB) - (p - acB), "%08X ", transaction_1st[i]);
		}
		pr_info("%s\n",acB);

		p += snprintf(acB,sizeof(acB),"[SSPBBD]: DATA-VERRESP %s @ %d: ",id,n);
	}

	/* Writing in 2 transaction */
	tx->cmd = transaction_2nd[0];                                                                        // 0x80 : < CHWXX > = half-duplex, SPI write command packet
	memcpy(&tx->data[0],&transaction_2nd[1],sizeof(transaction_2nd)-1); 
	rx->status = 0;

	if (bcm_spi_sync(priv, tx, rx, sizeof(transaction_2nd), sizeof(transaction_2nd)))
		return -1;

	start_time = bcm_clock_get_ms();

	do {
		size_t avail = 0;
		mdelay (20);
		n++;  
		if (bcm_ssi_rx(priv, &avail))
			break;

		if ( id )
		{
			for (i=0;i<(int)sizeof(transaction_1st);i++)
			{
				p += snprintf(p,sizeof(acB) - (p - acB), "%08X ", transaction_1st[i]);
			}
			pr_info("%s\n",acB);
			p += snprintf(acB,sizeof(acB),"[SSPBBD]: DATA-VERRESP %s @ %d: ",id,n);
		}

		/* TODO: Call BBD */
		// bbd_parse_asic_data(priv->rx_buf->data + rx_pckt_len, avail, NULL, priv);  // 1/2 bytes for len

		delta = bcm_clock_get_ms() - start_time;
	} while (delta > 1000);

	return 0;
}

/****************************************************************************
 * Write/Read Direct Addressable Register 
 ****************************************************************************/

/** \brief  Writing Direct Addressable Registers
 *
 * Used to write to Direct Addressable Registers in Command Controller
 *
 * \id             is name of indirect register. Just for debug print.
 * \cmdRegOffset   is the command offset of the direct addressable register.
 * \cmdRegData     is pointer data to be written to the register
 * \cmdByteNum     is number of bytes to write
 * \references     Block Register Summary
 * \return         Upon successful completion, this function returns number of written bytes otherwise exit with specific error code <0
 */
int RegWrite( struct bcm_spi_priv *priv, char *id, unsigned char cmdRegOffset, unsigned char *cmdRegData,  unsigned char cmdByteNum  )
{
	char acB[512];
	char *p = acB;

	int i;
	struct bcm_ssi_tx_frame *tx = priv->tx_buf;
	struct bcm_ssi_rx_frame *rx = priv->rx_buf;

	p += snprintf(acB,sizeof(acB),"[SSPBBD]: REG %s @ [%02X]: ",id,cmdRegOffset);

	if  ( cmdByteNum > MIN_SPI_FRAME_LEN)
		return -1;

	/* Writing in 1 transaction */
	tx->cmd = SSI_MODE_DEBUG | SSI_MODE_HALF_DUPLEX | SSI_WRITE_TRANS;                     // 0x80 : < CHWXX > = half-duplex, SPI write command packet

	tx->data[0] = cmdRegOffset & 0x7F;                                                     // Bit-8 is a write transaction and the lower 7-bits is the command offset of the
	tx->data[1] = cmdByteNum;                                                              // is the number of valid bytes available on MOSI following this byte
	memcpy(&tx->data[2],cmdRegData,cmdByteNum);
	rx->status = 0;

	for (i=0;i<(int)cmdByteNum;i++)
	{
		p += snprintf(p,sizeof(acB) - (p - acB), "%08X ", cmdRegData[i]);
	}

	if (bcm_spi_sync(priv, tx, rx, cmdByteNum+3, cmdByteNum+3))
		return -1;

	pr_info("%s\n",acB);

	return (int)cmdByteNum;
}


/** \brief  Reading Direct Addressable Registers
 *
 * Used to read Direct Addressable Registers in Command Controller
 *
 * \cmdRegOffset   is the command offset of the direct addressable register.
 * \cmdRegData     is pointer data to be read from the register
 * \cmdByteNum     is number of bytes to read
 * \references     Block Register Summary
 * \return         Upon successful completion, this function returns number of read bytes otherwise exit with specific error code <0
 */
int RegRead( struct bcm_spi_priv *priv, char *id, unsigned char cmdRegOffset, unsigned char *cmdRegData,  unsigned char cmdByteNum  )
{
	char acB[512];
	char *p = acB;

	/* Reading in 2 transactions */
	int i = 0;
	// int status;
	struct bcm_ssi_tx_frame *tx = priv->tx_buf;
	struct bcm_ssi_rx_frame *rx = priv->rx_buf;

	p += snprintf(acB,sizeof(acB),"[SSPBBD]: REG(W) %s @ [%02X]: ",id,cmdRegOffset);

	if  ( cmdByteNum > MIN_SPI_FRAME_LEN)
		return -1;

	i = 0;
	/* First transaction will setup SPI Command Logic to Read Data from Register. */
	tx->cmd = SSI_MODE_DEBUG | SSI_MODE_HALF_DUPLEX | SSI_WRITE_TRANS; // 0x80 : < CHWXX > = half-duplex, SPI write command packet

	tx->data[0] = 0x80 | (cmdRegOffset & 0x7F);                                        // <8?h1000_0100> = Bit-8 is a read transaction and the lower 7-bits is the command offset of the register
	tx->data[1] = cmdByteNum;                                                          // is the number of bytes host will read from this offset in next packet
	rx->status = 0;

	p += snprintf(p,sizeof(acB) - (p - acB), "%08X ", cmdByteNum);

	if (bcm_spi_sync(priv, tx, rx, 3, 3))
		return -1;

	pr_info("%s\n",acB);

	p = acB;
	p += snprintf(acB,sizeof(acB),"[SSPBBD]: REG(R) %s @ [%02X]: ",id,cmdRegOffset);

	/* Second Transaction will read data  */
	tx->cmd = SSI_MODE_DEBUG | SSI_MODE_HALF_DUPLEX | SSI_READ_TRANS;                // 0xa0 : < CHRXX > = half-duplex, SPI read command packet
	tx->data[0] = 0;                                                                 // READ : the number of valid read bytes available plus one to account for the read offset
	//        address that accompanies the read data == <cmdByteNum+1>
	tx->data[1] = 0;                                                                 // READ : the command offset of the register == <cmdRegOffset>.
	rx->status = 0;

	memset(&tx->data[2],0,cmdByteNum);

	if (bcm_spi_sync(priv, tx, rx, cmdByteNum+3, cmdByteNum+3))
		return -1;

	memcpy(cmdRegData,&rx->data[2],cmdByteNum);

	for (i=0;i<(int)cmdByteNum;i++)
	{
		p += snprintf(p,sizeof(acB) - (p - acB), "%08X ", cmdRegData[i]);
	}

	pr_info("%s\n",acB);

	return (int)cmdByteNum;
}

/****************************************************************************
 * Write/Read Indirect Addressable Register 
 ****************************************************************************/

/** \brief  Writing Indirect Addressable Registers
 *
 * Used to write to Indirect Addressable Register 
 *
 * \cmdRegOffset   is the command offset of the direct addressable register.
 * \cmdRegData     is pointer data to be written to the register
 * \references     Block Register Summary
 * \return         Upon successful completion, this function returns number of written bytes otherwise exit with specific error code <0
 */
int bcm_reg32Iwrite( struct bcm_spi_priv *priv, char *id, unsigned regaddr, unsigned regval )
{
	char acB[512]={0};
	int i = 0;
	// int status;
	union long_union_t  swap_addr,swap_reg;
	struct bcm_ssi_tx_frame *tx = priv->tx_buf;
	struct bcm_ssi_rx_frame *rx = priv->rx_buf;

	char *p = acB;
	acB[0] = 0;

	if ( id )
		p += snprintf(acB,sizeof(acB),"[SSPBBD]: REG %s @ : ",id);    

	/* Writing in 2 transactions: */
	/* First transaction will set up the SPI Debug Logic to Write Data into Configuration Register or Memory Location. 
	 * 
	 * 0x80 : <Command Byte>
	 * 0xD1 : <SPI Slave Address Left Shifted with Write Bit as LSB> 
	 * 0x00 : < SPI Offset of DMA Start Addr > 
	 * 0x00, 0x00, 0x00, 0x00 : < Start Address> , Should be set from 'regaddr' 
	 * 0x04, 0x00 : <Number of bytes to write>
	 * 0x01 : <Write Enable>  
	 */
	//uint8_t transaction_1st[13] = { 0x80, 0xD1,  0x00, 0x00, 0x00, 0x00, 0x00, 0x04,0x00,  0x03 };
	// uint8_t transaction_1st[19] = { 0x00, 0x00,  0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };

	swap_addr.ul = regaddr;
	swap_reg.ul = regval;

	i = 0;
	/* First transaction will setup SPI Command Logic to Read Data from Register. */  
	tx->cmd  = 0x80;                             // HSI_MOSI_COMMAND_PCKT | HSI_MOSI_HALF_DUPLEX | HSI_MOSI_WRITE_TRANS; // 0x80 : < CHWXX > = half-duplex, SPI write command packet 
	tx->data[0]  = 0x20;                         // <8’h0100_0000> = Bit-8 is a write transaction. The lower 7-bits is the command offset of
	//                  the register (CONFIG_REG_DATA) the host is starting to write from. 
	tx->data[1]  = 9;                            // the number of valid bytes available on MOSI following this byte

	tx->data[2]  = swap_reg.uc[0];
	tx->data[3]  = swap_reg.uc[1];
	tx->data[4]  = swap_reg.uc[2];
	tx->data[5]  = swap_reg.uc[3];

	tx->data[6]  = swap_addr.uc[0];
	tx->data[7]  = swap_addr.uc[1];
	tx->data[8] = swap_addr.uc[2];
	tx->data[9] = swap_addr.uc[3];

	tx->data[10] = 0x03;
	tx->data[11] = 0x00;
	tx->data[12] = 0x00;
	tx->data[13] = 0x00;
	rx->status = 0;

	if ( id )
		p += snprintf(p,sizeof(acB) - (p - acB), "[%08lX] %08lX ", swap_addr.ul, swap_reg.ul );

	if (bcm_spi_sync(priv, tx, rx, 15, 15))
		return -1;  

	if ( id )
		pr_info("%s\n",acB);     

	return 1;
}


/** \brief  Reading Indirect Addressable Registers
 *
 * Used to read Indirect Addressable Register
 *
 * \id             is name of indirect register. Just for debug print.
 * \regaddr        is the stream address of the indirect addressable register.
 * \regval         is pointer data to be read from the register
 * \references     Block Register Summary
 * \return         Upon successful completion, this function returns number of read bytes otherwise exit with specific error code <0
 */
int bcm_reg32Iread( struct bcm_spi_priv *priv, char *id, unsigned regaddr, unsigned *regval, int n )
{
	char acB[512]={0};

	int   i;
	union long_union_t  swap_addr,swap_reg;
	union long_union_t  swap_addr2;
	struct bcm_ssi_tx_frame *tx = priv->tx_buf;
	struct bcm_ssi_rx_frame *rx = priv->rx_buf;

	char *p = acB;
	acB[0] = 0;

	if ( id )
		p += snprintf(acB,sizeof(acB),"[SSPBBD]: REG %s @ : ",id);

	for (i=0;i<n;i++)
	{
		swap_addr.ul = regaddr + (i*4);

		/* First transaction will setup SPI Command Logic to Read Data from Register. */
		// HSI_MOSI_COMMAND_PCKT | HSI_MOSI_HALF_DUPLEX | HSI_MOSI_WRITE_TRANS; // 0x80 : < CHWXX > = half-duplex, SPI write command packet
		tx->cmd = 0x80;

		tx->data[0] = 0x24;              // <8?h0100_0000> = Bit-8 is a write transaction. The lower 7-bits is the command offset of
		// the register (RFIFO Read DATA) the host is starting to write from.
		tx->data[1]= 5;                  // the number of valid bytes available on MOSI following this byte
		tx->data[2] = swap_addr.uc[0];
		tx->data[3] = swap_addr.uc[1];
		tx->data[4] = swap_addr.uc[2];
		tx->data[5] = swap_addr.uc[3];
		tx->data[6] = 0x02;              // AHB read transaction
		rx->status = 0;

		if (bcm_spi_sync(priv, tx, rx, 8, 8))
			return -1;

		tx->cmd = 0xa0;
		memset(tx->data,0,11);
		rx->status = 0;

		if (bcm_spi_sync(priv, tx, rx, 12, 8))
			return -1;

		swap_addr2.uc[0] = rx->data[1];
		swap_addr2.uc[1] = rx->data[2];
		swap_addr2.uc[2] = rx->data[3];
		swap_addr2.uc[3] = rx->data[4];

		swap_reg.uc[0] = rx->data[5];
		swap_reg.uc[1] = rx->data[6];
		swap_reg.uc[2] = rx->data[7];
		swap_reg.uc[3] = rx->data[8];

		if ( id )
			p += snprintf(p,sizeof(acB) - (p - acB), "[%08X] %08X ", (unsigned)swap_addr2.ul, (unsigned)swap_reg.ul);

		if ( regval )
		{
			*regval++ = (unsigned int)swap_reg.ul;
		}
	}

	if ( acB[0] )
		pr_info("%s\n",acB);

	return i;
}
