$date
	Thu Sep 25 12:57:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module t_LAB4_2 $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module i1 $end
$var wire 1 " CLK $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % reset $end
$var wire 1 & set $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
1%
0$
0#
0"
0!
$end
#2500
1"
#5000
0"
#7500
1"
#10000
0"
1#
#12500
1"
#15000
0"
#17500
1"
#20000
0"
0#
1$
#22500
1"
#25000
0"
#27500
1"
#30000
0"
1#
#32500
1"
#35000
0"
#37500
1"
#40000
0"
0#
0$
#42500
1"
#45000
0"
#47500
1"
#50000
0"
1#
#52500
1"
#55000
1!
0"
1&
0%
#57500
1"
#60000
0"
0#
1$
#62500
1"
#65000
0"
#67500
1"
#70000
0"
1#
#72500
1"
#75000
0"
#77500
1"
#80000
0"
0#
0$
#82500
1"
#85000
0"
#87500
1"
#90000
0"
1#
#92500
1"
#95000
0"
#97500
1"
#100000
0!
0"
0#
1$
0&
#102500
1"
#105000
0"
#107500
1"
#110000
1!
0"
1#
#112500
1"
#115000
0!
0"
#117500
1"
#120000
0"
0#
0$
#122500
1"
#125000
0"
#127500
1"
#130000
1!
0"
1#
#132500
1"
#135000
0"
#137500
1"
#140000
0!
0"
0#
1$
#142500
1"
#145000
0"
#147500
1"
#150000
1!
0"
1#
#152500
1"
#155000
0!
0"
#157500
1"
