{
  "Top": "cnn_top",
  "RtlTop": "cnn_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "cnn_top_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "in",
      "srcType": "float const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "x_address0",
          "name": "x_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_ce0",
          "name": "x_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_q0",
          "name": "x_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "x_address1",
          "name": "x_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_ce1",
          "name": "x_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_q1",
          "name": "x_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "y": {
      "index": "1",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "y_address0",
          "name": "y_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "y_ce0",
          "name": "y_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "y_we0",
          "name": "y_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "y_d0",
          "name": "y_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cnn_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "102323",
    "Latency": "102322"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn_top",
    "Version": "1.0",
    "DisplayName": "Cnn_top",
    "Revision": "2112920678",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cnn_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/src\/cnn.c"],
    "Vhdl": [
      "impl\/vhdl\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1.vhd",
      "impl\/vhdl\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.vhd",
      "impl\/vhdl\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_1.vhd",
      "impl\/vhdl\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_14.vhd",
      "impl\/vhdl\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_15.vhd",
      "impl\/vhdl\/cnn_top_conv2d.vhd",
      "impl\/vhdl\/cnn_top_conv2d_1.vhd",
      "impl\/vhdl\/cnn_top_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.vhd",
      "impl\/vhdl\/cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cnn_top_conv2d_bias1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cnn_top_conv2d_weight1_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/cnn_top_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/cnn_top_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1.vhd",
      "impl\/vhdl\/cnn_top_maxpool2d.vhd",
      "impl\/vhdl\/cnn_top_maxpool2d_1.vhd",
      "impl\/vhdl\/cnn_top_vla1_i_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_vla104_i_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_vla166_i_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_x_assign_2_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top_x_assign_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/cnn_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1.v",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R.dat",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_bias3_ROM_AUTO_1R.v",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2.v",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R.dat",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_bias2_ROM_AUTO_1R.v",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R.dat",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_weight2_ROM_AUTO_1R.v",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R.dat",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2835_1_weight3_ROM_AUTO_1R.v",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_1.v",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_14.v",
      "impl\/verilog\/cnn_top_cnn_top_Pipeline_VITIS_LOOP_2872_15.v",
      "impl\/verilog\/cnn_top_conv2d.v",
      "impl\/verilog\/cnn_top_conv2d_1.v",
      "impl\/verilog\/cnn_top_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3.v",
      "impl\/verilog\/cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/cnn_top_conv2d_1_weight0_0_ROM_AUTO_1R.v",
      "impl\/verilog\/cnn_top_conv2d_bias1_ROM_AUTO_1R.dat",
      "impl\/verilog\/cnn_top_conv2d_bias1_ROM_AUTO_1R.v",
      "impl\/verilog\/cnn_top_conv2d_weight1_ROM_AUTO_1R.dat",
      "impl\/verilog\/cnn_top_conv2d_weight1_ROM_AUTO_1R.v",
      "impl\/verilog\/cnn_top_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/cnn_top_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/cnn_top_mac_muladd_6ns_9ns_9ns_14_4_1.v",
      "impl\/verilog\/cnn_top_maxpool2d.v",
      "impl\/verilog\/cnn_top_maxpool2d_1.v",
      "impl\/verilog\/cnn_top_vla1_i_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/cnn_top_vla42_i_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/cnn_top_vla73_i_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_vla104_i_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/cnn_top_vla135_i_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_vla166_i_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_x_assign_2_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top_x_assign_RAM_AUTO_1R1W.v",
      "impl\/verilog\/cnn_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cnn_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "cnn_top_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_top_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_top_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_top_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "x_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"x_address0": "DATA"},
      "ports": ["x_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"x_q0": "DATA"},
      "ports": ["x_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"x_address1": "DATA"},
      "ports": ["x_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"x_q1": "DATA"},
      "ports": ["x_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "y_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"y_address0": "DATA"},
      "ports": ["y_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "y"
        }]
    },
    "y_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"y_d0": "DATA"},
      "ports": ["y_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "y"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "x_address0": {
      "dir": "out",
      "width": "10"
    },
    "x_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_address1": {
      "dir": "out",
      "width": "10"
    },
    "x_ce1": {
      "dir": "out",
      "width": "1"
    },
    "x_q1": {
      "dir": "in",
      "width": "32"
    },
    "y_address0": {
      "dir": "out",
      "width": "4"
    },
    "y_ce0": {
      "dir": "out",
      "width": "1"
    },
    "y_we0": {
      "dir": "out",
      "width": "1"
    },
    "y_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn_top",
      "Instances": [
        {
          "ModuleName": "conv2d_1",
          "InstanceName": "grp_conv2d_1_fu_413",
          "Instances": [{
              "ModuleName": "conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3",
              "InstanceName": "grp_conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3_fu_179"
            }]
        },
        {
          "ModuleName": "cnn_top_Pipeline_VITIS_LOOP_2872_1",
          "InstanceName": "grp_cnn_top_Pipeline_VITIS_LOOP_2872_1_fu_423"
        },
        {
          "ModuleName": "maxpool2d_1",
          "InstanceName": "grp_maxpool2d_1_fu_429"
        },
        {
          "ModuleName": "conv2d",
          "InstanceName": "grp_conv2d_fu_435"
        },
        {
          "ModuleName": "cnn_top_Pipeline_VITIS_LOOP_2872_14",
          "InstanceName": "grp_cnn_top_Pipeline_VITIS_LOOP_2872_14_fu_445"
        },
        {
          "ModuleName": "maxpool2d",
          "InstanceName": "grp_maxpool2d_fu_451"
        },
        {
          "ModuleName": "cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2",
          "InstanceName": "grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2_fu_457"
        },
        {
          "ModuleName": "cnn_top_Pipeline_VITIS_LOOP_2872_15",
          "InstanceName": "grp_cnn_top_Pipeline_VITIS_LOOP_2872_15_fu_467"
        },
        {
          "ModuleName": "cnn_top_Pipeline_VITIS_LOOP_2835_1",
          "InstanceName": "grp_cnn_top_Pipeline_VITIS_LOOP_2835_1_fu_473"
        }
      ]
    },
    "Info": {
      "conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_top_Pipeline_VITIS_LOOP_2872_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "maxpool2d_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_top_Pipeline_VITIS_LOOP_2872_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "maxpool2d": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_top_Pipeline_VITIS_LOOP_2872_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_top_Pipeline_VITIS_LOOP_2835_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv2d_1_Pipeline_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3": {
        "Latency": {
          "LatencyBest": "3982",
          "LatencyAvg": "3982",
          "LatencyWorst": "3982",
          "PipelineII": "3982",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.424"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2795_2_VITIS_LOOP_2797_3",
            "TripCount": "784",
            "Latency": "3980",
            "PipelineII": "5",
            "PipelineDepth": "66"
          }],
        "Area": {
          "FF": "2421",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1932",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d_1": {
        "Latency": {
          "LatencyBest": "15945",
          "LatencyAvg": "15945",
          "LatencyWorst": "15945",
          "PipelineII": "15945",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.424"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2793_1",
            "TripCount": "4",
            "Latency": "15944",
            "PipelineII": "",
            "PipelineDepth": "3986"
          }],
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "3",
          "FF": "2770",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2326",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_top_Pipeline_VITIS_LOOP_2872_1": {
        "Latency": {
          "LatencyBest": "3141",
          "LatencyAvg": "3141",
          "LatencyWorst": "3141",
          "PipelineII": "3141",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.409"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2872_1",
            "TripCount": "3136",
            "Latency": "3139",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "193",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "156",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "maxpool2d_1": {
        "Latency": {
          "LatencyBest": "797",
          "LatencyAvg": "797",
          "LatencyWorst": "797",
          "PipelineII": "797",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.107"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3",
            "TripCount": "784",
            "Latency": "795",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "FF": "846",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1105",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "conv2d": {
        "Latency": {
          "LatencyBest": "4931",
          "LatencyAvg": "4931",
          "LatencyWorst": "4931",
          "PipelineII": "4931",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2793_1_VITIS_LOOP_2795_2_VITIS_LOOP_2797_3",
            "TripCount": "1568",
            "Latency": "4929",
            "PipelineII": "3",
            "PipelineDepth": "229"
          }],
        "Area": {
          "BRAM_18K": "12",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "4",
          "FF": "9606",
          "AVAIL_FF": "106400",
          "UTIL_FF": "9",
          "LUT": "7745",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_top_Pipeline_VITIS_LOOP_2872_14": {
        "Latency": {
          "LatencyBest": "1573",
          "LatencyAvg": "1573",
          "LatencyWorst": "1573",
          "PipelineII": "1573",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.409"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2872_1",
            "TripCount": "1568",
            "Latency": "1571",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "191",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "155",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "maxpool2d": {
        "Latency": {
          "LatencyBest": "404",
          "LatencyAvg": "404",
          "LatencyWorst": "404",
          "PipelineII": "404",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.107"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2848_1_VITIS_LOOP_2850_2_VITIS_LOOP_2852_3",
            "TripCount": "392",
            "Latency": "402",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "FF": "780",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1092",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2": {
        "Latency": {
          "LatencyBest": "75279",
          "LatencyAvg": "75279",
          "LatencyWorst": "75279",
          "PipelineII": "75279",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2835_1_VITIS_LOOP_2838_2",
            "TripCount": "12544",
            "Latency": "75277",
            "PipelineII": "6",
            "PipelineDepth": "20"
          }],
        "Area": {
          "BRAM_18K": "33",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "11",
          "DSP": "1",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "445",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "383",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_top_Pipeline_VITIS_LOOP_2872_15": {
        "Latency": {
          "LatencyBest": "37",
          "LatencyAvg": "37",
          "LatencyWorst": "37",
          "PipelineII": "37",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.409"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2872_1",
            "TripCount": "32",
            "Latency": "35",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "181",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "156",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_top_Pipeline_VITIS_LOOP_2835_1": {
        "Latency": {
          "LatencyBest": "182",
          "LatencyAvg": "182",
          "LatencyWorst": "182",
          "PipelineII": "182",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_2835_1",
            "TripCount": "10",
            "Latency": "180",
            "PipelineII": "1",
            "PipelineDepth": "172"
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "11",
          "DSP": "100",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "45",
          "FF": "10679",
          "AVAIL_FF": "106400",
          "UTIL_FF": "10",
          "LUT": "14660",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "27",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cnn_top": {
        "Latency": {
          "LatencyBest": "102322",
          "LatencyAvg": "102322",
          "LatencyWorst": "102322",
          "PipelineII": "102323",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.424"
        },
        "Area": {
          "BRAM_18K": "161",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "57",
          "DSP": "163",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "74",
          "FF": "31139",
          "AVAIL_FF": "106400",
          "UTIL_FF": "29",
          "LUT": "38902",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "73",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-02-27 10:38:39 JST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
