# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Fulladd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Bach/Desktop/quatus {C:/Users/Bach/Desktop/quatus/Fulladd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:01 on Sep 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Bach/Desktop/quatus" C:/Users/Bach/Desktop/quatus/Fulladd.v 
# -- Compiling module Fulladd
# 
# Top level modules:
# 	Fulladd
# End time: 11:37:02 on Sep 25,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Bach/Desktop/quatus {C:/Users/Bach/Desktop/quatus/Fulladd_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:37:02 on Sep 25,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Bach/Desktop/quatus" C:/Users/Bach/Desktop/quatus/Fulladd_tb.v 
# -- Compiling module Fulladd_tb
# 
# Top level modules:
# 	Fulladd_tb
# End time: 11:37:02 on Sep 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  fulladd_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" fulladd_tb 
# Start time: 11:37:02 on Sep 25,2023
# ** Error: (vsim-3170) Could not find 'fulladd_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/cycloneive
#             C:/Users/Bach/Desktop/quatus/simulation/modelsim/rtl_work
#             C:/Users/Bach/Desktop/quatus/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Fulladd_run_msim_rtl_verilog.do PAUSED at line 12
# End time: 11:37:22 on Sep 25,2023, Elapsed time: 0:00:20
# Errors: 1, Warnings: 0
