// Seed: 618310975
module module_0 ();
  wand id_1;
  assign module_1.id_0 = 0;
  id_2(
      .id_0(1 ? id_1 : id_1), .id_1(id_1)
  );
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    input  wire id_0,
    output tri0 id_1,
    output wor  id_2
);
  wire id_4;
  not primCall (id_1, id_4);
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 (
    output logic id_0,
    input tri1 id_1,
    input tri id_2
    , id_17,
    output wor id_3,
    output tri1 id_4,
    input uwire id_5,
    input uwire id_6,
    output wor id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    output uwire id_11,
    output tri0 id_12,
    output tri id_13,
    input tri id_14,
    input supply0 id_15
);
  wire id_18;
  id_19 :
  assert property (@(id_1) 1 - 1 - id_15)
  else id_0 <= 1;
  id_20(
      1, 1
  );
  wire id_21;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
