<module name="ISS_IPIPE" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="IPIPE_SRC_EN" acronym="IPIPE_SRC_EN" offset="0x0" width="32" description="This register is not shadowed">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="The start flag of the IPIPE module. When EN is 1, the IPIPE module starts a processing from the next rising edge of the VD. If the processing mode of the IPIPE module is one shot, the EN is cleared to 0 immediately after the processing has started." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="EN_0" description="waiting"/>
      <bitenum value="1" id="newEnum2" token="EN_1" description="start/busy"/>
    </bitfield>
  </register>
  <register id="IPIPE_SRC_MODE" acronym="IPIPE_SRC_MODE" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="WRT" width="1" begin="1" end="1" resetval="0" description="The mode selection of the ipipeif_wrt which is an input port of the IPIPE module. If WRT is 0, the IPIPE module does not use the ipipeif_wrt. Else the IPIPE module uses it." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="WRT_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="WRT_1" description="Enable"/>
    </bitfield>
    <bitfield id="OST" width="1" begin="0" end="0" resetval="0" description="The processing mode selection of the IPIPE module. Value 0 indicates the mode of free run, value 1 indicates the mode of one shot." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="OST_0" description="Free run"/>
      <bitenum value="1" id="newEnum2" token="OST_1" description="One shot"/>
    </bitfield>
  </register>
  <register id="IPIPE_SRC_FMT" acronym="IPIPE_SRC_FMT" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="FMT" width="2" begin="1" end="0" resetval="0x0" description="IPIPE module data path selection" range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="FMT_0" description="IN: RAW BAYER OUT: YUV4:2:2 Note that the IPIPE YUV4:2:2 output goes to the RESIZER module where it can be further be converted in YUV4:2:0 or RGB format."/>
      <bitenum value="1" id="newEnum2" token="FMT_1" description="IN: RAW BAYER OUT: RAW BAYER The data are output after the White Balance module. It enables to bypass a large part of the IPIPE module."/>
      <bitenum value="3" id="newEnum4" token="FMT_3" description="IN: YUV4:2:2 OUT: YUV4:2:2 Note that the IPIPE YUV4:2:2 output goes to the RESIZER module where it can be further be converted in YUV4:2:0 or RGB format."/>
      <bitenum value="2" id="newEnum3" token="FMT_2" description="IN: RAW BAYER OUT: DISABLED The data are only going to BOXCAR and HISTOGRAM modules."/>
    </bitfield>
  </register>
  <register id="IPIPE_SRC_COL" acronym="IPIPE_SRC_COL" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="OO" width="2" begin="7" end="6" resetval="0x3" description="The color pattern of the odd line and odd pixel. This parameter is valid when IPIPE_SRC[FMT] is 0,1,2." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="OO_0" description="R"/>
      <bitenum value="1" id="newEnum2" token="OO_1" description="Gr"/>
      <bitenum value="3" id="newEnum4" token="OO_3" description="B"/>
      <bitenum value="2" id="newEnum3" token="OO_2" description="Gb"/>
    </bitfield>
    <bitfield id="OE" width="2" begin="5" end="4" resetval="0x2" description="The color pattern of the odd line and even pixel. This parameter is valid when IPIPE_SRC[FMT] is 0,1,2." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="OE_0" description="R"/>
      <bitenum value="1" id="newEnum2" token="OE_1" description="Gr"/>
      <bitenum value="3" id="newEnum4" token="OE_3" description="B"/>
      <bitenum value="2" id="newEnum3" token="OE_2" description="Gb"/>
    </bitfield>
    <bitfield id="EO" width="2" begin="3" end="2" resetval="0x1" description="The color pattern of the even line and odd pixel. This parameter is valid when IPIPE_SRC[FMT] is 0,1,2." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="EO_0" description="R"/>
      <bitenum value="1" id="newEnum2" token="EO_1" description="Gr"/>
      <bitenum value="3" id="newEnum4" token="EO_3" description="B"/>
      <bitenum value="2" id="newEnum3" token="EO_2" description="Gb"/>
    </bitfield>
    <bitfield id="EE" width="2" begin="1" end="0" resetval="0x0" description="The color pattern of the even line and even pixel. This parameter is valid when IPIPE_SRC[FMT] is 0,1,2." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="EE_0" description="R"/>
      <bitenum value="1" id="newEnum2" token="EE_1" description="Gr"/>
      <bitenum value="3" id="newEnum4" token="EE_3" description="B"/>
      <bitenum value="2" id="newEnum3" token="EE_2" description="Gb"/>
    </bitfield>
  </register>
  <register id="IPIPE_SRC_VPS" acronym="IPIPE_SRC_VPS" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="16" begin="15" end="0" resetval="0x0000" description="The vertical position of the global frame from the rising edge of the VD. The IPIPE module will start an image processing from VAL line." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_SRC_VSZ" acronym="IPIPE_SRC_VSZ" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0000" description="The vertical size of the processing area. The VAL0 can not be written. The IPIPE module will process (VAL+1) lines." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_SRC_HPS" acronym="IPIPE_SRC_HPS" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="16" begin="15" end="0" resetval="0x0000" description="The horizontal position of the global frame from the rising edge of the HD. The IPIPE module will start an image processing from VAL clock." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_SRC_HSZ" acronym="IPIPE_SRC_HSZ" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The horizontal size of the processing area. The VAL0 is fixed. The IPIPE module processes (VAL+1) clocks." range="" rwaccess="RW"/>
    <bitfield id="VAL_0" width="1" begin="0" end="0" resetval="1" description="This is the LSB of the VAL[12:0]. This bit is read only." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_SEL_SBU" acronym="IPIPE_SEL_SBU" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EDOF" width="1" begin="0" end="0" resetval="0" description="EDOF port selection This bit must not be enabled since the EDOF module is not implemented. This is a provision for a future revision of the IP." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum2" token="EDOF_0" description="Not used"/>
      <bitenum value="1" id="newEnum2" token="EDOF_1" description="Used"/>
    </bitfield>
  </register>
  <register id="IPIPE_SRC_STA" acronym="IPIPE_SRC_STA" offset="0x24" width="32" description="IPIPE STATUS REGISTER">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL4" width="1" begin="4" end="4" resetval="0" description="Status of Histogram Process (busy status)." range="" rwaccess="R"/>
    <bitfield id="VAL3" width="1" begin="3" end="3" resetval="0" description="Status of Histogram bank select." range="" rwaccess="R"/>
    <bitfield id="VAL2" width="1" begin="2" end="2" resetval="0" description="Status of BSC process (busy status)." range="" rwaccess="R"/>
    <bitfield id="VAL1" width="1" begin="1" end="1" resetval="0" description="Status of Boxcar process (busy status)." range="" rwaccess="R"/>
    <bitfield id="VAL0" width="1" begin="0" end="0" resetval="0" description="Status of Boxcar process (error status). This bit will be triggered when an overflow happens while transferring the boxcar data to memory. Instead of polling for this register, it is preferable to use the IPIPE_BOXCAR_OVF interrupt. Overflow errors are non recoverable at ISP level and require a software reset at ISS level." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_GCK_MMR" acronym="IPIPE_GCK_MMR" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="REG" width="1" begin="0" end="0" resetval="0" description="The on/off selection of the clk_arm_g0 which is used for some ARM register access." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="REG_0" description="Off"/>
      <bitenum value="1" id="newEnum2" token="REG_1" description="On"/>
    </bitfield>
  </register>
  <register id="IPIPE_GCK_PIX" acronym="IPIPE_GCK_PIX" offset="0x2C" width="32" description="This register is not shadowed">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="G3" width="1" begin="3" end="3" resetval="0" description="The on/off selection of the clk_pix_g3 which is use for the IPIPE processes of EE ." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="G3_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="G3_1" description="Enable"/>
    </bitfield>
    <bitfield id="G2" width="1" begin="2" end="2" resetval="0" description="The on/off selection of the clk_pix_g2 which is use for the IPIPE processes ofRGB2RGB blending to '422', 'Histogram(YCbCr input)'." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="G2_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="G2_1" description="Enable"/>
    </bitfield>
    <bitfield id="G1" width="1" begin="1" end="1" resetval="0" description="The on/off selection of the clk_pix_g1 which is used for the IPIPE processes of 'DefectCorrection' to 'WhiteBalance', and 'Histogram(RAW input)'." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="G1_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="G1_1" description="Enable"/>
    </bitfield>
    <bitfield id="G0" width="1" begin="0" end="0" resetval="0" description="The on/off selection of the clk_pix_g0 which is used for the IPIPE processing of 'Boxcar'." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="G0_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="G0_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="IPIPE_DPC_LUT_EN" acronym="IPIPE_DPC_LUT_EN" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Enable of LUT defect pixel correction." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="EN_0" description="Off"/>
      <bitenum value="1" id="newEnum2" token="EN_1" description="On"/>
    </bitfield>
  </register>
  <register id="IPIPE_DPC_LUT_SEL" acronym="IPIPE_DPC_LUT_SEL" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="TBL" width="1" begin="1" end="1" resetval="0" description="LUT table type selection." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="TBL_0" description="Up to 1024 entries. (use)"/>
      <bitenum value="1" id="newEnum2" token="TBL_1" description="infinity number of entries. (not use)"/>
    </bitfield>
    <bitfield id="DOT" width="1" begin="0" end="0" resetval="0" description="Replace dot selection on processing method 0." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="DOT_0" description="Replace with black dot"/>
      <bitenum value="1" id="newEnum2" token="DOT_1" description="Replace with white dot"/>
    </bitfield>
  </register>
  <register id="IPIPE_DPC_LUT_ADR" acronym="IPIPE_DPC_LUT_ADR" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="ADR" width="10" begin="9" end="0" resetval="0x000" description="The address of the first valid data in look-up-table" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_DPC_LUT_SIZ" acronym="IPIPE_DPC_LUT_SIZ" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="SIZ" width="10" begin="9" end="0" resetval="0x000" description="The number of valid data in look-up-table. (SIZ+1)" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_VOFT" acronym="IPIPE_LSC_VOFT" offset="0x90" width="32" description="LSC VOFT">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="LSC_VOFT" width="13" begin="12" end="0" resetval="0x0000" description="" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_VA2" acronym="IPIPE_LSC_VA2" offset="0x94" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0000" description="LSC VA2" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_VA1" acronym="IPIPE_LSC_VA1" offset="0x98" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0000" description="LSC VA1" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_VS" acronym="IPIPE_LSC_VS" offset="0x9C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VS2" width="4" begin="7" end="4" resetval="0x0" description="LSC VS1" range="" rwaccess="RW"/>
    <bitfield id="VS1" width="4" begin="3" end="0" resetval="0x0" description="LSC VS1" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_HOFT" acronym="IPIPE_LSC_HOFT" offset="0xA0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0000" description="LSC HOFT" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_HA2" acronym="IPIPE_LSC_HA2" offset="0xA4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0000" description="LSC HA2" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_HA1" acronym="IPIPE_LSC_HA1" offset="0xA8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0000" description="LSC HA1" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_HS" acronym="IPIPE_LSC_HS" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="HS2" width="4" begin="7" end="4" resetval="0x0" description="LSC HS1" range="" rwaccess="RW"/>
    <bitfield id="HS1" width="4" begin="3" end="0" resetval="0x0" description="LSC HS1" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_GAN_R" acronym="IPIPE_LSC_GAN_R" offset="0xB0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="8" begin="7" end="0" resetval="0x00" description="GAN R" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_GAN_GR" acronym="IPIPE_LSC_GAN_GR" offset="0xB4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="8" begin="7" end="0" resetval="0x00" description="GAN GR" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_GAN_GB" acronym="IPIPE_LSC_GAN_GB" offset="0xB8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="8" begin="7" end="0" resetval="0x00" description="GAN GB" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_GAN_B" acronym="IPIPE_LSC_GAN_B" offset="0xBC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="8" begin="7" end="0" resetval="0x00" description="GAN B" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_OFT_R" acronym="IPIPE_LSC_OFT_R" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="8" begin="7" end="0" resetval="0x00" description="LSC OFT R" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_OFT_GR" acronym="IPIPE_LSC_OFT_GR" offset="0xC4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="8" begin="7" end="0" resetval="0x00" description="LSC OFT GR" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_OFT_GB" acronym="IPIPE_LSC_OFT_GB" offset="0xC8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="8" begin="7" end="0" resetval="0x00" description="LSC OFT GB" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_OFT_B" acronym="IPIPE_LSC_OFT_B" offset="0xCC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="8" begin="7" end="0" resetval="0x00" description="LSC OFT B" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_SHF" acronym="IPIPE_LSC_SHF" offset="0xD0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="4" begin="3" end="0" resetval="0x0" description="LSC SHV" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_LSC_MAX" acronym="IPIPE_LSC_MAX" offset="0xD4" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="9" begin="8" end="0" resetval="0x000" description="LSC MAX" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_WB2_OFT_R" acronym="IPIPE_WB2_OFT_R" offset="0x1D0" width="32" description="White Balance Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="Offset before white balance (S12) -2048 to +2047" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_WB2_OFT_GR" acronym="IPIPE_WB2_OFT_GR" offset="0x1D4" width="32" description="White Balance Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="Offset before white balance (S12) -2048 to +2047" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_WB2_OFT_GB" acronym="IPIPE_WB2_OFT_GB" offset="0x1D8" width="32" description="White Balance Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="Offset before white balance (S12) -2048 to +2047" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_WB2_OFT_B" acronym="IPIPE_WB2_OFT_B" offset="0x1DC" width="32" description="White Balance Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="Offset before white balance (S12) -2048 to +2047" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_WB2_WGN_R" acronym="IPIPE_WB2_WGN_R" offset="0x1E0" width="32" description="White Balance Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0200" description="White balance gain for R in U4.9 format 0 to +15.998" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_WB2_WGN_GR" acronym="IPIPE_WB2_WGN_GR" offset="0x1E4" width="32" description="White Balance Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0200" description="White balance gain for Gr in U4.9 format 0 to +15.998" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_WB2_WGN_GB" acronym="IPIPE_WB2_WGN_GB" offset="0x1E8" width="32" description="White Balance Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0200" description="White balance gain for Gb in U4.9 format 0 to +15.998" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_WB2_WGN_B" acronym="IPIPE_WB2_WGN_B" offset="0x1EC" width="32" description="White Balance Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0200" description="White balance gain for B in U4.9 format 0 to +15.998" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_MUL_RR" acronym="IPIPE_RGB1_MUL_RR" offset="0x22C" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x100" description="The matrix coefficient. 011111111111 = 2047/256 = 7.99609375 011111111110 = 2046/256 [...] 000011111111 = 255/256 000100000000 = 256/256 = 1 000100000001 = 257/256 [...] 000000000001 = 1/256 000000000000 = 0/256 = 0 111111111111 = -1/256 = -0.00390625 111111111110 = -2/256 [...] 100000000001 = -2047/256 100000000000 = -2048/256 = -8." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_MUL_GR" acronym="IPIPE_RGB1_MUL_GR" offset="0x230" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_MUL_BR" acronym="IPIPE_RGB1_MUL_BR" offset="0x234" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_MUL_RG" acronym="IPIPE_RGB1_MUL_RG" offset="0x238" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_MUL_GG" acronym="IPIPE_RGB1_MUL_GG" offset="0x23C" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x100" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_MUL_BG" acronym="IPIPE_RGB1_MUL_BG" offset="0x240" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_MUL_RB" acronym="IPIPE_RGB1_MUL_RB" offset="0x244" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_MUL_GB" acronym="IPIPE_RGB1_MUL_GB" offset="0x248" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_MUL_BB" acronym="IPIPE_RGB1_MUL_BB" offset="0x24C" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x100" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_OFT_OR" acronym="IPIPE_RGB1_OFT_OR" offset="0x250" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0000" description="The output offset value for R. (s13) -4096 to +4095" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_OFT_OG" acronym="IPIPE_RGB1_OFT_OG" offset="0x254" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0000" description="The output offset value for G. (s13) -4096 to +4095" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB1_OFT_OB" acronym="IPIPE_RGB1_OFT_OB" offset="0x258" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="13" begin="12" end="0" resetval="0x0000" description="The output offset value for B. (s13) -4096 to +4095" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_GMM_CFG" acronym="IPIPE_GMM_CFG" offset="0x25C" width="32" description="RGB to RGB Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="9" begin="15" end="7" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="SIZ" width="2" begin="6" end="5" resetval="0x3" description="The size of the gamma table." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="SIZ_0" description="64 words"/>
      <bitenum value="1" id="newEnum2" token="SIZ_1" description="128 words"/>
      <bitenum value="3" id="newEnum4" token="SIZ_3" description="512 words"/>
      <bitenum value="2" id="newEnum3" token="SIZ_2" description="256 words"/>
    </bitfield>
    <bitfield id="TBL" width="1" begin="4" end="4" resetval="0" description="Selection of Gamma table." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="TBL_0" description="RAM"/>
      <bitenum value="1" id="newEnum2" token="TBL_1" description="ROM"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW"/>
    <bitfield id="BYPB" width="1" begin="2" end="2" resetval="1" description="Gamma correction mode for B" range="" rwaccess="RW">
      <bitenum value="0" id="newEnum2" token="BYPB_0" description="Not bypassed"/>
      <bitenum value="1" id="newEnum2" token="BYPB_1" description="Bypassed"/>
    </bitfield>
    <bitfield id="BYPG" width="1" begin="1" end="1" resetval="1" description="Gamma correction mode for G" range="" rwaccess="RW">
      <bitenum value="0" id="newEnum2" token="BYPG_0" description="Not bypassed"/>
      <bitenum value="1" id="newEnum2" token="BYPG_1" description="Bypassed"/>
    </bitfield>
    <bitfield id="BYPR" width="1" begin="0" end="0" resetval="1" description="Gamma correction mode for R" range="" rwaccess="RW">
      <bitenum value="0" id="newEnum2" token="BYPR_0" description="Not bypassed"/>
      <bitenum value="1" id="newEnum2" token="BYPR_1" description="Bypassed"/>
    </bitfield>
  </register>
  <register id="IPIPE_RGB2_MUL_RR" acronym="IPIPE_RGB2_MUL_RR" offset="0x260" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x100" description="The matrix coefficient. 011111111111 = 2047/256 = 7.99609375 011111111110 = 2046/256 000011111111 = 255/256 000100000000 = 256/256 = 1 000100000001 = 257/256 000000000001 = 1/256 000000000000 = 0/256 = 0 111111111111 = -1/256 = -0.00390625 111111111110 = -2/256 100000000001 = -2047/256 100000000000 = -2048/256 = -8." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_MUL_GR" acronym="IPIPE_RGB2_MUL_GR" offset="0x264" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_MUL_BR" acronym="IPIPE_RGB2_MUL_BR" offset="0x268" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_MUL_RG" acronym="IPIPE_RGB2_MUL_RG" offset="0x26C" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_MUL_GG" acronym="IPIPE_RGB2_MUL_GG" offset="0x270" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x100" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_MUL_BG" acronym="IPIPE_RGB2_MUL_BG" offset="0x274" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_MUL_RB" acronym="IPIPE_RGB2_MUL_RB" offset="0x278" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_MUL_GB" acronym="IPIPE_RGB2_MUL_GB" offset="0x27C" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_MUL_BB" acronym="IPIPE_RGB2_MUL_BB" offset="0x280" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x100" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_OFT_OR" acronym="IPIPE_RGB2_OFT_OR" offset="0x284" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The output offset value for R S10 number: -1024 to + 1023" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_OFT_OG" acronym="IPIPE_RGB2_OFT_OG" offset="0x288" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The output offset value for G S10 number: -1024 to + 1023" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_RGB2_OFT_OB" acronym="IPIPE_RGB2_OFT_OB" offset="0x28C" width="32" description="RGB to RGB conversion after gamma">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The output offset value for B S10 number: -1024 to + 1023" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_ADJ" acronym="IPIPE_YUV_ADJ" offset="0x294" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="BRT" width="8" begin="15" end="8" resetval="0x00" description="The offset value for brightness control." range="" rwaccess="RW"/>
    <bitfield id="CRT" width="8" begin="7" end="0" resetval="0x10" description="The multiplier coefficient value for contrast control. 00000000 = 0/16 = 0 00000001 = 1/16 00001111 = 15/16 00010000 = 16/16 = 1 00010001 = 17/16 11111110 = 254/16 11111111 = 255/16 = 15.9375" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_MUL_RY" acronym="IPIPE_YUV_MUL_RY" offset="0x298" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x04D" description="Matrix Coefficient for RY (S4.8 = -8 - +7.996)" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_MUL_GY" acronym="IPIPE_YUV_MUL_GY" offset="0x29C" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x096" description="Matrix Coefficient for GY (S4.8 = -8 - +7.996)" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_MUL_BY" acronym="IPIPE_YUV_MUL_BY" offset="0x2A0" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x01D" description="Matrix Coefficient for BY (S4.8 = -8 - +7.996)" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_MUL_RCB" acronym="IPIPE_YUV_MUL_RCB" offset="0x2A4" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0xFD5" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_MUL_GCB" acronym="IPIPE_YUV_MUL_GCB" offset="0x2A8" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0xFAB" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_MUL_BCB" acronym="IPIPE_YUV_MUL_BCB" offset="0x2AC" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x080" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_MUL_RCR" acronym="IPIPE_YUV_MUL_RCR" offset="0x2B0" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x080" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_MUL_GCR" acronym="IPIPE_YUV_MUL_GCR" offset="0x2B4" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0xF95" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_MUL_BCR" acronym="IPIPE_YUV_MUL_BCR" offset="0x2B8" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0xFEB" description="The matrix coefficient." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_OFT_Y" acronym="IPIPE_YUV_OFT_Y" offset="0x2BC" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x000" description="The output offset value for Y" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_OFT_CB" acronym="IPIPE_YUV_OFT_CB" offset="0x2C0" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x080" description="The output offset value for Cb For Cb/Cr, set (0x80 + offset value) here. (0x80 for zero offset.)" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_OFT_CR" acronym="IPIPE_YUV_OFT_CR" offset="0x2C4" width="32" description="RGB to YUV Conversion Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="10" end="0" resetval="0x080" description="The output offset value for Cr For Cb/Cr, set (0x80 + offset value) here. (0x80 for zero offset.)" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YUV_PHS" acronym="IPIPE_YUV_PHS" offset="0x2C8" width="32" description="YUV4:2:2 down sampling register. This register controls the YUV4:4:4 to YUV4:2:2 chroma downsampling. This register is valid if .FMT = 0 (RAW input and YUV output). = 0 leads to pure subsampling, no filtering, cosited chroma output. = 1 leads to (1, 1) &amp;gt;&amp;gt; 1 filtering, centered chroma output. = 2 leads to (1, 2, 1) &amp;gt;&amp;gt; 1 filtering, cosited chroma output. = 3 leads to (1, 3, 3, 1) &amp;gt;&amp;gt; 3 filtering, centered chroma output. When the chroma output is cosited, and that downsampling is enabled in the RESIZER module, one need to take care that the averager disrupts the relative phase for luma and chroma color components. The and registers need to be used to fix the disruption.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="LPF" width="1" begin="1" end="1" resetval="0" description="121-LPF enable for chrominance samples. This register is valid if IPIPE_SRC_FMT.FMT = 0 (RAW input and YUV output)." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="LPF_0" description="off"/>
      <bitenum value="1" id="newEnum2" token="LPF_1" description="on"/>
    </bitfield>
    <bitfield id="POS" width="1" begin="0" end="0" resetval="0" description="This bit sets the output position of the chrominance sample with regards to the luma sample positions. One can choose between centered and cosited. This register is valid if IPIPE_SRC_FMT.FMT = 0 (RAW input and YUV output). The RESIZER module does not change the relative position of the chroma samples vs. the luma samples between the input and output and the chroma position at the output of the IPIPE module and at the output of the RESIZER module must be identical. In other words, we must have RSZ_YUV_PHS.POS = IPIPE_YUV_PHS.POS." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="POS_0" description="Cosited = same position with luminance"/>
      <bitenum value="1" id="newEnum2" token="POS_1" description="Centered = middle of the luminance"/>
    </bitfield>
  </register>
  <register id="IPIPE_YEE_EN" acronym="IPIPE_YEE_EN" offset="0x2D4" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="The on/off selection of the Edge enhancer." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="EN_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="EN_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="IPIPE_YEE_TYP" acronym="IPIPE_YEE_TYP" offset="0x2D8" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="HAL" width="1" begin="1" end="1" resetval="0" description="Halo reduction in Edge Sharpener module" range="" rwaccess="RW"/>
    <bitfield id="SEL" width="1" begin="0" end="0" resetval="0" description="Merging method between Edge Enhancer and Edge Sharpener" range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="SEL_0" description="EE + ES"/>
      <bitenum value="1" id="newEnum2" token="SEL_1" description="Maximum (EE, ES)"/>
    </bitfield>
  </register>
  <register id="IPIPE_YEE_SHF" acronym="IPIPE_YEE_SHF" offset="0x2DC" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="SHF" width="4" begin="3" end="0" resetval="0x0" description="Down shift length of high pass filter (HPF) in edge enhancer." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_MUL_00" acronym="IPIPE_YEE_MUL_00" offset="0x2E0" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="10" begin="9" end="0" resetval="0x000" description="Multiplier coefficient in HPF. 0111111111 = 511 0111111110 = 510 0000000001 = 1 0000000000 = 0 1111111111 = -1 1000000001 = -511 1000000000 = -512" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_MUL_01" acronym="IPIPE_YEE_MUL_01" offset="0x2E4" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="10" begin="9" end="0" resetval="0x000" description="Multiplier coefficient in HPF." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_MUL_02" acronym="IPIPE_YEE_MUL_02" offset="0x2E8" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="10" begin="9" end="0" resetval="0x000" description="Multiplier coefficient in HPF." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_MUL_10" acronym="IPIPE_YEE_MUL_10" offset="0x2EC" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="10" begin="9" end="0" resetval="0x000" description="Multiplier coefficient in HPF." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_MUL_11" acronym="IPIPE_YEE_MUL_11" offset="0x2F0" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="10" begin="9" end="0" resetval="0x000" description="Multiplier coefficient in HPF." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_MUL_12" acronym="IPIPE_YEE_MUL_12" offset="0x2F4" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="10" begin="9" end="0" resetval="0x000" description="Multiplier coefficient in HPF." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_MUL_20" acronym="IPIPE_YEE_MUL_20" offset="0x2F8" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="10" begin="9" end="0" resetval="0x000" description="Multiplier coefficient in HPF." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_MUL_21" acronym="IPIPE_YEE_MUL_21" offset="0x2FC" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="10" begin="9" end="0" resetval="0x000" description="Multiplier coefficient in HPF." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_MUL_22" acronym="IPIPE_YEE_MUL_22" offset="0x300" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="6" begin="15" end="10" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="10" begin="9" end="0" resetval="0x000" description="Multiplier coefficient in HPF." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_THR" acronym="IPIPE_YEE_THR" offset="0x304" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="6" begin="5" end="0" resetval="0x00" description="Edge Enhancer lower threshold before referring to LUT. If HPF &amp;amp;lt;IPIPE_YEE_THR -&amp;amp;gt; output is HPF + IPIPE_YEE_THR If HPF &amp;amp;gt;IPIPE_YEE_THR -&amp;amp;gt; output is HPF - IPIPE_YEE_THR Otherwise, output is zero." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_E_GAN" acronym="IPIPE_YEE_E_GAN" offset="0x308" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="Edge sharpener gain" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_E_THR_1" acronym="IPIPE_YEE_E_THR_1" offset="0x30C" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="11" end="0" resetval="0x000" description="Edge sharpener HPF value lower limit" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_E_THR_2" acronym="IPIPE_YEE_E_THR_2" offset="0x310" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="6" begin="5" end="0" resetval="0x00" description="Edge sharpener HPF value upper limit (after 6 bit right shift)" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_G_GAN" acronym="IPIPE_YEE_G_GAN" offset="0x314" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="8" begin="7" end="0" resetval="0x00" description="Edge sharpener, gain value on gradient" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_YEE_G_OFT" acronym="IPIPE_YEE_G_OFT" offset="0x318" width="32" description="Edge Enhancer Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="6" begin="5" end="0" resetval="0x00" description="Edge sharpener, offset value on gradient" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_BOX_EN" acronym="IPIPE_BOX_EN" offset="0x380" width="32" description="Boxcar Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="This bit enables or disables the BOXCAR functionality. The BOXCAR output is written to SDRAM. One need to set the IPIPE_BOX_SDR_SAD_H and IPIPE_BOX_SDR_SAD_L registers with the appropriate address." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="EN_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="EN_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="IPIPE_BOX_MODE" acronym="IPIPE_BOX_MODE" offset="0x384" width="32" description="Boxcar Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OST" width="1" begin="0" end="0" resetval="0" description="The processing mode selection of the Boxcar function. A 0 indicates the mode of the free run, a 1 indicates the mode of the one shot." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="OST_0" description="Free run"/>
      <bitenum value="1" id="newEnum2" token="OST_1" description="One shot"/>
    </bitfield>
  </register>
  <register id="IPIPE_BOX_TYP" acronym="IPIPE_BOX_TYP" offset="0x388" width="32" description="Boxcar Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="SEL" width="1" begin="0" end="0" resetval="0" description="Block size in boxcar sampling" range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="SEL_0" description="8x8"/>
      <bitenum value="1" id="newEnum2" token="SEL_1" description="16x16"/>
    </bitfield>
  </register>
  <register id="IPIPE_BOX_SHF" acronym="IPIPE_BOX_SHF" offset="0x38C" width="32" description="Boxcar Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="3" begin="2" end="0" resetval="0x0" description="The down shift value applied to the boxcar computation result. R out = SUM (Rij) &amp;amp;gt;&amp;amp;gt; SHF G out = (SUM (Gr ij)/2 + SUM (Gr ij)/2) &amp;amp;gt;&amp;amp;gt; SHF B out = SUM (Gij) &amp;amp;gt;&amp;amp;gt; SHF" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_BOX_SDR_SAD_H" acronym="IPIPE_BOX_SDR_SAD_H" offset="0x390" width="32" description="Boxcar Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="16" begin="15" end="0" resetval="0x0000" description="The higher 11 bits of the first address of output in memory." range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_BOX_SDR_SAD_L" acronym="IPIPE_BOX_SDR_SAD_L" offset="0x394" width="32" description="Boxcar Register">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="11" begin="15" end="5" resetval="0x000" description="The lower 16 bits of the first address of output in memory." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="5" begin="4" end="0" resetval="0x00" description="Ensures 32-byte alignment." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_HST_EN" acronym="IPIPE_HST_EN" offset="0x39C" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="This bit enables or disables the HISTOGRAM functionality. When enabled, the HISTOGRAM computation will start the processing from the next rising edge of the VD pulse. If the processing mode of the HISTOGRAM is one shot, the enable bit will be cleared to 0 immediately after the processing has started." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="EN_0" description="disable"/>
      <bitenum value="1" id="newEnum2" token="EN_1" description="start/busy"/>
    </bitfield>
  </register>
  <register id="IPIPE_HST_MODE" acronym="IPIPE_HST_MODE" offset="0x3A0" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="15" end="1" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="OST" width="1" begin="0" end="0" resetval="0" description="The processing mode selection of the Histogram module. A 0 indicates the mode of the free run, a 1 indicates the mode of the one shot." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="OST_0" description="Free run"/>
      <bitenum value="1" id="newEnum2" token="OST_1" description="One shot"/>
    </bitfield>
  </register>
  <register id="IPIPE_HST_SEL" acronym="IPIPE_HST_SEL" offset="0x3A4" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="13" begin="15" end="3" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="SEL" width="1" begin="2" end="2" resetval="0" description="Input selection. When SEL0=0, RGBY are sampled from the output of the line buffer in noise filter-2. When SEL0=1, YCbCr are sampled at the output of RGB2YCbCr module. Y is sampled twice." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="SEL_0" description="From noise filter input"/>
      <bitenum value="1" id="newEnum2" token="SEL_1" description="From RGBtoYUV"/>
    </bitfield>
    <bitfield id="TYP" width="2" begin="1" end="0" resetval="0x0" description="G selection in Bayer mode (SEL0=0)" range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="TYP_0" description="Gb"/>
      <bitenum value="1" id="newEnum2" token="TYP_1" description="Gr"/>
      <bitenum value="3" id="newEnum4" token="TYP_3" description="Reserved"/>
      <bitenum value="2" id="newEnum3" token="TYP_2" description="(Gb+Gr)/2"/>
    </bitfield>
  </register>
  <register id="IPIPE_HST_PARA" acronym="IPIPE_HST_PARA" offset="0x3A8" width="32" description="Histogram COL0, COL1, COL2, and COL3 should be set to 1.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BIN" width="2" begin="13" end="12" resetval="0x0" description="The number of the bins." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="BIN_0" description="32"/>
      <bitenum value="1" id="newEnum2" token="BIN_1" description="64"/>
      <bitenum value="3" id="newEnum4" token="BIN_3" description="256"/>
      <bitenum value="2" id="newEnum3" token="BIN_2" description="128"/>
    </bitfield>
    <bitfield id="SHF" width="4" begin="11" end="8" resetval="0x0" description="The shift length of the input data. data = (INPUT &amp;amp;gt;&amp;amp;gt; SHF)" range="" rwaccess="RW"/>
    <bitfield id="COL3" width="1" begin="7" end="7" resetval="0" description="The on/off selection of the color pattern 3 (Y)." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="COL3_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="COL3_1" description="Enable"/>
    </bitfield>
    <bitfield id="COL2" width="1" begin="6" end="6" resetval="0" description="The on/off selection of the color pattern 2 (B)." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="COL2_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="COL2_1" description="Enable"/>
    </bitfield>
    <bitfield id="COL1" width="1" begin="5" end="5" resetval="0" description="The on/off selection of the color pattern 1 (G)." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="COL1_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="COL1_1" description="Enable"/>
    </bitfield>
    <bitfield id="COL0" width="1" begin="4" end="4" resetval="0" description="The on/off selection of the color pattern 0 (R)." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="COL0_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="COL0_1" description="Enable"/>
    </bitfield>
    <bitfield id="RGN3" width="1" begin="3" end="3" resetval="0" description="The on/off selection of the region 3." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="RGN3_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="RGN3_1" description="Enable"/>
    </bitfield>
    <bitfield id="RGN2" width="1" begin="2" end="2" resetval="0" description="The on/off selection of the region 2." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="RGN2_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="RGN2_1" description="Enable"/>
    </bitfield>
    <bitfield id="RGN1" width="1" begin="1" end="1" resetval="0" description="The on/off selection of the region 1." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="RGN1_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="RGN1_1" description="Enable"/>
    </bitfield>
    <bitfield id="RGN0" width="1" begin="0" end="0" resetval="0" description="The on/off selection of the region 0." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="RGN0_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="RGN0_1" description="Enable"/>
    </bitfield>
  </register>
  <register id="IPIPE_HST_0_VPS" acronym="IPIPE_HST_0_VPS" offset="0x3AC" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The vertical position of the region 0 from theIPIPE_SRC_VPS. The region 0 will start the Histogram processing from VAL line. VAL[0] can not be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="0" description="The vertical position of the region 0 from theIPIPE_SRC_VPS. The region 0 will start the Histogram processing from VAL line. VAL[0] can not be written." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_HST_0_VSZ" acronym="IPIPE_HST_0_VSZ" offset="0x3B0" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The vertical size of the region 0. The Histogram processing of the region 0 will process (VAL+1) lines." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="1" description="The vertical size of the region 0. The Histogram processing of the region 0 will process (VAL+1) lines. VAL[0] cannot be written." range="" rwaccess="R Rreturns1s"/>
  </register>
  <register id="IPIPE_HST_0_HPS" acronym="IPIPE_HST_0_HPS" offset="0x3B4" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The horizontal position of the region 0 from theIPIPE_SRC_HPS. The region 0 will start the Histogram processing from VAL clocks. VAL[0] can not be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="0" description="The horizontal position of the region 0 from theIPIPE_SRC_HPS. The region 0 will start the Histogram processing from VAL clocks. VAL[0] can not be written." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_HST_0_HSZ" acronym="IPIPE_HST_0_HSZ" offset="0x3B8" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The horizontal size of the region 0. The Histogram processing of the region 0 will process (VAL+1) clocks. VAL[0] cannot be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="1" description="The horizontal size of the region 0. The Histogram processing of the region 0 will process (VAL+1) clocks. VAL[0] cannot be written." range="" rwaccess="R Rreturns1s"/>
  </register>
  <register id="IPIPE_HST_1_VPS" acronym="IPIPE_HST_1_VPS" offset="0x3BC" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The vertical position of the region 0 from theIPIPE_SRC_VPS. The region 1 will start the Histogram processing from VAL line. VAL[0] can not be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="0" description="The vertical position of the region 0 from theIPIPE_SRC_VPS. The region 1 will start the Histogram processing from VAL line. VAL[0] can not be written." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_HST_1_VSZ" acronym="IPIPE_HST_1_VSZ" offset="0x3C0" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The vertical size of the region 1. The Histogram processing of the region 1 will process (VAL+1) lines. VAL[0] cannot be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="1" description="The vertical size of the region 1. The Histogram processing of the region 1 will process (VAL+1) lines. VAL[0] cannot be written." range="" rwaccess="R Rreturns1s"/>
  </register>
  <register id="IPIPE_HST_1_HPS" acronym="IPIPE_HST_1_HPS" offset="0x3C4" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The horizontal position of the region 0 from theIPIPE_SRC_HPS. The region 1 will start the Histogram processing from VAL clocks. VAL[0] can not be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="0" description="The horizontal position of the region 0 from theIPIPE_SRC_HPS. The region 1 will start the Histogram processing from VAL clocks. VAL[0] can not be written." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_HST_1_HSZ" acronym="IPIPE_HST_1_HSZ" offset="0x3C8" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The horizontal size of the region 1. The Histogram processing of the region 1 will process (VAL+1) clocks. VAL[0] cannot be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="1" description="The horizontal size of the region 1. The Histogram processing of the region 1 will process (VAL+1) clocks. VAL[0] cannot be written." range="" rwaccess="R Rreturns1s"/>
  </register>
  <register id="IPIPE_HST_2_VPS" acronym="IPIPE_HST_2_VPS" offset="0x3CC" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The vertical position of the region 0 from theIPIPE_SRC_VPS. The region 2 will start the Histogram processing from VAL line. VAL[0] can not be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="0" description="The vertical position of the region 0 from theIPIPE_SRC_VPS. The region 2 will start the Histogram processing from VAL line. VAL[0] can not be written." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_HST_2_VSZ" acronym="IPIPE_HST_2_VSZ" offset="0x3D0" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The vertical size of the region 2. The Histogram processing of the region 2 will process (VAL+1) lines. VAL[0] cannot be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="1" description="The vertical size of the region 2. The Histogram processing of the region 2 will process (VAL+1) lines. VAL[0] cannot be written." range="" rwaccess="R Rreturns1s"/>
  </register>
  <register id="IPIPE_HST_2_HPS" acronym="IPIPE_HST_2_HPS" offset="0x3D4" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The horizontal position of the region 0 from theIPIPE_SRC_HPS. The region 2 will start the Histogram processing from VAL clocks. VAL[0] can not be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="0" description="The horizontal position of the region 0 from theIPIPE_SRC_HPS. The region 2 will start the Histogram processing from VAL clocks. VAL[0] can not be written." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_HST_2_HSZ" acronym="IPIPE_HST_2_HSZ" offset="0x3D8" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The horizontal size of the region 2. The Histogram processing of the region 2 will process (VAL+1) clocks. VAL[0] cannot be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="1" description="The horizontal size of the region 2. The Histogram processing of the region 2 will process (VAL+1) clocks. VAL[0] cannot be written." range="" rwaccess="R Rreturns1s"/>
  </register>
  <register id="IPIPE_HST_3_VPS" acronym="IPIPE_HST_3_VPS" offset="0x3DC" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The vertical position of the region 0 from theIPIPE_SRC_VPS. The region 3 will start the Histogram processing from VAL line. VAL[0] can not be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="0" description="The vertical position of the region 0 from theIPIPE_SRC_VPS. The region 3 will start the Histogram processing from VAL line. VAL[0] can not be written." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_HST_3_VSZ" acronym="IPIPE_HST_3_VSZ" offset="0x3E0" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The vertical size of the region 3. The Histogram processing of the region 3 will process (VAL+1) lines. VAL[0] cannot be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="1" description="The vertical size of the region 3. The Histogram processing of the region 3 will process (VAL+1) lines. VAL[0] cannot be written." range="" rwaccess="R Rreturns1s"/>
  </register>
  <register id="IPIPE_HST_3_HPS" acronym="IPIPE_HST_3_HPS" offset="0x3E4" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The horizontal position of the region 0 from theIPIPE_SRC_HPS. The region 3 will start the Histogram processing from VAL clocks. VAL[0] can not be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="0" description="The horizontal position of the region 0 from theIPIPE_SRC_HPS. The region 3 will start the Histogram processing from VAL clocks. VAL[0] can not be written." range="" rwaccess="R"/>
  </register>
  <register id="IPIPE_HST_3_HSZ" acronym="IPIPE_HST_3_HSZ" offset="0x3E8" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VAL" width="12" begin="12" end="1" resetval="0x000" description="The horizontal size of the region 3. The Histogram processing of the region 3 will process (VAL+1) clocks. VAL[0] cannot be written." range="" rwaccess="RW"/>
    <bitfield id="VAL_RESERVED" width="1" begin="0" end="0" resetval="1" description="The horizontal size of the region 3. The Histogram processing of the region 3 will process (VAL+1) clocks. VAL[0] cannot be written." range="" rwaccess="R Rreturns1s"/>
  </register>
  <register id="IPIPE_HST_TBL" acronym="IPIPE_HST_TBL" offset="0x3EC" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="CLR" width="1" begin="1" end="1" resetval="0" description="Histogram memory clear. The histogram can be cleared before the start of operations. However, the clear takes 512 cycles and therefore: + if line size &amp;amp;gt; 512, the first line must not be used for histogram computation. + if line size &amp;amp;lt; 512, ceil (512/line size) lines must not be used for histogram computation. It's the programmer's responsibility to set the histogram computation area outside the 'clear' area." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="CLR_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="CLR_1" description="Enable"/>
    </bitfield>
    <bitfield id="SEL" width="1" begin="0" end="0" resetval="0" description="This bit must be used to select which memory is used to store the histogram data. By selecting alternatively one or the other bit, one can double buffer the histogram output buffer. The 4-KiB memory can either be read by the CPU or a DMA request." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="SEL_0" description="Use Table 0 and 1 = 4 KiB in the memory ISP map."/>
      <bitenum value="1" id="newEnum2" token="SEL_1" description="Use Table 2 and 3 = 4 KiB in the memory ISP map."/>
    </bitfield>
  </register>
  <register id="IPIPE_HST_MUL_R" acronym="IPIPE_HST_MUL_R" offset="0x3F0" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="GAIN" width="8" begin="7" end="0" resetval="0x00" description="Gain" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_HST_MUL_GR" acronym="IPIPE_HST_MUL_GR" offset="0x3F4" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="GAIN" width="8" begin="7" end="0" resetval="0x00" description="Gain" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_HST_MUL_GB" acronym="IPIPE_HST_MUL_GB" offset="0x3F8" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="GAIN" width="8" begin="7" end="0" resetval="0x00" description="Gain" range="" rwaccess="RW"/>
  </register>
  <register id="IPIPE_HST_MUL_B" acronym="IPIPE_HST_MUL_B" offset="0x3FC" width="32" description="Histogram">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="GAIN" width="8" begin="7" end="0" resetval="0x00" description="Gain" range="" rwaccess="RW"/>
  </register>
</module>
