// Seed: 1301940116
module module_0 #(
    parameter id_7 = 32'd97,
    parameter id_8 = 32'd53
) (
    input tri0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input wor id_3,
    output supply0 id_4
);
  wire id_6;
  defparam id_7.id_8 = 1'b0;
  xor primCall (id_1, id_2, id_3, id_6, id_7, id_8, id_9);
  wire id_9;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri0 id_3
);
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 ();
  wire id_1 = id_1;
  assign module_0.type_2 = 0;
endmodule
