GowinSynthesis start
Running parser ...
Analyzing Verilog file 'N:\EECS373-BLOONS\VGAdriver\src\driver.v'
Analyzing Verilog file 'N:\EECS373-BLOONS\VGAdriver\src\memory.v'
Compiling module 'driver'("N:\EECS373-BLOONS\VGAdriver\src\driver.v":1)
Compiling module 'coord_list'("N:\EECS373-BLOONS\VGAdriver\src\memory.v":1)
NOTE  (EX0101) : Current top module is "driver"
[5%] Running netlist conversion ...
WARN  (CV0020) : Input DATA[7:3] is unused("N:\EECS373-BLOONS\VGAdriver\src\driver.v":19)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "coord_list" instantiated to "inst" is swept in optimizing("N:\EECS373-BLOONS\VGAdriver\src\driver.v":41)
[95%] Generate netlist file "N:\EECS373-BLOONS\VGAdriver\impl\gwsynthesis\VGAdriver.vg" completed
[100%] Generate report file "N:\EECS373-BLOONS\VGAdriver\impl\gwsynthesis\VGAdriver_syn.rpt.html" completed
GowinSynthesis finish
