#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5aab484225b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5aab48422740 .scope module, "uart" "uart" 3 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RSTi";
    .port_info 2 /INPUT 1 "RXi";
    .port_info 3 /INPUT 32 "BAUD_RATEi";
    .port_info 4 /INPUT 1 "BAUD_RATE_WEi";
    .port_info 5 /INPUT 1 "BAUD_RATE_RDi";
    .port_info 6 /OUTPUT 1 "DONEo";
    .port_info 7 /INPUT 1 "RDi";
    .port_info 8 /OUTPUT 8 "DATAo";
    .port_info 9 /OUTPUT 1 "EMPTYo";
    .port_info 10 /OUTPUT 1 "FULLo";
P_0x5aab48436f60 .param/l "CLK_FREQ" 0 3 4, +C4<00000101111101011110000100000000>;
P_0x5aab48436fa0 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0x5aab48436fe0 .param/l "FIFO_DEPTH" 0 3 6, +C4<00000000000000000000000000010000>;
o0x7ab1f7e466a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aab484656a0_0 .net "BAUD_RATE_RDi", 0 0, o0x7ab1f7e466a8;  0 drivers
o0x7ab1f7e46798 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aab48465760_0 .net "BAUD_RATE_WEi", 0 0, o0x7ab1f7e46798;  0 drivers
o0x7ab1f7e46a98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5aab48465870_0 .net "BAUD_RATEi", 31 0, o0x7ab1f7e46a98;  0 drivers
o0x7ab1f7e46018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aab48465910_0 .net "CLKip", 0 0, o0x7ab1f7e46018;  0 drivers
v0x5aab484659b0_0 .net "DATAo", 7 0, v0x5aab48437c40_0;  1 drivers
v0x5aab48465aa0_0 .var "DONEo", 0 0;
v0x5aab48465b40_0 .net "EMPTYo", 0 0, L_0x5aab484767e0;  1 drivers
v0x5aab48465c10_0 .net "FULLo", 0 0, L_0x5aab48476510;  1 drivers
o0x7ab1f7e46108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aab48465ce0_0 .net "RDi", 0 0, o0x7ab1f7e46108;  0 drivers
o0x7ab1f7e46138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aab48465db0_0 .net "RSTi", 0 0, o0x7ab1f7e46138;  0 drivers
o0x7ab1f7e46978 .functor BUFZ 1, C4<z>; HiZ drive
v0x5aab48465e50_0 .net "RXi", 0 0, o0x7ab1f7e46978;  0 drivers
v0x5aab48465ef0_0 .net "data", 7 0, v0x5aab48464440_0;  1 drivers
v0x5aab48465fe0_0 .net "done", 0 0, v0x5aab484644e0_0;  1 drivers
v0x5aab484660d0_0 .net "ready", 0 0, v0x5aab484645b0_0;  1 drivers
S_0x5aab48420f80 .scope module, "fifo_inst" "DualPortFIFO" 3 50, 4 219 0, S_0x5aab48422740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RSTi";
    .port_info 2 /INPUT 8 "DATAi";
    .port_info 3 /INPUT 1 "WEi";
    .port_info 4 /OUTPUT 1 "FULLo";
    .port_info 5 /OUTPUT 8 "DATAo";
    .port_info 6 /INPUT 1 "RDi";
    .port_info 7 /OUTPUT 1 "EMPTYo";
P_0x5aab48413620 .param/l "DATA_WIDTH" 0 4 220, +C4<00000000000000000000000000001000>;
P_0x5aab48413660 .param/l "FIFO_DEPTH" 0 4 221, +C4<00000000000000000000000000010000>;
v0x5aab48437460_0 .net "CLKip", 0 0, o0x7ab1f7e46018;  alias, 0 drivers
v0x5aab48437790_0 .net "DATAi", 7 0, v0x5aab48464440_0;  alias, 1 drivers
v0x5aab48437c40_0 .var "DATAo", 7 0;
v0x5aab48437f70_0 .net "EMPTYo", 0 0, L_0x5aab484767e0;  alias, 1 drivers
v0x5aab48438420_0 .net "FULLo", 0 0, L_0x5aab48476510;  alias, 1 drivers
v0x5aab48438750_0 .net "RDi", 0 0, o0x7ab1f7e46108;  alias, 0 drivers
v0x5aab48438cd0_0 .net "RSTi", 0 0, o0x7ab1f7e46138;  alias, 0 drivers
v0x5aab48460a40_0 .net "WEi", 0 0, v0x5aab484644e0_0;  alias, 1 drivers
v0x5aab48460b00_0 .net *"_ivl_0", 31 0, L_0x5aab48466350;  1 drivers
L_0x7ab1f7ad00a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aab48460be0_0 .net *"_ivl_11", 26 0, L_0x7ab1f7ad00a8;  1 drivers
L_0x7ab1f7ad00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aab48460cc0_0 .net/2u *"_ivl_12", 31 0, L_0x7ab1f7ad00f0;  1 drivers
L_0x7ab1f7ad0018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5aab48460da0_0 .net *"_ivl_3", 26 0, L_0x7ab1f7ad0018;  1 drivers
L_0x7ab1f7ad0060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5aab48460e80_0 .net/2u *"_ivl_4", 31 0, L_0x7ab1f7ad0060;  1 drivers
v0x5aab48460f60_0 .net *"_ivl_8", 31 0, L_0x5aab484766a0;  1 drivers
v0x5aab48461040_0 .var "count", 4 0;
v0x5aab48461120 .array "fifo_mem", 15 0, 7 0;
v0x5aab484611e0_0 .var "rd_ptr", 3 0;
v0x5aab484613d0_0 .var "wr_ptr", 3 0;
E_0x5aab484283d0 .event posedge, v0x5aab48438cd0_0, v0x5aab48437460_0;
L_0x5aab48466350 .concat [ 5 27 0 0], v0x5aab48461040_0, L_0x7ab1f7ad0018;
L_0x5aab48476510 .cmp/eq 32, L_0x5aab48466350, L_0x7ab1f7ad0060;
L_0x5aab484766a0 .concat [ 5 27 0 0], v0x5aab48461040_0, L_0x7ab1f7ad00a8;
L_0x5aab484767e0 .cmp/eq 32, L_0x5aab484766a0, L_0x7ab1f7ad00f0;
S_0x5aab484615b0 .scope module, "uart_rx_inst" "uart_rx" 3 34, 5 12 0, S_0x5aab48422740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RSTi";
    .port_info 2 /INPUT 1 "RXi";
    .port_info 3 /INPUT 1 "BAUD_RATE_RDi";
    .port_info 4 /INPUT 1 "BAUD_RATE_WEi";
    .port_info 5 /INPUT 32 "BAUD_RATEi";
    .port_info 6 /OUTPUT 1 "DONEo";
    .port_info 7 /OUTPUT 1 "READYo";
    .port_info 8 /OUTPUT 8 "DATAo";
P_0x5aab48442510 .param/l "DATA_WDTH" 0 5 15, +C4<00000000000000000000000000001000>;
P_0x5aab48442550 .param/l "FREQ_CLK" 0 5 14, +C4<00000101111101011110000100000000>;
enum0x5aab483e0bb0 .enum4 (2)
   "IDLE" 2'b00,
   "START" 2'b01,
   "RECEIVE" 2'b10,
   "STOP" 2'b11
 ;
v0x5aab48464130_0 .net "BAUD_RATE_RDi", 0 0, o0x7ab1f7e466a8;  alias, 0 drivers
v0x5aab48464200_0 .net "BAUD_RATE_WEi", 0 0, o0x7ab1f7e46798;  alias, 0 drivers
v0x5aab484642d0_0 .net "BAUD_RATEi", 31 0, o0x7ab1f7e46a98;  alias, 0 drivers
v0x5aab484643a0_0 .net "CLKip", 0 0, o0x7ab1f7e46018;  alias, 0 drivers
v0x5aab48464440_0 .var "DATAo", 7 0;
v0x5aab484644e0_0 .var "DONEo", 0 0;
v0x5aab484645b0_0 .var "READYo", 0 0;
v0x5aab48464650_0 .net "RSTi", 0 0, o0x7ab1f7e46138;  alias, 0 drivers
v0x5aab48464740_0 .net "RXi", 0 0, o0x7ab1f7e46978;  alias, 0 drivers
v0x5aab484647e0_0 .var "STATE", 1 0;
v0x5aab48464880_0 .var/2u "baud_rate", 31 0;
v0x5aab48464970_0 .net "baud_rate_read", 0 0, v0x5aab48462710_0;  1 drivers
v0x5aab48464a10_0 .net "baud_rate_we", 0 0, v0x5aab48462c70_0;  1 drivers
v0x5aab48464b00_0 .var/2u "bit_cntr", 31 0;
v0x5aab48464bc0_0 .var "bit_idx", 3 0;
v0x5aab48464ca0_0 .net/2u "br", 31 0, L_0x5aab484662b0;  1 drivers
v0x5aab48464d80_0 .var/2u "clk_count", 31 0;
v0x5aab48464f70_0 .var "data", 7 0;
v0x5aab48465050_0 .var "done", 0 0;
v0x5aab48465110_0 .var/2u "half_bit_cntr", 31 0;
v0x5aab484651f0_0 .var "half_rx_strb", 0 0;
v0x5aab484652b0_0 .var "ready", 0 0;
v0x5aab48465370_0 .net "rst", 0 0, v0x5aab48463630_0;  1 drivers
v0x5aab48465410_0 .net "rx", 0 0, v0x5aab48463b60_0;  1 drivers
v0x5aab484654b0_0 .var "rx_strb", 0 0;
E_0x5aab48427cc0 .event edge, v0x5aab48464f70_0, v0x5aab484652b0_0, v0x5aab48465050_0;
E_0x5aab483f4390 .event edge, v0x5aab484642d0_0;
L_0x5aab484662b0 .cast/2 32, v0x5aab48461eb0_0;
S_0x5aab484619c0 .scope module, "baud_rate_mem" "mem" 5 54, 6 10 0, S_0x5aab484615b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "RDi";
    .port_info 2 /INPUT 1 "WEi";
    .port_info 3 /INPUT 32 "DATAi";
    .port_info 4 /OUTPUT 32 "Qo";
P_0x5aab48461bc0 .param/l "DATA_WIDTH" 0 6 12, +C4<00000000000000000000000000100000>;
v0x5aab48461d00_0 .net "CLKip", 0 0, o0x7ab1f7e46018;  alias, 0 drivers
v0x5aab48461df0_0 .net "DATAi", 31 0, v0x5aab48464880_0;  1 drivers
v0x5aab48461eb0_0 .var "Qo", 31 0;
v0x5aab48461fa0_0 .net "RDi", 0 0, v0x5aab48462710_0;  alias, 1 drivers
v0x5aab48462060_0 .net "WEi", 0 0, v0x5aab48462c70_0;  alias, 1 drivers
v0x5aab48462170_0 .var "ram", 31 0;
E_0x5aab484439d0 .event posedge, v0x5aab48437460_0;
S_0x5aab484622f0 .scope module, "br_rd_stab" "sync" 5 51, 7 10 0, S_0x5aab484615b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x5aab48462540_0 .net "CLKip", 0 0, o0x7ab1f7e46018;  alias, 0 drivers
v0x5aab48462650_0 .net "SIGi", 0 0, o0x7ab1f7e466a8;  alias, 0 drivers
v0x5aab48462710_0 .var "SIGo", 0 0;
v0x5aab484627b0_0 .var "meta_sig", 0 0;
S_0x5aab484628b0 .scope module, "br_we_stab" "sync" 5 50, 7 10 0, S_0x5aab484615b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x5aab48462b10_0 .net "CLKip", 0 0, o0x7ab1f7e46018;  alias, 0 drivers
v0x5aab48462bb0_0 .net "SIGi", 0 0, o0x7ab1f7e46798;  alias, 0 drivers
v0x5aab48462c70_0 .var "SIGo", 0 0;
v0x5aab48462d70_0 .var "meta_sig", 0 0;
S_0x5aab48462e70 .scope begin, "calc_bit_value" "calc_bit_value" 5 72, 5 72 0, S_0x5aab484615b0;
 .timescale -9 -12;
S_0x5aab48463050 .scope begin, "fsm_uart_rx" "fsm_uart_rx" 5 129, 5 129 0, S_0x5aab484615b0;
 .timescale -9 -12;
S_0x5aab48463280 .scope module, "rst_stab" "sync" 5 49, 7 10 0, S_0x5aab484615b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x5aab484634b0_0 .net "CLKip", 0 0, o0x7ab1f7e46018;  alias, 0 drivers
v0x5aab48463570_0 .net "SIGi", 0 0, o0x7ab1f7e46138;  alias, 0 drivers
v0x5aab48463630_0 .var "SIGo", 0 0;
v0x5aab48463700_0 .var "meta_sig", 0 0;
S_0x5aab48463800 .scope module, "rx_stab" "sync" 5 48, 7 10 0, S_0x5aab484615b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLKip";
    .port_info 1 /INPUT 1 "SIGi";
    .port_info 2 /OUTPUT 1 "SIGo";
v0x5aab484639e0_0 .net "CLKip", 0 0, o0x7ab1f7e46018;  alias, 0 drivers
v0x5aab48463aa0_0 .net "SIGi", 0 0, o0x7ab1f7e46978;  alias, 0 drivers
v0x5aab48463b60_0 .var "SIGo", 0 0;
v0x5aab48463c30_0 .var "meta_sig", 0 0;
S_0x5aab48463d70 .scope begin, "set_out" "set_out" 5 184, 5 184 0, S_0x5aab484615b0;
 .timescale -9 -12;
S_0x5aab48463f50 .scope begin, "strobe_logic" "strobe_logic" 5 79, 5 79 0, S_0x5aab484615b0;
 .timescale -9 -12;
    .scope S_0x5aab48463800;
T_0 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab48463aa0_0;
    %assign/vec4 v0x5aab48463c30_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5aab48463800;
T_1 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab48463c30_0;
    %assign/vec4 v0x5aab48463b60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5aab48463280;
T_2 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab48463570_0;
    %assign/vec4 v0x5aab48463700_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5aab48463280;
T_3 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab48463700_0;
    %assign/vec4 v0x5aab48463630_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5aab484628b0;
T_4 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab48462bb0_0;
    %assign/vec4 v0x5aab48462d70_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5aab484628b0;
T_5 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab48462d70_0;
    %assign/vec4 v0x5aab48462c70_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5aab484622f0;
T_6 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab48462650_0;
    %assign/vec4 v0x5aab484627b0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5aab484622f0;
T_7 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab484627b0_0;
    %assign/vec4 v0x5aab48462710_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5aab484619c0;
T_8 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab48462060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5aab48461df0_0;
    %assign/vec4 v0x5aab48462170_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5aab484619c0;
T_9 ;
    %wait E_0x5aab484439d0;
    %load/vec4 v0x5aab48461fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5aab48462170_0;
    %assign/vec4 v0x5aab48461eb0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5aab484615b0;
T_10 ;
Ewait_0 .event/or E_0x5aab483f4390, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x5aab48462e70;
    %jmp t_0;
    .scope S_0x5aab48462e70;
t_1 ;
    %load/vec4 v0x5aab484642d0_0;
    %cast2;
    %store/vec4 v0x5aab48464880_0, 0, 32;
    %pushi/vec4 100000000, 0, 32;
    %load/vec4 v0x5aab48464880_0;
    %div;
    %cast2;
    %store/vec4 v0x5aab48464b00_0, 0, 32;
    %load/vec4 v0x5aab48464b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cast2;
    %store/vec4 v0x5aab48465110_0, 0, 32;
    %end;
    .scope S_0x5aab484615b0;
t_0 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5aab484615b0;
T_11 ;
    %wait E_0x5aab484439d0;
    %fork t_3, S_0x5aab48463f50;
    %jmp t_2;
    .scope S_0x5aab48463f50;
t_3 ;
    %load/vec4 v0x5aab48465370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aab48464d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aab484651f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aab484654b0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5aab484647e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aab48464d80_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aab48464d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aab484651f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aab484654b0_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x5aab48464d80_0;
    %load/vec4 v0x5aab48465110_0;
    %cmp/e;
    %jmp/0xz  T_11.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aab484651f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aab48464d80_0, 0;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aab484651f0_0, 0;
    %load/vec4 v0x5aab48464d80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x5aab48464d80_0, 0;
T_11.9 ;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x5aab48464d80_0;
    %load/vec4 v0x5aab48464b00_0;
    %cmp/e;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aab484654b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aab48464d80_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aab484654b0_0, 0;
    %load/vec4 v0x5aab48464d80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x5aab48464d80_0, 0;
T_11.11 ;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x5aab48464d80_0;
    %load/vec4 v0x5aab48464b00_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aab484654b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aab48464d80_0, 0;
    %jmp T_11.13;
T_11.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aab484654b0_0, 0;
    %load/vec4 v0x5aab48464d80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x5aab48464d80_0, 0;
T_11.13 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
T_11.1 ;
    %end;
    .scope S_0x5aab484615b0;
t_2 %join;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5aab484615b0;
T_12 ;
    %wait E_0x5aab484439d0;
    %fork t_5, S_0x5aab48463050;
    %jmp t_4;
    .scope S_0x5aab48463050;
t_5 ;
    %load/vec4 v0x5aab48465370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aab48464bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5aab48464d80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5aab484647e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5aab484647e0_0, 0;
    %jmp T_12.7;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aab484652b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aab48465050_0, 0;
    %load/vec4 v0x5aab48465410_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.8, 4;
    %load/vec4 v0x5aab48465410_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %assign/vec4 v0x5aab484647e0_0, 0;
T_12.8 ;
    %jmp T_12.7;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5aab484652b0_0, 0;
    %load/vec4 v0x5aab484651f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %load/vec4 v0x5aab48465410_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x5aab48465410_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.16, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.17, 8;
T_12.16 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_12.17, 8;
 ; End of false expr.
    %blend;
T_12.17;
    %assign/vec4 v0x5aab484647e0_0, 0;
T_12.14 ;
    %jmp T_12.13;
T_12.12 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5aab484647e0_0, 0;
T_12.13 ;
    %jmp T_12.7;
T_12.4 ;
    %load/vec4 v0x5aab484654b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x5aab48465410_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5aab48464bc0_0;
    %assign/vec4/off/d v0x5aab48464f70_0, 4, 5;
    %load/vec4 v0x5aab48464bc0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_12.20, 5;
    %load/vec4 v0x5aab48464bc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5aab48464bc0_0, 0;
    %jmp T_12.21;
T_12.20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aab48464bc0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5aab484647e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5aab48465050_0, 0;
T_12.21 ;
    %jmp T_12.19;
T_12.18 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5aab484647e0_0, 0;
T_12.19 ;
    %jmp T_12.7;
T_12.5 ;
    %load/vec4 v0x5aab484654b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.22, 8;
    %load/vec4 v0x5aab484654b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.24, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_12.25, 8;
T_12.24 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_12.25, 8;
 ; End of false expr.
    %blend;
T_12.25;
    %assign/vec4 v0x5aab484647e0_0, 0;
T_12.22 ;
    %jmp T_12.7;
T_12.7 ;
    %pop/vec4 1;
T_12.1 ;
    %end;
    .scope S_0x5aab484615b0;
t_4 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5aab484615b0;
T_13 ;
Ewait_1 .event/or E_0x5aab48427cc0, E_0x0;
    %wait Ewait_1;
    %fork t_7, S_0x5aab48463d70;
    %jmp t_6;
    .scope S_0x5aab48463d70;
t_7 ;
    %load/vec4 v0x5aab48464f70_0;
    %store/vec4 v0x5aab48464440_0, 0, 8;
    %load/vec4 v0x5aab484652b0_0;
    %store/vec4 v0x5aab484645b0_0, 0, 1;
    %load/vec4 v0x5aab48465050_0;
    %store/vec4 v0x5aab484644e0_0, 0, 1;
    %end;
    .scope S_0x5aab484615b0;
t_6 %join;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5aab48420f80;
T_14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5aab484613d0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5aab484611e0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5aab48461040_0, 0, 5;
    %end;
    .thread T_14, $init;
    .scope S_0x5aab48420f80;
T_15 ;
    %wait E_0x5aab484283d0;
    %load/vec4 v0x5aab48438cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aab484613d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5aab484611e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5aab48461040_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5aab48460a40_0;
    %load/vec4 v0x5aab48438420_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5aab48437790_0;
    %load/vec4 v0x5aab484613d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5aab48461120, 0, 4;
    %load/vec4 v0x5aab484613d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.4, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v0x5aab484613d0_0;
    %addi 1, 0, 4;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %assign/vec4 v0x5aab484613d0_0, 0;
T_15.2 ;
    %load/vec4 v0x5aab48438750_0;
    %load/vec4 v0x5aab48437f70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x5aab484611e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5aab48461120, 4;
    %assign/vec4 v0x5aab48437c40_0, 0;
    %load/vec4 v0x5aab484611e0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %load/vec4 v0x5aab484611e0_0;
    %addi 1, 0, 4;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %assign/vec4 v0x5aab484611e0_0, 0;
T_15.6 ;
    %load/vec4 v0x5aab48460a40_0;
    %load/vec4 v0x5aab48438420_0;
    %nor/r;
    %and;
    %load/vec4 v0x5aab48438750_0;
    %load/vec4 v0x5aab48437f70_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %jmp T_15.14;
T_15.10 ;
    %load/vec4 v0x5aab48461040_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5aab48461040_0, 0;
    %jmp T_15.14;
T_15.11 ;
    %load/vec4 v0x5aab48461040_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5aab48461040_0, 0;
    %jmp T_15.14;
T_15.12 ;
    %load/vec4 v0x5aab48461040_0;
    %assign/vec4 v0x5aab48461040_0, 0;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "/home/imp/work/uart/src/uart.sv";
    "/home/imp/work/uart/src/fifo.sv";
    "/home/imp/work/uart/src/uart_rx.sv";
    "/home/imp/work/uart/src/uart_rx_mem.sv";
    "/home/imp/work/uart/src/sync.sv";
