==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 6 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.451 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.03 seconds. CPU system time: 4.35 seconds. Elapsed time: 24.4 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 448,323 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 366,165 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,947 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,918 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:106:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:139:24)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:143:24)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:147:24)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:178:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:185:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_TRANSFER' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:191:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:197:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:224:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:229:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:233:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:259:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:264:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:268:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 4 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 4 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1' completely with a factor of 4 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_READ' (Crypto1.cpp:139:24) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_PROCESS' (Crypto1.cpp:143:24) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_WRITE' (Crypto1.cpp:147:24) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:161:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:161:13) in function 'Crypto1' completely with a factor of 4 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:178:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:185:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_TRANSFER' (Crypto1.cpp:191:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:197:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1' completely with a factor of 4 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:224:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:229:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:233:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1' completely with a factor of 4 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:259:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:264:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:268:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ModInput': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ModRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:265:29)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:230:29)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:186:29)
INFO: [HLS 214-364] Automatically inlining function 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:144:28)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.180)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Arithmetic.cpp:197:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'DataRAM' due to pipeline pragma (Crypto1.cpp:175:9)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. (Crypto1.cpp:28:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.71 seconds. CPU system time: 0.47 seconds. Elapsed time: 12.2 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.491 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:349) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:349) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:286) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_300_1' (Crypto1.cpp:300) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_318_5' (Crypto1.cpp:318) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_6' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:352) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_368_7' (Crypto1.cpp:368) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_389_11' (Crypto1.cpp:389) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_399_12' (Crypto1.cpp:399) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.3' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.3' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:349:26) to (Crypto1.cpp:400:28) in function 'Crypto1'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.86 seconds; current allocated memory: 1.565 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:279:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:346:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:344:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 102.7 seconds. CPU system time: 0.35 seconds. Elapsed time: 103.06 seconds; current allocated memory: 2.680 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.49 seconds. CPU system time: 0.06 seconds. Elapsed time: 4.56 seconds; current allocated memory: 2.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 24, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.681 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('k', Crypto1.cpp:349) and 'icmp' operation ('icmp_ln349', Crypto1.cpp:349).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_254', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_254', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_254', Crypto1.cpp:357) on array 'DataRAM'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.72 seconds. CPU system time: 5.58 seconds. Elapsed time: 27.49 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 448,323 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 362,237 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,658 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,646 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:106:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:139:24)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:143:24)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:147:24)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:178:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:185:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_TRANSFER' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:191:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:197:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:224:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:229:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:233:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:259:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:264:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:268:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_READ' (Crypto1.cpp:139:24) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_PROCESS' (Crypto1.cpp:143:24) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_WRITE' (Crypto1.cpp:147:24) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:161:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:161:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:178:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:185:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_TRANSFER' (Crypto1.cpp:191:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:197:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:224:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:229:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:233:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:259:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:264:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:268:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ModInput': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ModRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:265:29)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:230:29)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:186:29)
INFO: [HLS 214-364] Automatically inlining function 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:144:28)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.180)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Arithmetic.cpp:197:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'DataRAM' due to pipeline pragma (Crypto1.cpp:175:9)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. (Crypto1.cpp:28:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.74 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.52 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.488 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:349) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:349) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:286) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_300_1' (Crypto1.cpp:300) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_318_5' (Crypto1.cpp:318) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_6' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:352) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_368_7' (Crypto1.cpp:368) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_389_11' (Crypto1.cpp:389) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_399_12' (Crypto1.cpp:399) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:349:26) to (Crypto1.cpp:400:28) in function 'Crypto1'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.31 seconds; current allocated memory: 1.564 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:279:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:346:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:344:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 96.46 seconds. CPU system time: 0.44 seconds. Elapsed time: 97.06 seconds; current allocated memory: 2.456 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.81 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.93 seconds; current allocated memory: 2.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 2.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.457 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_398_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_207', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_398_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_207', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_398_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_207', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_398_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_207', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_1_load_297', Crypto1.cpp:354) on array 'DataRAM_1' due to limited memory ports (II = 130). Please consider using a memory core with more ports or partitioning the array 'DataRAM_1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.28 seconds. CPU system time: 1.06 seconds. Elapsed time: 9.44 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.69 seconds. CPU system time: 5.51 seconds. Elapsed time: 27.24 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 448,323 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 362,237 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,658 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,646 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:106:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:139:24)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:143:24)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:147:24)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:178:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:185:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_TRANSFER' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:191:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:197:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:224:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:229:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:233:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:259:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:264:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:268:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_READ' (Crypto1.cpp:139:24) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_PROCESS' (Crypto1.cpp:143:24) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_WRITE' (Crypto1.cpp:147:24) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:161:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:161:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:178:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:185:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_TRANSFER' (Crypto1.cpp:191:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:197:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:224:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:229:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:233:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:259:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:264:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:268:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ModInput': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ModRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:265:29)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:230:29)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:186:29)
INFO: [HLS 214-364] Automatically inlining function 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:144:28)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.180)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Arithmetic.cpp:197:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'DataRAM' due to pipeline pragma (Crypto1.cpp:175:9)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. (Crypto1.cpp:28:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.75 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.42 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.488 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:349) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:349) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:286) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_300_1' (Crypto1.cpp:300) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_318_5' (Crypto1.cpp:318) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_6' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:352) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_368_7' (Crypto1.cpp:368) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_389_11' (Crypto1.cpp:389) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_399_12' (Crypto1.cpp:399) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:349:26) to (Crypto1.cpp:400:28) in function 'Crypto1'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 8.25 seconds; current allocated memory: 1.564 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:279:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:346:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:344:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.73 seconds. CPU system time: 5.53 seconds. Elapsed time: 27.32 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 448,323 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 369,710 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10,614 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 13,644 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:106:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:139:24)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:143:24)
INFO: [HLS 214-291] Loop 'POLY_MOD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:147:24)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:178:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:185:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_TRANSFER' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:191:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:197:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:224:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:229:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:233:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:259:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:264:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:268:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_READ' (Crypto1.cpp:139:24) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_PROCESS' (Crypto1.cpp:143:24) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_WRITE' (Crypto1.cpp:147:24) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:161:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:161:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:178:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:185:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_TRANSFER' (Crypto1.cpp:191:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:197:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:224:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:229:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:233:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:259:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:264:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:268:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ModInput': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ModRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:265:29)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:230:29)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:186:29)
INFO: [HLS 214-364] Automatically inlining function 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:144:28)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.180)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Arithmetic.cpp:197:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=4' for array 'DataRAM' due to pipeline pragma (Crypto1.cpp:222:9)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Cyclic partitioning with factor 2 on dimension 4. (Crypto1.cpp:28:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0.59 seconds. Elapsed time: 7.48 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.485 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:349) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:349) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:286) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_300_1' (Crypto1.cpp:300) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_305_2' (Crypto1.cpp:305) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_312_3' (Crypto1.cpp:312) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_317_4' (Crypto1.cpp:317) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_318_5' (Crypto1.cpp:318) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_6' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:352) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_368_7' (Crypto1.cpp:368) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_374_8' (Crypto1.cpp:374) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_382_9' (Crypto1.cpp:382) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_388_10' (Crypto1.cpp:388) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_389_11' (Crypto1.cpp:389) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_399_12' (Crypto1.cpp:399) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Partitioning array 'TwiddleFactor' (Crypto1.cpp:52) automatically.
INFO: [XFORM 203-102] Partitioning array 'TwiddleIndex' (Crypto1.cpp:53) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:349:26) to (Crypto1.cpp:400:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.31 seconds; current allocated memory: 1.541 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_ROW_LOOP' (Crypto1.cpp:112:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:279:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:346:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:344:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:164:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 9.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 9.21 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.899 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.900 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.900 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.900 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_215_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_69', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_215_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_69', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_215_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_69', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_215_write_ln401', Crypto1.cpp:401) of variable 'NTTData_load_1', Crypto1.cpp:403 on array 'DataRAM' and 'load' operation ('DataRAM_load_69', Crypto1.cpp:357) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_1_load_64', Crypto1.cpp:354) on array 'DataRAM_1' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_128', Crypto1.cpp:354) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_128', Crypto1.cpp:354) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_128', Crypto1.cpp:354) on array 'DataRAM' due to limited memory ports (II = 115). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 116, Depth = 118, loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1157.83 seconds. CPU system time: 0.54 seconds. Elapsed time: 1159.14 seconds; current allocated memory: 1.913 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln331', Crypto1.cpp:331) of variable 'NTTData_load', Crypto1.cpp:331 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:289) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln331', Crypto1.cpp:331) of variable 'NTTData_load', Crypto1.cpp:331 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:289) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln331', Crypto1.cpp:331) of variable 'NTTData_load', Crypto1.cpp:331 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:289) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln331', Crypto1.cpp:331) of variable 'NTTData_load', Crypto1.cpp:331 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:289) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_1_load_22', Crypto1.cpp:289) on array 'DataRAM_1' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_1'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_60', Crypto1.cpp:289) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_60', Crypto1.cpp:289) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_60', Crypto1.cpp:289) on array 'DataRAM' due to limited memory ports (II = 115). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 116, Depth = 118, loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1127.27 seconds. CPU system time: 0.15 seconds. Elapsed time: 1127.66 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:261) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 16, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:261) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 16, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:261) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 16, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:226) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:226) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:226) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:180) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:180) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:180) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 6, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_679', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_680', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_681', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_682', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_713', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_729', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_737', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_741', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_616', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_617', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_618', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_619', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_650', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_666', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_674', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_678', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_553', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_554', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_555', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_556', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_587', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_603', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_611', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_615', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.959 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.982 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' is 5958 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2583)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2097)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2557)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2074)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2526)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2052)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2495)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2031)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2464)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2011)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2433)) | ((1'b1 == ap_CS_fsm_pp0_stage47) 
    & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp1992)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2402)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp1974)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2371)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp1957)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2340)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp1941)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2309)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp1926)) | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2278)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp1912)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2247)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp1899)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2216)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp1887)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2185)) | ((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp1876)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2154)) | ((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp1866)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2123)) | ((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp1857)) | ((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp2829)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2819)) | ((1'b1 == ap_CS_fsm_pp0_stage81) 
    & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2809)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2798)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2786)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2773)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2759)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2744)) | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2728)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2711)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2693)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2674)) | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2654)) | ((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2633)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2611)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp2903)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' is 5958 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2579)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2094)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2554)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2071)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2523)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2049)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2492)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2028)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2461)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2008)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2430)) | ((1'b1 == ap_CS_fsm_pp0_stage47) 
    & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp1989)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2399)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp1971)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2368)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp1954)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2337)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp1938)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2306)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp1923)) | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2275)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp1909)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2244)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp1896)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2213)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp1884)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2182)) | ((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp1873)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2151)) | ((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp1863)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2120)) | ((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp1854)) | ((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp2821)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2810)) | ((1'b1 == ap_CS_fsm_pp0_stage81) 
    & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2800)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2789)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2777)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2764)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2750)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2735)) | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2719)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2702)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2684)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2665)) | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2645)) | ((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2624)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2602)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp2900)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.24 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_15ns_31ns_33_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.67 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_15ns_31ns_33_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_17ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_15ns_31ns_33_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_7ns_22_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 2.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 2.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_INTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.272 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.22 seconds; current allocated memory: 2.281 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 2.307 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 162.31 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2359.49 seconds. CPU system time: 7.44 seconds. Elapsed time: 2368.98 seconds; current allocated memory: 875.352 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 8.11 seconds. CPU system time: 0.99 seconds. Elapsed time: 9.09 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.61 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.9 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.32 seconds. CPU system time: 4.9 seconds. Elapsed time: 26.28 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 448,323 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 376,842 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,931 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,894 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:106:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_PE_LOOP_READ' (Crypto1.cpp:138:24) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_READ' (Crypto1.cpp:138:24) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_PE_LOOP_PROCESS' (Crypto1.cpp:143:24) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_PROCESS' (Crypto1.cpp:143:24) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_PE_LOOP_WRITE' (Crypto1.cpp:148:24) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_PE_LOOP_WRITE' (Crypto1.cpp:148:24) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:179:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:179:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:187:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:187:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_PE_LOOP_TRANSFER' (Crypto1.cpp:194:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_TRANSFER' (Crypto1.cpp:194:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:201:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:201:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:228:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:228:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:234:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:234:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:239:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:239:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:265:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:265:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:271:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:271:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:276:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:276:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:295:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:295:25) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_310_1' (Crypto1.cpp:310:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_310_1' (Crypto1.cpp:310:43) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_316_2' (Crypto1.cpp:316:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_316_2' (Crypto1.cpp:316:43) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_324_3' (Crypto1.cpp:324:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_324_3' (Crypto1.cpp:324:43) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_330_4' (Crypto1.cpp:330:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_330_4' (Crypto1.cpp:330:43) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_341_6' (Crypto1.cpp:341:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_6' (Crypto1.cpp:341:43) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:367:21) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:367:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_384_7' (Crypto1.cpp:384:39) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_384_7' (Crypto1.cpp:384:39) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_391_8' (Crypto1.cpp:391:39) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_391_8' (Crypto1.cpp:391:39) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_400_9' (Crypto1.cpp:400:39) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_400_9' (Crypto1.cpp:400:39) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_407_10' (Crypto1.cpp:407:40) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_407_10' (Crypto1.cpp:407:40) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_419_12' (Crypto1.cpp:419:40) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_419_12' (Crypto1.cpp:419:40) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ModInput': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ModRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 8.17 seconds. CPU system time: 0.56 seconds. Elapsed time: 12.47 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.479 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.495 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:364) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:364) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_332_5' (Crypto1.cpp:332) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_409_11' (Crypto1.cpp:409) in function 'Crypto1' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.47 seconds; current allocated memory: 1.538 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_ROW_LOOP' (Crypto1.cpp:112:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:290:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:361:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:359:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.68 seconds. CPU system time: 0.14 seconds. Elapsed time: 10.83 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.72 seconds; current allocated memory: 2.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln422', Crypto1.cpp:422) of variable 'NTTData_load', Crypto1.cpp:424 on array 'DataRAM' and 'load' operation ('DataRAM_load_205', Crypto1.cpp:373) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln422', Crypto1.cpp:422) of variable 'NTTData_load', Crypto1.cpp:424 on array 'DataRAM' and 'load' operation ('DataRAM_load_205', Crypto1.cpp:373) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln422', Crypto1.cpp:422) of variable 'NTTData_load', Crypto1.cpp:424 on array 'DataRAM' and 'load' operation ('DataRAM_load_205', Crypto1.cpp:373) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln422', Crypto1.cpp:422) of variable 'NTTData_load', Crypto1.cpp:424 on array 'DataRAM' and 'load' operation ('DataRAM_load_205', Crypto1.cpp:373) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_254', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_254', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_254', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_254', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_254', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_254', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 442.97 seconds. CPU system time: 0.15 seconds. Elapsed time: 443.43 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln346', Crypto1.cpp:346) of variable 'NTTData_load', Crypto1.cpp:346 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln346', Crypto1.cpp:346) of variable 'NTTData_load', Crypto1.cpp:346 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln346', Crypto1.cpp:346) of variable 'NTTData_load', Crypto1.cpp:346 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln346', Crypto1.cpp:346) of variable 'NTTData_load', Crypto1.cpp:346 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_127', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_127', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_127', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_127', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_127', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_127', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 440.31 seconds. CPU system time: 0.22 seconds. Elapsed time: 440.8 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MOD_PLAINTEXTMODULUS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MOD_PLAINTEXTMODULUS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'MOD_PLAINTEXTMODULUS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' (loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'): Unable to schedule 'load' operation ('ModInput', Crypto1.cpp:140) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' (loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'): Unable to schedule 'load' operation ('ModInput', Crypto1.cpp:140) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' (loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'): Unable to schedule 'load' operation ('ModInput', Crypto1.cpp:140) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 13, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_645', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_646', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_647', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_648', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_679', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_695', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_703', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_707', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_582', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_583', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_584', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_585', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_616', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_632', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_640', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_644', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_519', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_520', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_521', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_522', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_553', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_569', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_577', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_581', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' is 6173 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2674)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2126)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2640)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp2110)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2606)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp2095)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2572)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp2081)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2538)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp2068)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2504)) | ((1'b1 == ap_CS_fsm_pp0_stage43) 
    & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp2056)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2470)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp2045)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2436)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp2035)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2402)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp2026)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2368)) | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2341)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2315)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2290)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2266)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2243)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2221)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2200)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2180)) | ((1'b1 == ap_CS_fsm_pp0_stage90) & (1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp3088)) | ((1'b1 == ap_CS_fsm_pp0_stage89) & (1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp3079)) | ((1'b1 == ap_CS_fsm_pp0_stage88) & (1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp3069)) | ((1'b1 == ap_CS_fsm_pp0_stage87) & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp3058)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp3047)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp3035)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp3022)) | ((1'b1 == ap_CS_fsm_pp0_stage83) 
    & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp3008)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2993)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2977)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2960)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2942)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2923)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2903)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2882)) | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2860)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2837)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2813)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2788)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2762)) | ((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2736)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2161)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2708)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2143)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' is 6173 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2120)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2634)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp2104)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2600)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp2089)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2566)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp2075)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2532)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp2062)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2498)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp2050)) | ((1'b1 == ap_CS_fsm_pp0_stage62) 
    & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2464)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp2039)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2430)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp2029)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2396)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp2020)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2362)) | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2335)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2309)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2284)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2260)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2237)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2215)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2194)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2174)) | ((1'b1 == ap_CS_fsm_pp0_stage90) & (1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp3082)) | ((1'b1 == ap_CS_fsm_pp0_stage89) & (1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp3073)) | ((1'b1 == ap_CS_fsm_pp0_stage88) & (1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp3063)) | ((1'b1 == ap_CS_fsm_pp0_stage87) & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp3052)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp3041)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp3029)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp3016)) | ((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp3002)) | ((1'b1 == ap_CS_fsm_pp0_stage82) 
    & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2987)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2971)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2954)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2936)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2917)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2897)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2876)) | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2854)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2831)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2807)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2782)) | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2756)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2730)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2155)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2702)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2137)) | ((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2668)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.79 seconds; current allocated memory: 2.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 2.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MOD_PLAINTEXTMODULUS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MOD_PLAINTEXTMODULUS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 2.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1' is 12389, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state3), (1'b1 == ap_CS_fsm_state7), (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_INTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.318 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.85 seconds; current allocated memory: 2.326 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.354 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 961.66 seconds. CPU system time: 6.5 seconds. Elapsed time: 972.62 seconds; current allocated memory: 924.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Crypto/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 8.27 seconds. CPU system time: 0.78 seconds. Elapsed time: 12.18 seconds; current allocated memory: 11.996 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.73 seconds. CPU system time: 4.87 seconds. Elapsed time: 25.63 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 448,323 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 368,076 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 16,111 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,075 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:106:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:295:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:295:25) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_310_1' (Crypto1.cpp:310:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_310_1' (Crypto1.cpp:310:43) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_341_6' (Crypto1.cpp:341:43) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_6' (Crypto1.cpp:341:43) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:367:21) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:367:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_384_7' (Crypto1.cpp:384:39) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_384_7' (Crypto1.cpp:384:39) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'VITIS_LOOP_419_12' (Crypto1.cpp:419:40) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=64) is no less than the loop trip count (=64). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_419_12' (Crypto1.cpp:419:40) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ModInput': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ModRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.74 seconds. CPU system time: 0.55 seconds. Elapsed time: 12.15 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.494 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:364) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:364) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_332_5' (Crypto1.cpp:332) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_409_11' (Crypto1.cpp:409) in function 'Crypto1' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.36 seconds. CPU system time: 0 seconds. Elapsed time: 2.37 seconds; current allocated memory: 1.537 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:290:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:361:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:359:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 10.01 seconds. CPU system time: 0.13 seconds. Elapsed time: 10.16 seconds; current allocated memory: 2.012 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.69 seconds; current allocated memory: 2.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln422', Crypto1.cpp:422) of variable 'NTTData_load', Crypto1.cpp:424 on array 'DataRAM' and 'load' operation ('DataRAM_load_191', Crypto1.cpp:373) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln422', Crypto1.cpp:422) of variable 'NTTData_load', Crypto1.cpp:424 on array 'DataRAM' and 'load' operation ('DataRAM_load_191', Crypto1.cpp:373) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln422', Crypto1.cpp:422) of variable 'NTTData_load', Crypto1.cpp:424 on array 'DataRAM' and 'load' operation ('DataRAM_load_191', Crypto1.cpp:373) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln422', Crypto1.cpp:422) of variable 'NTTData_load', Crypto1.cpp:424 on array 'DataRAM' and 'load' operation ('DataRAM_load_191', Crypto1.cpp:373) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_242', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_242', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_242', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_242', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_242', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_242', Crypto1.cpp:373) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 440.42 seconds. CPU system time: 0.34 seconds. Elapsed time: 441.13 seconds; current allocated memory: 2.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln346', Crypto1.cpp:346) of variable 'NTTData_load', Crypto1.cpp:346 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln346', Crypto1.cpp:346) of variable 'NTTData_load', Crypto1.cpp:346 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln346', Crypto1.cpp:346) of variable 'NTTData_load', Crypto1.cpp:346 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln346', Crypto1.cpp:346) of variable 'NTTData_load', Crypto1.cpp:346 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_115', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_115', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_115', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_115', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_115', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_115', Crypto1.cpp:301) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 439.36 seconds. CPU system time: 0.12 seconds. Elapsed time: 439.78 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MOD_PLAINTEXTMODULUS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MOD_PLAINTEXTMODULUS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'MOD_PLAINTEXTMODULUS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_639', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_640', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_641', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_642', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_673', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_689', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_697', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_701', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_576', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_577', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_578', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_579', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_610', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_626', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_634', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_638', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_513', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_514', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_515', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_516', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_547', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_563', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_571', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_575', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' is 6173 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2644)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2096)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2610)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp2080)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2576)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp2065)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2542)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp2051)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2508)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp2038)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2474)) | ((1'b1 == ap_CS_fsm_pp0_stage43) 
    & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp2026)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2440)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp2015)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2406)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp2005)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2372)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp1996)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2338)) | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2311)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2285)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2260)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2236)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2213)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2191)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2170)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2150)) | ((1'b1 == ap_CS_fsm_pp0_stage90) & (1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp3058)) | ((1'b1 == ap_CS_fsm_pp0_stage89) & (1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp3049)) | ((1'b1 == ap_CS_fsm_pp0_stage88) & (1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp3039)) | ((1'b1 == ap_CS_fsm_pp0_stage87) & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp3028)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp3017)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp3005)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp2992)) | ((1'b1 == ap_CS_fsm_pp0_stage83) 
    & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp2978)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2963)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2947)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2930)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2912)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2893)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2873)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2852)) | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2830)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2807)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2783)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2758)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2732)) | ((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2706)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2131)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2678)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2113)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' is 6173 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2641)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2093)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2607)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp2077)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2573)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp2062)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2539)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp2048)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2505)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp2035)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2471)) | ((1'b1 == ap_CS_fsm_pp0_stage43) 
    & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp2023)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2437)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp2012)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2403)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp2002)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2369)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp1993)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2335)) | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2308)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2282)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2257)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2233)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2210)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2188)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2167)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2147)) | ((1'b1 == ap_CS_fsm_pp0_stage90) & (1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp3055)) | ((1'b1 == ap_CS_fsm_pp0_stage89) & (1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp3046)) | ((1'b1 == ap_CS_fsm_pp0_stage88) & (1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp3036)) | ((1'b1 == ap_CS_fsm_pp0_stage87) & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp3025)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp3014)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp3002)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp2989)) | ((1'b1 == ap_CS_fsm_pp0_stage83) 
    & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp2975)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2960)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2944)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2927)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2909)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2890)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2870)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2849)) | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2827)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2804)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2780)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2755)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2729)) | ((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2703)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2128)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2675)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2110)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.71 seconds; current allocated memory: 2.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MOD_PLAINTEXTMODULUS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MOD_PLAINTEXTMODULUS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 2.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.74 seconds; current allocated memory: 2.315 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.347 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 954.73 seconds. CPU system time: 6.5 seconds. Elapsed time: 965.87 seconds; current allocated memory: 915.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.47 seconds. CPU system time: 5.02 seconds. Elapsed time: 26.55 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 448,323 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 362,459 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,863 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,842 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:106:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ModInput': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ModRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.18 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.17 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.483 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:359) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:359) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:295) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_309_1' (Crypto1.cpp:309) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_328_5' (Crypto1.cpp:328) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_337_6' (Crypto1.cpp:337) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:362) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_378_7' (Crypto1.cpp:378) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_400_11' (Crypto1.cpp:400) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_410_12' (Crypto1.cpp:410) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:292:30) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:359:26) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.98 seconds; current allocated memory: 1.534 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:290:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:356:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:354:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 12.3 seconds. CPU system time: 0.12 seconds. Elapsed time: 12.43 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.996 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.996 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.996 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_407_write_ln412', Crypto1.cpp:412) of variable 'NTTData_load_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:367) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_407_write_ln412', Crypto1.cpp:412) of variable 'NTTData_load_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:367) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_407_write_ln412', Crypto1.cpp:412) of variable 'NTTData_load_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:367) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_407_write_ln412', Crypto1.cpp:412) of variable 'NTTData_load_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:367) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:364) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:364) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:364) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:364) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:364) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:364) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 947.13 seconds. CPU system time: 0.29 seconds. Elapsed time: 948.02 seconds; current allocated memory: 2.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.17 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'NTTData_load', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'NTTData_load', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'NTTData_load', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'NTTData_load', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 962.4 seconds. CPU system time: 0.35 seconds. Elapsed time: 963.36 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MOD_PLAINTEXTMODULUS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MOD_PLAINTEXTMODULUS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'MOD_PLAINTEXTMODULUS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_639', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_640', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_641', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_642', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_673', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_689', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_697', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_701', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_576', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_577', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_578', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_579', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_610', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_626', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_634', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_638', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_513', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_514', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_515', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_516', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_547', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_563', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_571', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_575', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' is 6173 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2626)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2051)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2598)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2033)) | ((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2564)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2016)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2530)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp2000)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2496)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp1985)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2462)) | ((1'b1 == ap_CS_fsm_pp0_stage45) 
    & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp1971)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2428)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp1958)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2394)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp1946)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2360)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp1935)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2326)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp1925)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2292)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp1916)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2258)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2231)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2205)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2180)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2156)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2133)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2111)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2090)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2070)) | ((1'b1 == ap_CS_fsm_pp0_stage90) & (1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp2978)) | ((1'b1 == ap_CS_fsm_pp0_stage89) & (1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp2969)) | ((1'b1 == ap_CS_fsm_pp0_stage88) & (1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp2959)) | ((1'b1 == ap_CS_fsm_pp0_stage87) 
    & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp2948)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp2937)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp2925)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp2912)) | ((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp2898)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2883)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2867)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2850)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2832)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2813)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2793)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2772)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2750)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2727)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2703)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2678)) | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2652)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' is 6173 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2632)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2057)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2604)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2039)) | ((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2570)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2022)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2536)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp2006)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2502)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp1991)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2468)) | ((1'b1 == ap_CS_fsm_pp0_stage45) 
    & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp1977)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2434)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp1964)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2400)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp1952)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2366)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp1941)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2332)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp1931)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2298)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp1922)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2264)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2237)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2211)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2186)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2162)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2139)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2117)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2096)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2076)) | ((1'b1 == ap_CS_fsm_pp0_stage90) & (1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp2984)) | ((1'b1 == ap_CS_fsm_pp0_stage89) & (1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp2975)) | ((1'b1 == ap_CS_fsm_pp0_stage88) & (1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp2965)) | ((1'b1 == ap_CS_fsm_pp0_stage87) 
    & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp2954)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp2943)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp2931)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp2918)) | ((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp2904)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2889)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2873)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2856)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2838)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2819)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2799)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2778)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2756)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2733)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2709)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2684)) | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2658)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 3 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.33 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MOD_PLAINTEXTMODULUS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MOD_PLAINTEXTMODULUS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6' pipeline 'POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MOD_ROW_LOOP_POLY_MOD_COL_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 2.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 2.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 2.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.295 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.99 seconds; current allocated memory: 2.303 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 2.330 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1986.82 seconds. CPU system time: 6.89 seconds. Elapsed time: 1996.56 seconds; current allocated memory: 898.980 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.7 seconds. CPU system time: 4.92 seconds. Elapsed time: 25.68 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 448,323 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 362,459 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,863 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,842 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:109:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:106:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MOD_PLAINTEXTMODULUS(ap_int<32>*, ap_int<32>*)' (Arithmetic.cpp:103:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MOD_MODULUS_LOOP' (Crypto1.cpp:128:12) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ModInput': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ModRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.02 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.1 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.483 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:358) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MOD_COL_LOOP' (Crypto1.cpp:136) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:358) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:295) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_309_1' (Crypto1.cpp:309) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_5' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_336_6' (Crypto1.cpp:336) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:361) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_377_7' (Crypto1.cpp:377) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_398_11' (Crypto1.cpp:398) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_408_12' (Crypto1.cpp:408) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:292:30) to (Crypto1.cpp:337:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:358:26) to (Crypto1.cpp:409:28) in function 'Crypto1'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.92 seconds; current allocated memory: 1.534 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:290:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:355:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:353:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MOD_ROW_LOOP' (Crypto1.cpp:131:16) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 12.16 seconds. CPU system time: 0.12 seconds. Elapsed time: 12.3 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_407_write_ln410', Crypto1.cpp:410) of variable 'NTTData_load_1', Crypto1.cpp:412 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:366) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_407_write_ln410', Crypto1.cpp:410) of variable 'NTTData_load_1', Crypto1.cpp:412 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:366) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_407_write_ln410', Crypto1.cpp:410) of variable 'NTTData_load_1', Crypto1.cpp:412 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:366) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_407_write_ln410', Crypto1.cpp:410) of variable 'NTTData_load_1', Crypto1.cpp:412 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:366) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 941.52 seconds. CPU system time: 0.45 seconds. Elapsed time: 942.7 seconds; current allocated memory: 2.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln340', Crypto1.cpp:340) of variable 'NTTData_load', Crypto1.cpp:340 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln340', Crypto1.cpp:340) of variable 'NTTData_load', Crypto1.cpp:340 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln340', Crypto1.cpp:340) of variable 'NTTData_load', Crypto1.cpp:340 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:59:13)
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.18 seconds. CPU system time: 4.89 seconds. Elapsed time: 26.11 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 444,196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 361,935 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11,581 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 14,545 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.02 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.11 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.474 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.483 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:358) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:292) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:358) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:295) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_309_1' (Crypto1.cpp:309) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_5' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_336_6' (Crypto1.cpp:336) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:361) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_377_7' (Crypto1.cpp:377) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_398_11' (Crypto1.cpp:398) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_408_12' (Crypto1.cpp:408) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:292:30) to (Crypto1.cpp:337:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:358:26) to (Crypto1.cpp:409:28) in function 'Crypto1'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.93 seconds; current allocated memory: 1.532 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:290:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:355:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:353:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 12 seconds. CPU system time: 0.1 seconds. Elapsed time: 12.12 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1 seconds; current allocated memory: 1.954 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.955 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_404_write_ln410', Crypto1.cpp:410) of variable 'NTTData_load_1', Crypto1.cpp:412 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:366) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_404_write_ln410', Crypto1.cpp:410) of variable 'NTTData_load_1', Crypto1.cpp:412 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:366) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_404_write_ln410', Crypto1.cpp:410) of variable 'NTTData_load_1', Crypto1.cpp:412 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:366) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_404_write_ln410', Crypto1.cpp:410) of variable 'NTTData_load_1', Crypto1.cpp:412 on array 'DataRAM' and 'load' operation ('DataRAM_load_3', Crypto1.cpp:366) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_89', Crypto1.cpp:363) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 951.7 seconds. CPU system time: 0.42 seconds. Elapsed time: 952.85 seconds; current allocated memory: 1.977 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln340', Crypto1.cpp:340) of variable 'NTTData_load', Crypto1.cpp:340 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln340', Crypto1.cpp:340) of variable 'NTTData_load', Crypto1.cpp:340 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln340', Crypto1.cpp:340) of variable 'NTTData_load', Crypto1.cpp:340 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln340', Crypto1.cpp:340) of variable 'NTTData_load', Crypto1.cpp:340 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:298) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_8', Crypto1.cpp:298) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 966.26 seconds. CPU system time: 0.45 seconds. Elapsed time: 967.44 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:268) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:231) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:182) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 23, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' (loop 'READ_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98) and axis write operation ('DataOutStream_V_data_V_write_ln98', Crypto1.cpp:98) on port 'DataOutStream_V_data_V' (Crypto1.cpp:98).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 65, loop 'READ_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_602', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_603', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_604', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_605', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_636', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_652', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_660', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_664', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_539', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_540', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_541', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_542', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_573', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_589', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_597', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_601', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between axis read operation ('empty_476', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis read operation ('empty_477', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between axis read operation ('empty_478', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between axis read operation ('empty_479', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between axis read operation ('empty_510', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1) between axis read operation ('empty_526', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 59, distance = 1, offset = 1) between axis read operation ('empty_534', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' (loop 'WRITE_DATA_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 63, distance = 1, offset = 1) between axis read operation ('empty_538', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73) and axis read operation ('empty', Crypto1.cpp:73) on port 'DataInStream_V_data_V' (Crypto1.cpp:73).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 64, Depth = 64, loop 'WRITE_DATA_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline 'INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP' is 6173 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2626)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2051)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2598)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2033)) | ((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2564)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2016)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2530)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp2000)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2496)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp1985)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2462)) | ((1'b1 == ap_CS_fsm_pp0_stage45) 
    & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp1971)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2428)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp1958)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2394)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp1946)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2360)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp1935)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2326)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp1925)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2292)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp1916)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2258)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2231)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2205)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2180)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2156)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2133)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2111)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2090)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2070)) | ((1'b1 == ap_CS_fsm_pp0_stage90) & (1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp2978)) | ((1'b1 == ap_CS_fsm_pp0_stage89) & (1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp2969)) | ((1'b1 == ap_CS_fsm_pp0_stage88) & (1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp2959)) | ((1'b1 == ap_CS_fsm_pp0_stage87) 
    & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp2948)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp2937)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp2925)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp2912)) | ((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp2898)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2883)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2867)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2850)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2832)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2813)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2793)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2772)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2750)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2727)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2703)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2678)) | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2652)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_MOD_LOOP_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline 'NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP' is 6173 from HDL expression: (((1'b1 == ap_CS_fsm_pp0_stage70) & (1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp2632)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp2057)) | ((1'b1 == ap_CS_fsm_pp0_stage69) & (1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp2604)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp2039)) | ((1'b1 == ap_CS_fsm_pp0_stage68) & (1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp2570)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp2022)) | ((1'b1 == ap_CS_fsm_pp0_stage67) & (1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp2536)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp2006)) | ((1'b1 == ap_CS_fsm_pp0_stage66) & (1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp2502)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp1991)) | ((1'b1 == ap_CS_fsm_pp0_stage65) & (1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp2468)) | ((1'b1 == ap_CS_fsm_pp0_stage45) 
    & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp1977)) | ((1'b1 == ap_CS_fsm_pp0_stage64) & (1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp2434)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp1964)) | ((1'b1 == ap_CS_fsm_pp0_stage63) & (1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp2400)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp1952)) | ((1'b1 == ap_CS_fsm_pp0_stage62) & (1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp2366)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp1941)) | ((1'b1 == ap_CS_fsm_pp0_stage61) & (1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp2332)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp1931)) | ((1'b1 == ap_CS_fsm_pp0_stage60) & (1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp2298)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp1922)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp2264)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp2237)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp2211)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp2186)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp2162)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp2139)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp2117)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp2096)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp2076)) | ((1'b1 == ap_CS_fsm_pp0_stage90) & (1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp2984)) | ((1'b1 == ap_CS_fsm_pp0_stage89) & (1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp2975)) | ((1'b1 == ap_CS_fsm_pp0_stage88) & (1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp2965)) | ((1'b1 == ap_CS_fsm_pp0_stage87) 
    & (1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp2954)) | ((1'b1 == ap_CS_fsm_pp0_stage86) & (1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp2943)) | ((1'b1 == ap_CS_fsm_pp0_stage85) & (1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp2931)) | ((1'b1 == ap_CS_fsm_pp0_stage84) & (1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp2918)) | ((1'b1 == ap_CS_fsm_pp0_stage83) & (1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp2904)) | ((1'b1 == ap_CS_fsm_pp0_stage82) & (1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp2889)) | ((1'b1 == ap_CS_fsm_pp0_stage81) & (1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp2873)) | ((1'b1 == ap_CS_fsm_pp0_stage80) & (1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp2856)) | ((1'b1 == ap_CS_fsm_pp0_stage79) & (1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp2838)) | ((1'b1 == ap_CS_fsm_pp0_stage78) & (1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp2819)) | ((1'b1 == ap_CS_fsm_pp0_stage77) & (1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp2799)) | ((1'b1 == ap_CS_fsm_pp0_stage76) & (1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp2778)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage75) & (1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp2756)) | ((1'b1 == ap_CS_fsm_pp0_stage74) & (1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp2733)) | ((1'b1 == ap_CS_fsm_pp0_stage73) & (1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp2709)) | ((1'b1 == ap_CS_fsm_pp0_stage72) & (1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp2684)) | ((1'b1 == ap_CS_fsm_pp0_stage71) & (1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp2658)))
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_7ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_MOD_LOOP_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.99 seconds; current allocated memory: 2.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4' pipeline 'READ_DATA_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 2.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 2.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 2.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 2.228 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.9 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.264 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1993.3 seconds. CPU system time: 6.9 seconds. Elapsed time: 2003.33 seconds; current allocated memory: 830.578 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.94 seconds. CPU system time: 0.74 seconds. Elapsed time: 6.69 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.72 seconds. CPU system time: 0.43 seconds. Elapsed time: 3.14 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.64 seconds. CPU system time: 0.33 seconds. Elapsed time: 1.93 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:59:13)
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.72 seconds. CPU system time: 4.83 seconds. Elapsed time: 26.59 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 444,196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 361,758 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 12,325 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 15,296 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'WRITE_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:72:21)
INFO: [HLS 214-291] Loop 'READ_DATA_COL_LOOP' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:93:21)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:180:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:188:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_TRANSFER' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:195:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:202:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:230:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:236:25)
INFO: [HLS 214-291] Loop 'POLY_SUB_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:241:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:268:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:274:25)
INFO: [HLS 214-291] Loop 'POLY_MUL_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:279:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:72:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:87:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:93:21) in function 'Crypto1' completely with a factor of 64 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:163:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:180:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:188:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_TRANSFER' (Crypto1.cpp:195:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:202:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:218:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:218:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:230:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:236:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:241:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:256:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:256:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:268:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:274:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:279:25) in function 'Crypto1' completely with a factor of 1 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:276:2)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:238:2)
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:190:2)
INFO: [HLS 214-364] Automatically inlining function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6.178)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Arithmetic.cpp:197:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'DataRAM' due to pipeline pragma (Crypto1.cpp:228:9)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Complete partitioning on dimension 1. (Crypto1.cpp:28:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.44 seconds. CPU system time: 0.53 seconds. Elapsed time: 7.27 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.488 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:114) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:295) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_403_11' (Crypto1.cpp:403) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_413_12' (Crypto1.cpp:413) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:295) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:298) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_312_1' (Crypto1.cpp:312) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_330_5' (Crypto1.cpp:330) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_339_6' (Crypto1.cpp:339) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.92 seconds; current allocated memory: 1.540 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:110:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:221:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:259:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:293:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_MOD_LOOP' (Crypto1.cpp:291:13) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_ROW_LOOP' (Crypto1.cpp:361:17) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:358:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_MOD_LOOP' (Crypto1.cpp:356:9) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:166:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:221:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:221:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:259:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:259:17) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 49.51 seconds. CPU system time: 0.19 seconds. Elapsed time: 49.71 seconds; current allocated memory: 2.114 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.66 seconds; current allocated memory: 2.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
WARNING: [HLS 200-885] The II Violation in module 'generate_input_index' (function 'generate_input_index'): Unable to schedule 'store' operation ('output_indices_addr_64_write_ln220', Utils.cpp:220) of variable 'index', Utils.cpp:219 on array 'output_indices' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_input_index' (function 'generate_input_index'): Unable to schedule 'store' operation ('output_indices_addr_66_write_ln220', Utils.cpp:220) of variable 'index', Utils.cpp:219 on array 'output_indices' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_input_index' (function 'generate_input_index'): Unable to schedule 'store' operation ('output_indices_addr_68_write_ln220', Utils.cpp:220) of variable 'index', Utils.cpp:219 on array 'output_indices' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_input_index' (function 'generate_input_index'): Unable to schedule 'store' operation ('output_indices_addr_70_write_ln220', Utils.cpp:220) of variable 'index', Utils.cpp:219 on array 'output_indices' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_input_index' (function 'generate_input_index'): Unable to schedule 'store' operation ('output_indices_addr_100_write_ln220', Utils.cpp:220) of variable 'index', Utils.cpp:219 on array 'output_indices' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_input_index' (function 'generate_input_index'): Unable to schedule 'store' operation ('output_indices_addr_116_write_ln220', Utils.cpp:220) of variable 'index', Utils.cpp:219 on array 'output_indices' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_input_index' (function 'generate_input_index'): Unable to schedule 'store' operation ('output_indices_addr_124_write_ln220', Utils.cpp:220) of variable 'index', Utils.cpp:219 on array 'output_indices' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 34, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
WARNING: [HLS 200-885] The II Violation in module 'generate_output_index' (function 'generate_output_index'): Unable to schedule 'store' operation ('output_indices_addr_1_write_ln252', Utils.cpp:252) of variable 'index', Utils.cpp:245 on array 'output_indices' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_output_index' (function 'generate_output_index'): Unable to schedule 'store' operation ('output_indices_addr_3_write_ln252', Utils.cpp:252) of variable 'index', Utils.cpp:245 on array 'output_indices' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_output_index' (function 'generate_output_index'): Unable to schedule 'store' operation ('output_indices_addr_5_write_ln252', Utils.cpp:252) of variable 'index', Utils.cpp:245 on array 'output_indices' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_output_index' (function 'generate_output_index'): Unable to schedule 'store' operation ('output_indices_addr_7_write_ln252', Utils.cpp:252) of variable 'index', Utils.cpp:245 on array 'output_indices' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_output_index' (function 'generate_output_index'): Unable to schedule 'store' operation ('output_indices_addr_37_write_ln252', Utils.cpp:252) of variable 'index', Utils.cpp:245 on array 'output_indices' due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_output_index' (function 'generate_output_index'): Unable to schedule 'store' operation ('output_indices_addr_53_write_ln252', Utils.cpp:252) of variable 'index', Utils.cpp:245 on array 'output_indices' due to limited memory ports (II = 27). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
WARNING: [HLS 200-885] The II Violation in module 'generate_output_index' (function 'generate_output_index'): Unable to schedule 'store' operation ('output_indices_addr_61_write_ln252', Utils.cpp:252) of variable 'index', Utils.cpp:245 on array 'output_indices' due to limited memory ports (II = 31). Please consider using a memory core with more ports or partitioning the array 'output_indices'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 35, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.54 seconds; current allocated memory: 2.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_381_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_381_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_381_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.116 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.46 seconds. CPU system time: 0.45 seconds. Elapsed time: 32.11 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:59:13)
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.18 seconds. CPU system time: 5.46 seconds. Elapsed time: 26.67 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 444,196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,058,337 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,942 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 19,121 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:86:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:86:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:162:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:162:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:278:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:278:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:344:9) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:344:9) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.34 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.471 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.476 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:71) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:91) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:112) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:175) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:221) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:256) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:71) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:71) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:91) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:91) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:175) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:175) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:221) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:221) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:256) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:256) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:286) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_300_1' (Crypto1.cpp:300) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_318_5' (Crypto1.cpp:318) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_6' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:353) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_369_7' (Crypto1.cpp:369) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_390_11' (Crypto1.cpp:390) in function 'Crypto1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_400_12' (Crypto1.cpp:400) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 1 automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:350:26) to (Crypto1.cpp:401:28) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:350:26) to (Crypto1.cpp:401:28) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:350:26) to (Crypto1.cpp:401:28) in function 'Crypto1'... converting 193 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.45 seconds; current allocated memory: 1.556 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:69:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:89:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:108:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:165:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:347:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:69:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:69:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:89:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:89:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:165:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:165:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:347:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:347:13) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 35.82 seconds. CPU system time: 0.28 seconds. Elapsed time: 36.13 seconds; current allocated memory: 2.511 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.513 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 2.514 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:59:13)
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.41 seconds. CPU system time: 5.5 seconds. Elapsed time: 26.96 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 444,196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,058,397 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,000 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 22,373 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:86:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:86:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:162:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:162:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:212:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:223:25) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=2) is no less than the loop trip count (=2). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:223:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:247:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:278:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:278:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:344:9) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:344:9) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Final': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.45 seconds. CPU system time: 0.56 seconds. Elapsed time: 7.44 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.473 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.479 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:71) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:91) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:112) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:175) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:221) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:256) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:71) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:71) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:91) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:91) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:175) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:175) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:221) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:221) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:256) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:256) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:175) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:221) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:256) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:175) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:175) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:221) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:221) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:256) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:256) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:283) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:350) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:178) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:185) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POLY_ADD_PE_LOOP_TRANSFER' (Crypto1.cpp:191) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:197) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:229) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:233) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:258) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:263) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:267) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:286) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_300_1' (Crypto1.cpp:300) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_305_2' (Crypto1.cpp:305) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_312_3' (Crypto1.cpp:312) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_317_4' (Crypto1.cpp:317) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_318_5' (Crypto1.cpp:318) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_6' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:353) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_369_7' (Crypto1.cpp:369) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_375_8' (Crypto1.cpp:375) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_383_9' (Crypto1.cpp:383) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_389_10' (Crypto1.cpp:389) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_390_11' (Crypto1.cpp:390) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_400_12' (Crypto1.cpp:400) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Partitioning array 'TwiddleFactor' (Crypto1.cpp:52) automatically.
INFO: [XFORM 203-102] Partitioning array 'TwiddleIndex' (Crypto1.cpp:53) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:350:26) to (Crypto1.cpp:401:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:283:30) to (Crypto1.cpp:328:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:350:26) to (Crypto1.cpp:401:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:350:26) to (Crypto1.cpp:401:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.65 seconds; current allocated memory: 1.559 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:69:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:89:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_ROW_LOOP' (Crypto1.cpp:110:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:108:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:165:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:347:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:69:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:69:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:89:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:89:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:165:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:165:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:215:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:250:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:281:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:347:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:347:13) in function 'Crypto1'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 37.33 seconds. CPU system time: 0.35 seconds. Elapsed time: 37.71 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.532 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:59:13)
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.59 seconds. CPU system time: 5.47 seconds. Elapsed time: 26.09 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 444,196 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,065,237 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,634 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 21,852 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:66:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:86:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:86:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:162:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:162:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:180:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:188:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_TRANSFER' (Crypto1.cpp:195:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:202:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:218:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:218:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:229:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:235:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:240:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:255:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:255:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:266:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:272:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:277:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:289:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:289:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:355:9) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:355:9) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Complete partitioning on dimension 1. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Intermediate': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.23 seconds. CPU system time: 0.54 seconds. Elapsed time: 7.35 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.472 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.478 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:71) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:91) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:112) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:227) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:264) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:294) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:361) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:71) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:71) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:91) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:91) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:176) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:227) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:227) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:264) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:264) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:294) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:294) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:361) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:361) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:294) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:361) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:294) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:294) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:361) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:361) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:297) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_311_1' (Crypto1.cpp:311) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_316_2' (Crypto1.cpp:316) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_323_3' (Crypto1.cpp:323) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_328_4' (Crypto1.cpp:328) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_329_5' (Crypto1.cpp:329) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_338_6' (Crypto1.cpp:338) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:364) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_380_7' (Crypto1.cpp:380) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_386_8' (Crypto1.cpp:386) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_394_9' (Crypto1.cpp:394) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_400_10' (Crypto1.cpp:400) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_401_11' (Crypto1.cpp:401) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_411_12' (Crypto1.cpp:411) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:47) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Partitioning array 'TwiddleFactor' (Crypto1.cpp:52) automatically.
INFO: [XFORM 203-102] Partitioning array 'TwiddleIndex' (Crypto1.cpp:53) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:294:30) to (Crypto1.cpp:339:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:361:26) to (Crypto1.cpp:412:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:294:30) to (Crypto1.cpp:339:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:294:30) to (Crypto1.cpp:339:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:361:26) to (Crypto1.cpp:412:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:361:26) to (Crypto1.cpp:412:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.49 seconds; current allocated memory: 1.557 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:69:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:89:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_ROW_LOOP' (Crypto1.cpp:110:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:108:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:165:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:221:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:258:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:292:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:358:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:69:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:69:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:89:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:89:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:165:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:165:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:221:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:221:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:258:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:258:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:292:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:292:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:358:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:358:13) in function 'Crypto1'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 36.38 seconds. CPU system time: 0.33 seconds. Elapsed time: 36.75 seconds; current allocated memory: 2.529 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.531 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.532 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_30_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_1', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_67', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_30_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_1', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_67', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_30_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_1', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_67', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_30_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_1', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_67', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_189', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_189', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_189', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_189', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_189', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_189', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 901.52 seconds. CPU system time: 0.57 seconds. Elapsed time: 902.76 seconds; current allocated memory: 2.559 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.559 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_48_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_4', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_84', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_48_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_4', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_84', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_48_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_4', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_84', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_48_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_4', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_84', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_193', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_193', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_193', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_193', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_193', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_193', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 904.08 seconds. CPU system time: 0.32 seconds. Elapsed time: 904.99 seconds; current allocated memory: 2.561 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 2.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_54_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_67', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_89', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_54_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_67', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_89', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_54_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_67', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_89', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_54_write_ln413', Crypto1.cpp:413) of variable 'NTTData_load_67', Crypto1.cpp:415 on array 'DataRAM' and 'load' operation ('DataRAM_load_89', Crypto1.cpp:369) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_198', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_198', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_198', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_198', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_198', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_198', Crypto1.cpp:366) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 902.69 seconds. CPU system time: 0.37 seconds. Elapsed time: 903.48 seconds; current allocated memory: 2.561 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 2.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_29_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_29_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_29_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_29_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_10', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_10', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_10', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_10', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_10', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_10', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 892.65 seconds. CPU system time: 0.61 seconds. Elapsed time: 894 seconds; current allocated memory: 2.561 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 2.561 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_47_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load_2', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load_81', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_47_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load_2', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load_81', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_47_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load_2', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load_81', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_47_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load_2', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load_81', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_153', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_153', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_153', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_153', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_153', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_153', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 892.01 seconds. CPU system time: 0.7 seconds. Elapsed time: 893.53 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln342', Crypto1.cpp:342) of variable 'NTTData_load', Crypto1.cpp:342 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:300) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_38', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_38', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_38', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 114). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_38', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 118). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_38', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 120). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_load_38', Crypto1.cpp:300) on array 'DataRAM' due to limited memory ports (II = 121). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 122, Depth = 126, loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 892.65 seconds. CPU system time: 0.53 seconds. Elapsed time: 893.85 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.13 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:269) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:269) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:269) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:269) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:269) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to schedule 'load' operation ('MulInput2', Crypto1.cpp:269) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:232) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:232) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:232) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:232) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:232) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to schedule 'load' operation ('SubInput2', Crypto1.cpp:232) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:183) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:183) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:183) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:183) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:183) on array 'DataRAM' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('AddInput2_Reg', Crypto1.cpp:183) on array 'DataRAM' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 25, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.563 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline 'INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' pipeline 'INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.96 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14' pipeline 'INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.82 seconds; current allocated memory: 2.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline 'NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.8 seconds; current allocated memory: 2.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' pipeline 'NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.665 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12' pipeline 'NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.29 seconds; current allocated memory: 2.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.806 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1' is 24177, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state4), (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_INTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.808 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.79 seconds; current allocated memory: 2.822 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.59 seconds; current allocated memory: 2.863 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5495.51 seconds. CPU system time: 10.09 seconds. Elapsed time: 5513.25 seconds; current allocated memory: 1.410 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.92 seconds. CPU system time: 1.03 seconds. Elapsed time: 8.93 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:66:10)
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.62 seconds. CPU system time: 5.38 seconds. Elapsed time: 26.04 seconds; current allocated memory: 1.457 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 444,165 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,063,634 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,551 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,935 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:186:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:194:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:201:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1' partially with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:186:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:194:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:201:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:228:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:234:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:239:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:265:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:271:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:276:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:354:9) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:354:9) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Block partitioning with factor 8 on dimension 4. (Crypto1.cpp:28:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ReadData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'PermuteData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:52:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleFactor': Complete partitioning on dimension 1. (Crypto1.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleIndex': Complete partitioning on dimension 1. (Crypto1.cpp:54:9)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Final': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:196:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.72 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.44 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.477 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.484 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:119) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:296) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_310_1' (Crypto1.cpp:310) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_315_2' (Crypto1.cpp:315) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_322_3' (Crypto1.cpp:322) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_4' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_328_5' (Crypto1.cpp:328) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_337_6' (Crypto1.cpp:337) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:363) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_379_7' (Crypto1.cpp:379) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_385_8' (Crypto1.cpp:385) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_393_9' (Crypto1.cpp:393) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_399_10' (Crypto1.cpp:399) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_400_11' (Crypto1.cpp:400) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_410_12' (Crypto1.cpp:410) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:48) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData.1' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData.2' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData.3' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.75 seconds; current allocated memory: 1.595 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_ROW_LOOP' (Crypto1.cpp:117:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:115:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:357:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:357:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:357:13) in function 'Crypto1'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 19.79 seconds. CPU system time: 0.13 seconds. Elapsed time: 19.94 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.46 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_26_write_ln412', Crypto1.cpp:412) of variable 'tmp_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_25', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_26_write_ln412', Crypto1.cpp:412) of variable 'tmp_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_25', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_26_write_ln412', Crypto1.cpp:412) of variable 'tmp_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_25', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_26_write_ln412', Crypto1.cpp:412) of variable 'tmp_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_25', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_37', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_69', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_67', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 100). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_67', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 101). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 102, Depth = 103, loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1182.12 seconds. CPU system time: 0.28 seconds. Elapsed time: 1182.62 seconds; current allocated memory: 2.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_44_write_ln412', Crypto1.cpp:412) of variable 'tmp_8', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_42', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_44_write_ln412', Crypto1.cpp:412) of variable 'tmp_8', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_42', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_44_write_ln412', Crypto1.cpp:412) of variable 'tmp_8', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_42', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_44_write_ln412', Crypto1.cpp:412) of variable 'tmp_8', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_42', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_43', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_192', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 100). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_192', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 101). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 102, Depth = 103, loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1169.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1169.34 seconds; current allocated memory: 2.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0 seconds. Elapsed time: 1.62 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_50_write_ln412', Crypto1.cpp:412) of variable 'tmp_13', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_48', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_50_write_ln412', Crypto1.cpp:412) of variable 'tmp_13', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_48', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_50_write_ln412', Crypto1.cpp:412) of variable 'tmp_13', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_48', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_50_write_ln412', Crypto1.cpp:412) of variable 'tmp_13', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_48', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_53', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_60', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:66:10)
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 21.51 seconds. CPU system time: 3.93 seconds. Elapsed time: 25.64 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 444,165 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,063,634 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,551 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,935 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:186:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:194:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:201:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1' partially with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:186:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:194:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:201:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:228:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:234:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:239:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:265:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:271:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:276:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:354:9) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:354:9) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Block partitioning with factor 8 on dimension 4. (Crypto1.cpp:28:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ReadData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'PermuteData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:52:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleFactor': Complete partitioning on dimension 1. (Crypto1.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleIndex': Complete partitioning on dimension 1. (Crypto1.cpp:54:9)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Final': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:196:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.96 seconds. CPU system time: 0.45 seconds. Elapsed time: 7.51 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.485 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:119) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:296) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_310_1' (Crypto1.cpp:310) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_315_2' (Crypto1.cpp:315) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_322_3' (Crypto1.cpp:322) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_4' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_328_5' (Crypto1.cpp:328) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_337_6' (Crypto1.cpp:337) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:363) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_379_7' (Crypto1.cpp:379) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_385_8' (Crypto1.cpp:385) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_393_9' (Crypto1.cpp:393) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_399_10' (Crypto1.cpp:399) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_400_11' (Crypto1.cpp:400) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_410_12' (Crypto1.cpp:410) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:48) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData.1' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData.2' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData.3' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.68 seconds; current allocated memory: 1.599 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_ROW_LOOP' (Crypto1.cpp:117:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:115:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:357:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:357:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:357:13) in function 'Crypto1'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:66:10)
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.7 seconds. CPU system time: 3.63 seconds. Elapsed time: 24.55 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 444,165 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,063,634 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,551 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 31,935 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_READ' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:186:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_PROCESS' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:194:25)
INFO: [HLS 214-291] Loop 'POLY_ADD_PE_LOOP_WRITE' is marked as complete unroll implied by the pipeline pragma (Crypto1.cpp:201:25)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-188] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1' partially with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_READ' (Crypto1.cpp:186:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_PROCESS' (Crypto1.cpp:194:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_PE_LOOP_WRITE' (Crypto1.cpp:201:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_READ' (Crypto1.cpp:228:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_PROCESS' (Crypto1.cpp:234:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_PE_LOOP_WRITE' (Crypto1.cpp:239:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_READ' (Crypto1.cpp:265:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_PROCESS' (Crypto1.cpp:271:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_PE_LOOP_WRITE' (Crypto1.cpp:276:25) in function 'Crypto1' completely with a factor of 2 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:354:9) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:354:9) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Block partitioning with factor 8 on dimension 4. (Crypto1.cpp:28:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ReadData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'PermuteData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:52:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleFactor': Complete partitioning on dimension 1. (Crypto1.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleIndex': Complete partitioning on dimension 1. (Crypto1.cpp:54:9)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Final': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 214-364] Automatically inlining function 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation) (.136.139.143)' to improve effectiveness of pipeline pragma in function 'Crypto1(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul>, 0>&, int, int, ap_int<32> (*) [4096], ap_int<32> (*) [4096], CryptoOperation)' (Crypto1.cpp:196:2)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.46 seconds. Elapsed time: 7.43 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.478 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.485 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:119) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'NTT_ROW_LOOP' (Crypto1.cpp:293) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'INTT_ROW_LOOP' (Crypto1.cpp:360) in function 'Crypto1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'NTT_COL_LOOP' (Crypto1.cpp:296) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_310_1' (Crypto1.cpp:310) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_315_2' (Crypto1.cpp:315) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_322_3' (Crypto1.cpp:322) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_327_4' (Crypto1.cpp:327) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_328_5' (Crypto1.cpp:328) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_337_6' (Crypto1.cpp:337) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'INTT_COL_LOOP' (Crypto1.cpp:363) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_379_7' (Crypto1.cpp:379) in function 'Crypto1' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_385_8' (Crypto1.cpp:385) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_393_9' (Crypto1.cpp:393) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_399_10' (Crypto1.cpp:399) in function 'Crypto1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_400_11' (Crypto1.cpp:400) in function 'Crypto1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_410_12' (Crypto1.cpp:410) in function 'Crypto1' completely with a factor of 64.
INFO: [XFORM 203-102] Partitioning array 'ReadAddr' (Crypto1.cpp:48) automatically.
INFO: [XFORM 203-102] Partitioning array 'InputIndex' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Partitioning array 'OutputIndex' (Crypto1.cpp:50) automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'PermuteData' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData.1' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData.2' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-102] Partitioning array 'PermuteData.3' (Crypto1.cpp:51) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:338:32) in function 'Crypto1'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (Crypto1.cpp:53:14) to (Crypto1.cpp:411:28) in function 'Crypto1'... converting 195 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.03 seconds; current allocated memory: 1.599 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_ROW_LOOP' (Crypto1.cpp:117:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:115:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:357:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:357:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:357:13) in function 'Crypto1'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 19.17 seconds. CPU system time: 0.13 seconds. Elapsed time: 19.31 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_input_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_input_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.4 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'generate_output_index'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'generate_output_index'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_26_write_ln412', Crypto1.cpp:412) of variable 'tmp_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_25', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_26_write_ln412', Crypto1.cpp:412) of variable 'tmp_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_25', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_26_write_ln412', Crypto1.cpp:412) of variable 'tmp_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_25', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_26_write_ln412', Crypto1.cpp:412) of variable 'tmp_1', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_25', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_37', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_69', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_67', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 100). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_67', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 101). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 102, Depth = 103, loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1179 seconds. CPU system time: 0.11 seconds. Elapsed time: 1179.27 seconds; current allocated memory: 2.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.68 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_44_write_ln412', Crypto1.cpp:412) of variable 'tmp_8', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_42', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_44_write_ln412', Crypto1.cpp:412) of variable 'tmp_8', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_42', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_44_write_ln412', Crypto1.cpp:412) of variable 'tmp_8', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_42', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_44_write_ln412', Crypto1.cpp:412) of variable 'tmp_8', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_42', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_43', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_192', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 100). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_192', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 101). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 102, Depth = 103, loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1180.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 1180.74 seconds; current allocated memory: 2.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.66 seconds; current allocated memory: 2.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_50_write_ln412', Crypto1.cpp:412) of variable 'tmp_13', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_48', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_50_write_ln412', Crypto1.cpp:412) of variable 'tmp_13', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_48', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_50_write_ln412', Crypto1.cpp:412) of variable 'tmp_13', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_48', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_50_write_ln412', Crypto1.cpp:412) of variable 'tmp_13', Crypto1.cpp:414 on array 'DataRAM' and 'load' operation ('DataRAM_load_48', Crypto1.cpp:368) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_53', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_60', Crypto1.cpp:365) on array 'DataRAM_4' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_129', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 100). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' (loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_129', Crypto1.cpp:380) on array 'ReadData_3' due to limited memory ports (II = 101). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 102, Depth = 103, loop 'INTT_STAGE_LOOP_INTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1163 seconds. CPU system time: 0.04 seconds. Elapsed time: 1163.08 seconds; current allocated memory: 2.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.64 seconds; current allocated memory: 2.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_25_write_ln341', Crypto1.cpp:341) of variable 'tmp_s', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load_22', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_25_write_ln341', Crypto1.cpp:341) of variable 'tmp_s', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load_22', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_25_write_ln341', Crypto1.cpp:341) of variable 'tmp_s', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load_22', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_25_write_ln341', Crypto1.cpp:341) of variable 'tmp_s', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load_22', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_35', Crypto1.cpp:299) on array 'DataRAM_4' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_47', Crypto1.cpp:299) on array 'DataRAM_4' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_3', Crypto1.cpp:311) on array 'ReadData_3' due to limited memory ports (II = 100). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_3', Crypto1.cpp:311) on array 'ReadData_3' due to limited memory ports (II = 101). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 102, Depth = 103, loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1157.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1157.4 seconds; current allocated memory: 2.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'tmp_6', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'tmp_6', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'tmp_6', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'tmp_6', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load', Crypto1.cpp:299) on array 'DataRAM_4' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_36', Crypto1.cpp:299) on array 'DataRAM_4' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_66', Crypto1.cpp:311) on array 'ReadData_3' due to limited memory ports (II = 100). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_66', Crypto1.cpp:311) on array 'ReadData_3' due to limited memory ports (II = 101). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 102, Depth = 103, loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1200.17 seconds. CPU system time: 0.1 seconds. Elapsed time: 1200.44 seconds; current allocated memory: 2.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'tmp_11', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'tmp_11', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'tmp_11', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('DataRAM_addr_write_ln341', Crypto1.cpp:341) of variable 'tmp_11', Crypto1.cpp:341 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:299) on array 'DataRAM'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load', Crypto1.cpp:299) on array 'DataRAM_4' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('DataRAM_4_load_21', Crypto1.cpp:299) on array 'DataRAM_4' due to limited memory ports (II = 98). Please consider using a memory core with more ports or partitioning the array 'DataRAM_4'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_3', Crypto1.cpp:311) on array 'ReadData_3' due to limited memory ports (II = 100). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' (loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'): Unable to schedule 'load' operation ('ReadData_3_load_3', Crypto1.cpp:311) on array 'ReadData_3' due to limited memory ports (II = 101). Please consider using a memory core with more ports or partitioning the array 'ReadData_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 102, Depth = 103, loop 'NTT_STAGE_LOOP_NTT_ROW_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1204.4 seconds. CPU system time: 0.41 seconds. Elapsed time: 1205.31 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_6_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load_5', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_6_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load_5', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_6_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load_5', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_6_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load_5', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_6_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load_5', Crypto1.cpp:267) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP8' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP8' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP8' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP8' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP8' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 23, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto1.cpp:230) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP6' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP6' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP6' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP6' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP6' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 5, distance = 4, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 23, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('DataRAM_6_load_13', Crypto1.cpp:189) on array 'DataRAM_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 7, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP1' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to schedule 'load' operation ('DataRAM_6_load_15', Crypto1.cpp:189) on array 'DataRAM_6' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'DataRAM_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 3, Depth = 7, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.87 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 2.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline 'INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 2.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12' pipeline 'INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.69 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.79 seconds; current allocated memory: 2.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'INTT_STAGE_LOOP_INTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13' pipeline 'INTT_STAGE_LOOP_INTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_12ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_STAGE_LOOP_INTT_ROW_LOOP13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.63 seconds; current allocated memory: 2.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline 'NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.52 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.61 seconds; current allocated memory: 2.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10' pipeline 'NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.59 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.66 seconds; current allocated memory: 2.887 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'NTT_STAGE_LOOP_NTT_ROW_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11' pipeline 'NTT_STAGE_LOOP_NTT_ROW_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_13s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 130 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_STAGE_LOOP_NTT_ROW_LOOP11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.66 seconds; current allocated memory: 2.999 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.01 seconds; current allocated memory: 3.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP8' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP6' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 3.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP1' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 3.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 3.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP5' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP3' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 3.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'Crypto1' is 13254, found 3 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state2), (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state4)
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_INTTTWiddleRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 3.141 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 8.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 8.36 seconds; current allocated memory: 3.167 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.69 seconds; current allocated memory: 3.226 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.87 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7200.17 seconds. CPU system time: 5.94 seconds. Elapsed time: 7210.74 seconds; current allocated memory: 1.772 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file header; skipping it.
WARNING: [HLS 200-40] Cannot find source file pow_mod.h; skipping it.
WARNING: [HLS 200-40] Cannot find source file files; skipping it.
WARNING: [HLS 200-40] Cannot find source file source; skipping it.
WARNING: [HLS 200-40] Cannot find source file necessary; skipping it.
WARNING: [HLS 200-40] Cannot find source file all; skipping it.
WARNING: [HLS 200-40] Cannot find source file Add; skipping it.
WARNING: [HLS 200-40] Cannot find source file #; skipping it.
WARNING: [HLS 200-40] Cannot find source file ret.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file basis.txt; skipping it.
WARNING: [HLS 200-40] Cannot find source file poly.txt; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file 'pow_mod.cpp' ... 
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:78:50)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:79:51)
WARNING: [HLS 207-5533] 'factor' in '#pragma HLS array_partition' is ignored (pow_mod.cpp:80:49)
INFO: [HLS 200-10] Analyzing design file 'Utils.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'AddressGen.cpp' ... 
WARNING: [HLS 207-5168] shifting a negative signed value is undefined (AddressGen.cpp:72:21)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:87:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:87:88)
WARNING: [HLS 207-4591] operator '>>' has lower precedence than '-'; '-' will be evaluated first (AddressGen.cpp:91:88)
INFO: [HLS 207-4428] place parentheses around the '-' expression to silence this warning (AddressGen.cpp:91:88)
INFO: [HLS 200-10] Analyzing design file 'Crypto_TB.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Arithmetic.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_UNIT.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'PE_ARRAY.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'DATAMemory.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'Crypto1.cpp' ... 
WARNING: [HLS 207-4973] enumeration value 'POLY_MOD_MODULUS' not handled in switch (Crypto1.cpp:66:10)
INFO: [HLS 200-10] Analyzing design file 'Crypto.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'TwiddleMemory.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 20.56 seconds. CPU system time: 3.85 seconds. Elapsed time: 24.45 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 200-1995] There were 444,165 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 1,058,303 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,720 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 23,962 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/meng/HLS/Crypto/Crypto/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:138:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:132:5)
INFO: [HLS 214-131] Inlining function 'STEPMUL(ap_int<32>*, ap_int<32>*, ap_int<64>*)' into 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' (Arithmetic.cpp:126:5)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:191:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:194:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:207:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:206:9)
INFO: [HLS 214-131] Inlining function 'SUB_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:202:9)
INFO: [HLS 214-131] Inlining function 'ADD_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int)' into 'Configurable_PE(ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, ap_int<32>*, int, Operation)' (Arithmetic.cpp:201:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2)
INFO: [HLS 214-359] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'WRITE_DATA_LOOP' (Crypto1.cpp:73:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'READ_DATA_LOOP' (Crypto1.cpp:93:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_ADD_MOD_LOOP' (Crypto1.cpp:169:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_SUB_MOD_LOOP' (Crypto1.cpp:217:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'POLY_MUL_MOD_LOOP' (Crypto1.cpp:254:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'NTT_MOD_LOOP' (Crypto1.cpp:288:13) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-359] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:360:9) in function 'Crypto1': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3). (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'INTT_MOD_LOOP' (Crypto1.cpp:360:9) in function 'Crypto1' completely with a factor of 3 (Crypto1.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_239_1' (Utils.cpp:239:23) in function 'generate_output_index' completely with a factor of 64 (Utils.cpp:228:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_215_1' (Utils.cpp:215:23) in function 'generate_input_index' completely with a factor of 64 (Utils.cpp:205:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:359:2) in function 'log_reduce::log_generic<double>' completely with a factor of 99 (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
WARNING: [HLS 214-366] Duplicating function 'MUL_MOD(ap_int<32>*, ap_int<32>*, ap_int<32>*, int) (.6)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (Arithmetic.cpp:197:9)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isnan<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_isinf<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::data() const (.70.80.105.115)' into 'fp_struct<double>::to_double() const (.67.77.102.112)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:523:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_double() const (.67.77.102.112)' into 'fp_struct<double>::to_ieee() const' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:538:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 57, 59>(ap_ufixed<57, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<59, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 59, 69>(ap_ufixed<59, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<69, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 69, 73>(ap_ufixed<69, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<73, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 17, 6, 73, 68>(ap_ufixed<73, -(17), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<68, -(((17) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 22, 6, 68, 63>(ap_ufixed<68, -(22), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<63, -(((22) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 27, 6, 63, 58>(ap_ufixed<63, -(27), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<58, -(((27) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'void log_reduce::range_reduce<ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>, 32, 6, 58, 53>(ap_ufixed<58, -(32), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<53, -(((32) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<53, -37, (ap_q_mode)5, (ap_o_mode)3, 0> log_reduce::log_traits<double>::range_reduction<57>(ap_ufixed<57, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<102, 12, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:182:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<double>(double)' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::to_ieee() const' into 'double log_reduce::log_generic<double>(double)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:212:0)
INFO: [HLS 214-178] Inlining function 'log_reduce::log2(double)' into 'log2' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/c/logdouble.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::fp_struct(double)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<double>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, double>(double, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, double>(double, bool)' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, double>(double, bool)' into '__hls_fptosi_double_i32' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:55:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_input_index(int, int, int*)' (Utils.cpp:205:0)
INFO: [HLS 214-178] Inlining function 'log2' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_double_i32' into 'generate_output_index(int, int, int*)' (Utils.cpp:228:0)
INFO: [HLS 214-248] Applying array_partition to 'DataRAM': Block partitioning with factor 8 on dimension 4. (Crypto1.cpp:28:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:29:14)
INFO: [HLS 214-248] Applying array_partition to 'INTTTWiddleRAM': Cyclic partitioning with factor 4 on dimension 3. (Crypto1.cpp:30:14)
INFO: [HLS 214-248] Applying array_partition to 'ReadData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'PermuteData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:51:14)
INFO: [HLS 214-248] Applying array_partition to 'NTTData': Cyclic partitioning with factor 4 on dimension 1. (Crypto1.cpp:52:14)
INFO: [HLS 214-248] Applying array_partition to 'TwiddleFactor': Complete partitioning on dimension 1. (Crypto1.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'AddInput1_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddInput2_Reg': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'AddRes_Final': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'SubRes': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulInput2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'MulRes': Complete partitioning on dimension 1.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.35 seconds. CPU system time: 0.42 seconds. Elapsed time: 7.19 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log_traits<double>::range_reduction<57>' into 'log_reduce::log_generic<double>' (/wrk/ci/prod/2023.1/hls_product/continuous/1026/2023.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_log_.h:339) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.482 GB.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_TWIDDLE_COL_LOOP' (Crypto1.cpp:119) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:181) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_COL_LOOP' (Crypto1.cpp:296) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (Crypto1.cpp:311) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Crypto1.cpp:333) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_6' (Crypto1.cpp:342) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_COL_LOOP' (Crypto1.cpp:369) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_7' (Crypto1.cpp:386) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_11' (Crypto1.cpp:411) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_421_12' (Crypto1.cpp:421) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WRITE_DATA_COL_LOOP' (Crypto1.cpp:78) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'READ_DATA_COL_LOOP' (Crypto1.cpp:98) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:181) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_ADD_COL_LOOP' (Crypto1.cpp:181) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_SUB_COL_LOOP' (Crypto1.cpp:226) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'POLY_MUL_COL_LOOP' (Crypto1.cpp:263) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_COL_LOOP' (Crypto1.cpp:296) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (Crypto1.cpp:311) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Crypto1.cpp:333) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_6' (Crypto1.cpp:342) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'NTT_COL_LOOP' (Crypto1.cpp:296) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_311_1' (Crypto1.cpp:311) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_333_5' (Crypto1.cpp:333) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_342_6' (Crypto1.cpp:342) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_COL_LOOP' (Crypto1.cpp:369) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_7' (Crypto1.cpp:386) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_11' (Crypto1.cpp:411) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_421_12' (Crypto1.cpp:421) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'INTT_COL_LOOP' (Crypto1.cpp:369) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_386_7' (Crypto1.cpp:386) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_411_11' (Crypto1.cpp:411) in function 'Crypto1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_421_12' (Crypto1.cpp:421) in function 'Crypto1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'MOD' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'M' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'MOD' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'M' in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM' (Crypto1.cpp:29) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.1' (Crypto1.cpp:29) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.2' (Crypto1.cpp:29) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'NTTTWiddleRAM.3' (Crypto1.cpp:29) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM' (Crypto1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.1' (Crypto1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.2' (Crypto1.cpp:30) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'INTTTWiddleRAM.3' (Crypto1.cpp:30) in dimension 2 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.518 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_TWIDDLE_LOOP' (Crypto1.cpp:115:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_ROW_LOOP' (Crypto1.cpp:293:21) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_ROW_LOOP' (Crypto1.cpp:366:17) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:363:13) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'WRITE_DATA_ROW_LOOP' (Crypto1.cpp:76:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'READ_DATA_ROW_LOOP' (Crypto1.cpp:96:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_ADD_ROW_LOOP' (Crypto1.cpp:172:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_SUB_ROW_LOOP' (Crypto1.cpp:220:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
INFO: [XFORM 203-541] Flattening a loop nest 'POLY_MUL_ROW_LOOP' (Crypto1.cpp:257:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_ROW_LOOP' (Crypto1.cpp:293:21) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'NTT_ROW_LOOP' (Crypto1.cpp:293:21) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'NTT_STAGE_LOOP' (Crypto1.cpp:291:17) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_ROW_LOOP' (Crypto1.cpp:366:17) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:363:13) in function 'Crypto1'.
WARNING: [HLS 200-960] Cannot flatten loop 'INTT_ROW_LOOP' (Crypto1.cpp:366:17) in function 'Crypto1' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'INTT_STAGE_LOOP' (Crypto1.cpp:363:13) in function 'Crypto1'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_5'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_5'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_11'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_513'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_513'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_517'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_333_517'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_1121'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_1121'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_1125'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 2 in function Crypto1_Pipeline_VITIS_LOOP_411_1125'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.89 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.969 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Crypto1' ...
WARNING: [SYN 201-103] Legalizing function name 'Configurable_PE.2' to 'Configurable_PE_2'.
WARNING: [SYN 201-103] Legalizing function name 'MUL_MOD.3' to 'MUL_MOD_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.974 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.974 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.978 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.978 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_386_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, function 'Configurable_PE.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_411_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_411_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_411_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.985 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_421_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_421_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.987 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_386_720' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_411_1121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_411_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_411_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.989 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_421_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.990 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_INTT_COL_LOOP23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'INTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.991 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_386_724' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_386_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_386_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.992 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_411_1125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_411_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_411_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.992 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_421_1226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_421_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_421_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.993 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.994 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_333_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.995 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_342_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_342_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.997 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.997 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_311_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.998 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_333_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.998 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_342_614' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_342_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_NTT_COL_LOOP15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'NTT_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'NTT_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_311_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_333_517' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_333_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 23, loop 'VITIS_LOOP_333_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_VITIS_LOOP_342_618' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_342_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_342_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=a_plus_b_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=c_plus_d) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'MUL_MOD.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 16, function 'MUL_MOD.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Configurable_PE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, function 'Configurable_PE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_6_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load_5', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_6_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load_5', Crypto1.cpp:267) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' (loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln278', Crypto1.cpp:278) of variable 'MulRes', Crypto1.cpp:273 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:267) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_4_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' (loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln241', Crypto1.cpp:241) of variable 'SubRes', Crypto1.cpp:236 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:230) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto1.cpp:188) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_2_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load_1', Crypto1.cpp:188) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_10_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:188) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_10_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:188) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:188) on array 'DataRAM'.
WARNING: [HLS 200-880] The II Violation in module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' (loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 8, offset = 1) between 'store' operation ('DataRAM_addr_write_ln203', Crypto1.cpp:203) of variable 'AddRes_Final', Crypto1.cpp:196 on array 'DataRAM' and 'load' operation ('DataRAM_load', Crypto1.cpp:188) on array 'DataRAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 22, loop 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_COL_LOOP' pipeline 'INTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_input_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_input_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_output_index' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_output_index'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 2.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_386_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_386_7' pipeline 'VITIS_LOOP_386_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_386_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_411_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_411_11' pipeline 'VITIS_LOOP_411_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_411_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_421_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_421_12' pipeline 'VITIS_LOOP_421_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_421_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_COL_LOOP19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_COL_LOOP19' pipeline 'INTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_COL_LOOP19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_386_720' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_386_720' pipeline 'VITIS_LOOP_386_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_386_720'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_411_1121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_411_1121' pipeline 'VITIS_LOOP_411_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_411_1121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_421_1222' pipeline 'VITIS_LOOP_421_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_421_1222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_INTT_COL_LOOP23' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_INTT_COL_LOOP23' pipeline 'INTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_INTT_COL_LOOP23'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_386_724' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_386_724' pipeline 'VITIS_LOOP_386_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_386_724'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_411_1125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_411_1125' pipeline 'VITIS_LOOP_411_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_411_1125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_421_1226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_421_1226' pipeline 'VITIS_LOOP_421_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_421_1226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_COL_LOOP' pipeline 'NTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_311_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_311_1' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_311_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_333_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_333_5' pipeline 'VITIS_LOOP_333_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_333_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_342_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_342_6' pipeline 'VITIS_LOOP_342_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_342_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_COL_LOOP11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_COL_LOOP11' pipeline 'NTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_COL_LOOP11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_311_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_311_112' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_311_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_333_513' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_333_513' pipeline 'VITIS_LOOP_333_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_333_513'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_342_614' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_342_614' pipeline 'VITIS_LOOP_342_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_342_614'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_NTT_COL_LOOP15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_NTT_COL_LOOP15' pipeline 'NTT_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_NTT_COL_LOOP15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_311_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_311_116' pipeline 'VITIS_LOOP_311_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_311_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_333_517' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_333_517' pipeline 'VITIS_LOOP_333_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_333_517'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_VITIS_LOOP_342_618' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_VITIS_LOOP_342_618' pipeline 'VITIS_LOOP_342_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_VITIS_LOOP_342_618'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MUL_MOD_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_16ns_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_20_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MUL_MOD_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Configurable_PE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_31_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Configurable_PE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10' pipeline 'POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_MUL_ROW_LOOP_POLY_MUL_COL_LOOP10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8' pipeline 'POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_SUB_ROW_LOOP_POLY_SUB_COL_LOOP8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6' pipeline 'POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_POLY_ADD_ROW_LOOP_POLY_ADD_COL_LOOP6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline 'WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4' pipeline 'READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_8_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2' pipeline 'WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Crypto1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataInStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/DataOutStream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/RAMSel1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/NTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/INTTTwiddleIn' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Crypto1/OP' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Crypto1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'RAMSel', 'RAMSel1', 'OP', 'NTTTwiddleIn', 'INTTTwiddleIn' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_10s_10_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_32_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Crypto1'.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_DataRAM_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_NTTTWiddleRAM_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadAddr_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_ReadData_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Crypto1_InputIndex_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.173 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.38 seconds; current allocated memory: 2.185 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 2.213 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Crypto1.
INFO: [VLOG 209-307] Generating Verilog RTL for Crypto1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 163.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 47.22 seconds. CPU system time: 4.85 seconds. Elapsed time: 55.58 seconds; current allocated memory: 779.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.82 seconds. CPU system time: 0.84 seconds. Elapsed time: 8.73 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
Tool Version Limit: 2023.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Crypto/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Crypto1 Crypto1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.94 seconds. CPU system time: 0.89 seconds. Elapsed time: 8.83 seconds; current allocated memory: 0.000 MB.
