

================================================================
== Vivado HLS Report for 'incrust'
================================================================
* Date:           Fri Dec 22 16:50:41 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        incrust
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    768|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     106|    168|    -|
|Memory           |       96|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        -|      -|     426|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       96|      4|     532|   1029|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       34|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |incrust_AXILiteS_s_axi_U  |incrust_AXILiteS_s_axi  |        0|      0|  106|  168|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                     |                        |        0|      0|  106|  168|    0|
    +--------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |im_esirem_V_U    |incrust_im_esirem_V   |       48|  0|   0|    0|  20750|   24|     1|       498000|
    |im_polytech_V_U  |incrust_im_polytebkb  |       48|  0|   0|    0|  20750|   24|     1|       498000|
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                      |       96|  0|   0|    0|  41500|   48|     2|       996000|
    +-----------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_307_p2                   |     *    |      4|  0|  20|          32|          32|
    |add_ln20_1_fu_347_p2              |     +    |      0|  0|  38|          31|           1|
    |add_ln20_fu_341_p2                |     +    |      0|  0|  71|          64|           1|
    |add_ln23_fu_492_p2                |     +    |      0|  0|  38|          31|           1|
    |add_ln28_1_fu_237_p2              |     +    |      0|  0|  39|          32|           7|
    |add_ln28_fu_231_p2                |     +    |      0|  0|  39|          32|           8|
    |pixel_fu_478_p2                   |     +    |      0|  0|  39|          32|           1|
    |sub_ln29_1_fu_271_p2              |     -    |      0|  0|  39|           1|          32|
    |sub_ln29_fu_251_p2                |     -    |      0|  0|  39|           1|          32|
    |and_ln28_fu_461_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln20_fu_336_p2               |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln23_fu_331_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln28_1_fu_322_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln28_2_fu_427_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln28_3_fu_357_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln28_4_fu_370_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln28_5_fu_432_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln28_fu_317_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln29_fu_467_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |or_ln28_1_fu_449_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_443_p2                 |    or    |      0|  0|   2|           1|           1|
    |j_fu_498_p3                       |  select  |      0|  0|  31|           1|          31|
    |m_axis_video_TDATA_int            |  select  |      0|  0|  24|           1|          24|
    |pixel_2_fu_484_p3                 |  select  |      0|  0|  32|           1|          32|
    |select_ln20_1_fu_375_p3           |  select  |      0|  0|   2|           1|           1|
    |select_ln20_2_fu_383_p3           |  select  |      0|  0|  31|           1|          31|
    |select_ln20_3_fu_395_p3           |  select  |      0|  0|  31|           1|          31|
    |select_ln20_fu_362_p3             |  select  |      0|  0|   2|           1|           1|
    |select_ln29_fu_291_p3             |  select  |      0|  0|  32|           1|          32|
    |video_data_V_1_fu_509_p3          |  select  |      0|  0|  24|           1|          24|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln28_1_fu_437_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_455_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      4|  0| 768|         598|         657|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |i_0_reg_198               |   9|          2|   31|         62|
    |indvar_flatten_reg_187    |   9|          2|   64|        128|
    |j_0_reg_220               |   9|          2|   31|         62|
    |m_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    |pixel_1_reg_209           |   9|          2|   32|         64|
    |s_axis_video_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  93|         20|  163|        328|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln28_1_reg_545               |  32|   0|   32|          0|
    |add_ln28_reg_540                 |  32|   0|   32|          0|
    |and_ln28_reg_610                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |bound_reg_556                    |  64|   0|   64|          0|
    |empty_reg_575_0                  |  24|   0|   24|          0|
    |i_0_reg_198                      |  31|   0|   31|          0|
    |icmp_ln20_reg_561                |   1|   0|    1|          0|
    |icmp_ln20_reg_561_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln29_reg_615                |   1|   0|    1|          0|
    |indvar_flatten_reg_187           |  64|   0|   64|          0|
    |j_0_reg_220                      |  31|   0|   31|          0|
    |pixel_1_reg_209                  |  32|   0|   32|          0|
    |select_ln29_reg_551              |  32|   0|   32|          0|
    |start_x_read_reg_530             |  32|   0|   32|          0|
    |start_y_read_reg_524             |  32|   0|   32|          0|
    |tmp_dest_V_reg_605               |   1|   0|    1|          0|
    |tmp_id_V_reg_600                 |   1|   0|    1|          0|
    |tmp_keep_V_reg_580               |   3|   0|    3|          0|
    |tmp_last_V_reg_595               |   1|   0|    1|          0|
    |tmp_strb_V_reg_585               |   3|   0|    3|          0|
    |tmp_user_V_reg_590               |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 426|   0|  426|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+-----------------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+------------------------+-----+-----+--------------+-----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |        AXILiteS       |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |        AXILiteS       |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |        incrust        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |        incrust        | return value |
|s_axis_video_TDATA      |  in |   24|     axis     | s_axis_video_V_data_V |    pointer   |
|s_axis_video_TVALID     |  in |    1|     axis     | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TREADY     | out |    1|     axis     | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TDEST      |  in |    1|     axis     | s_axis_video_V_dest_V |    pointer   |
|s_axis_video_TKEEP      |  in |    3|     axis     | s_axis_video_V_keep_V |    pointer   |
|s_axis_video_TSTRB      |  in |    3|     axis     | s_axis_video_V_strb_V |    pointer   |
|s_axis_video_TUSER      |  in |    1|     axis     | s_axis_video_V_user_V |    pointer   |
|s_axis_video_TLAST      |  in |    1|     axis     | s_axis_video_V_last_V |    pointer   |
|s_axis_video_TID        |  in |    1|     axis     |  s_axis_video_V_id_V  |    pointer   |
|m_axis_video_TDATA      | out |   24|     axis     | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TVALID     | out |    1|     axis     | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY     |  in |    1|     axis     | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TDEST      | out |    1|     axis     | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TKEEP      | out |    3|     axis     | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB      | out |    3|     axis     | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER      | out |    1|     axis     | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST      | out |    1|     axis     | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID        | out |    1|     axis     |  m_axis_video_V_id_V  |    pointer   |
|hsize_in                |  in |   32|    ap_none   |        hsize_in       |    scalar    |
|vsize_in                |  in |   32|    ap_none   |        vsize_in       |    scalar    |
+------------------------+-----+-----+--------------+-----------------------+--------------+

