# Functional-Coverage-SV-Design
Project to collect functional coverage information in System Verilog. UUT is a gcd module that used Euclid's algorithm
