
final_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e74  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002570  08008004  08008004  00009004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a574  0800a574  0000c108  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a574  0800a574  0000b574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a57c  0800a57c  0000c108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a57c  0800a57c  0000b57c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a580  0800a580  0000b580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000108  20000000  0800a584  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000710  20000108  0800a68c  0000c108  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000818  0800a68c  0000c818  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c108  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014e74  00000000  00000000  0000c138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003184  00000000  00000000  00020fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e8  00000000  00000000  00024130  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dbe  00000000  00000000  00025318  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028573  00000000  00000000  000260d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c17  00000000  00000000  0004e649  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0fed  00000000  00000000  00065260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015624d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000568c  00000000  00000000  00156290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0015b91c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000108 	.word	0x20000108
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007fec 	.word	0x08007fec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000010c 	.word	0x2000010c
 80001cc:	08007fec 	.word	0x08007fec

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__io_putchar>:
void DisplayTerminalPrompt(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005d4:	1d39      	adds	r1, r7, #4
 80005d6:	f04f 33ff 	mov.w	r3, #4294967295
 80005da:	2201      	movs	r2, #1
 80005dc:	4803      	ldr	r0, [pc, #12]	@ (80005ec <__io_putchar+0x20>)
 80005de:	f004 fd9f 	bl	8005120 <HAL_UART_Transmit>
    return ch;
 80005e2:	687b      	ldr	r3, [r7, #4]
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	200001dc 	.word	0x200001dc

080005f0 <Flash_WriteBalance>:
    {0, 1, 0, 88}  // Bƒôben 3
};

//Obs≈Çuga pamiƒôci flash
bool Flash_WriteBalance(uint32_t balance)
{
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b08a      	sub	sp, #40	@ 0x28
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 80005f8:	f002 f972 	bl	80028e0 <HAL_FLASH_Unlock>

    // Wyma≈º stronƒô
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t PageError = 0;
 80005fc:	2300      	movs	r3, #0
 80005fe:	60fb      	str	r3, [r7, #12]

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000600:	2300      	movs	r3, #0
 8000602:	613b      	str	r3, [r7, #16]
    EraseInitStruct.Banks     = FLASH_BANK_2;
 8000604:	2302      	movs	r3, #2
 8000606:	617b      	str	r3, [r7, #20]
    EraseInitStruct.Page      = FLASH_USER_START_PAGE;
 8000608:	f240 13ff 	movw	r3, #511	@ 0x1ff
 800060c:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbPages   = FLASH_USER_NBPAGES;
 800060e:	2301      	movs	r3, #1
 8000610:	61fb      	str	r3, [r7, #28]

    if(HAL_FLASHEx_Erase(&EraseInitStruct, &PageError) != HAL_OK)
 8000612:	f107 020c 	add.w	r2, r7, #12
 8000616:	f107 0310 	add.w	r3, r7, #16
 800061a:	4611      	mov	r1, r2
 800061c:	4618      	mov	r0, r3
 800061e:	f002 fa43 	bl	8002aa8 <HAL_FLASHEx_Erase>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d003      	beq.n	8000630 <Flash_WriteBalance+0x40>
    {
        HAL_FLASH_Lock();
 8000628:	f002 f97c 	bl	8002924 <HAL_FLASH_Lock>
        return false;
 800062c:	2300      	movs	r3, #0
 800062e:	e015      	b.n	800065c <Flash_WriteBalance+0x6c>
    }

    // Flash wymaga zapisu double word = 64-bit
    uint64_t data64 = (uint64_t)balance; // dolne 32-bit = saldo, g√≥rne 32-bit = 0
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2200      	movs	r2, #0
 8000634:	461c      	mov	r4, r3
 8000636:	4615      	mov	r5, r2
 8000638:	e9c7 4508 	strd	r4, r5, [r7, #32]

    if(HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, FLASH_USER_START_ADDR, data64) != HAL_OK)
 800063c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000640:	4908      	ldr	r1, [pc, #32]	@ (8000664 <Flash_WriteBalance+0x74>)
 8000642:	2000      	movs	r0, #0
 8000644:	f002 f8e0 	bl	8002808 <HAL_FLASH_Program>
 8000648:	4603      	mov	r3, r0
 800064a:	2b00      	cmp	r3, #0
 800064c:	d003      	beq.n	8000656 <Flash_WriteBalance+0x66>
    {
        HAL_FLASH_Lock();
 800064e:	f002 f969 	bl	8002924 <HAL_FLASH_Lock>
        return false;
 8000652:	2300      	movs	r3, #0
 8000654:	e002      	b.n	800065c <Flash_WriteBalance+0x6c>
    }

    HAL_FLASH_Lock();
 8000656:	f002 f965 	bl	8002924 <HAL_FLASH_Lock>
    return true;
 800065a:	2301      	movs	r3, #1
}
 800065c:	4618      	mov	r0, r3
 800065e:	3728      	adds	r7, #40	@ 0x28
 8000660:	46bd      	mov	sp, r7
 8000662:	bdb0      	pop	{r4, r5, r7, pc}
 8000664:	080ff800 	.word	0x080ff800

08000668 <Flash_ReadBalance>:

uint32_t Flash_ReadBalance(void)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
    uint64_t value = *(uint64_t*)FLASH_USER_START_ADDR;
 800066e:	4b0b      	ldr	r3, [pc, #44]	@ (800069c <Flash_ReadBalance+0x34>)
 8000670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000674:	e9c7 2300 	strd	r2, r3, [r7]
    if(value == 0xFFFFFFFFFFFFFFFF) return 0;
 8000678:	e9d7 2300 	ldrd	r2, r3, [r7]
 800067c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000680:	bf08      	it	eq
 8000682:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8000686:	d101      	bne.n	800068c <Flash_ReadBalance+0x24>
 8000688:	2300      	movs	r3, #0
 800068a:	e000      	b.n	800068e <Flash_ReadBalance+0x26>
    return (uint32_t)(value & 0xFFFFFFFF);
 800068c:	683b      	ldr	r3, [r7, #0]
}
 800068e:	4618      	mov	r0, r3
 8000690:	370c      	adds	r7, #12
 8000692:	46bd      	mov	sp, r7
 8000694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	080ff800 	.word	0x080ff800

080006a0 <DisplayTerminalPrompt>:

void DisplayTerminalPrompt(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
    printf("ùì¨ùì™ùìºùì≤ùì∑ùì∏@ùìíùì™ùìºùì≤ùì∑ùì∏ùìûùì¢:~$ ");
 80006a4:	4805      	ldr	r0, [pc, #20]	@ (80006bc <DisplayTerminalPrompt+0x1c>)
 80006a6:	f006 fb4d 	bl	8006d44 <iprintf>
    fflush(stdout);
 80006aa:	4b05      	ldr	r3, [pc, #20]	@ (80006c0 <DisplayTerminalPrompt+0x20>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f006 fa71 	bl	8006b98 <fflush>
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	08008004 	.word	0x08008004
 80006c0:	200000b8 	.word	0x200000b8

080006c4 <CheckCommand>:



//Parser komend
bool CheckCommand(const char* cmd)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
    if(strcmp(cmd, "help") == 0 || strcmp(cmd, "help") == 0)
 80006cc:	4968      	ldr	r1, [pc, #416]	@ (8000870 <CheckCommand+0x1ac>)
 80006ce:	6878      	ldr	r0, [r7, #4]
 80006d0:	f7ff fd7e 	bl	80001d0 <strcmp>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d006      	beq.n	80006e8 <CheckCommand+0x24>
 80006da:	4965      	ldr	r1, [pc, #404]	@ (8000870 <CheckCommand+0x1ac>)
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f7ff fd77 	bl	80001d0 <strcmp>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d119      	bne.n	800071c <CheckCommand+0x58>
    {
        printf("Usefull commands:\r\n");
 80006e8:	4862      	ldr	r0, [pc, #392]	@ (8000874 <CheckCommand+0x1b0>)
 80006ea:	f006 fb93 	bl	8006e14 <puts>
        printf("\r\n");
 80006ee:	4862      	ldr	r0, [pc, #392]	@ (8000878 <CheckCommand+0x1b4>)
 80006f0:	f006 fb90 	bl	8006e14 <puts>
        printf("help - print a list of commands used on software\r\n");
 80006f4:	4861      	ldr	r0, [pc, #388]	@ (800087c <CheckCommand+0x1b8>)
 80006f6:	f006 fb8d 	bl	8006e14 <puts>
        printf("balance - prints an actual cash stored in Flash memory\r\n");
 80006fa:	4861      	ldr	r0, [pc, #388]	@ (8000880 <CheckCommand+0x1bc>)
 80006fc:	f006 fb8a 	bl	8006e14 <puts>
        printf("deposit <num> - deposits an number of cash to user\r\n");
 8000700:	4860      	ldr	r0, [pc, #384]	@ (8000884 <CheckCommand+0x1c0>)
 8000702:	f006 fb87 	bl	8006e14 <puts>
        printf("withdraw <num> - withdraw an number of cash from user\r\n");
 8000706:	4860      	ldr	r0, [pc, #384]	@ (8000888 <CheckCommand+0x1c4>)
 8000708:	f006 fb84 	bl	8006e14 <puts>
        printf("whoami - prints an user name\r\n");
 800070c:	485f      	ldr	r0, [pc, #380]	@ (800088c <CheckCommand+0x1c8>)
 800070e:	f006 fb81 	bl	8006e14 <puts>
        printf("setuser <name> - change and save username\r\n");
 8000712:	485f      	ldr	r0, [pc, #380]	@ (8000890 <CheckCommand+0x1cc>)
 8000714:	f006 fb7e 	bl	8006e14 <puts>
        return true;
 8000718:	2301      	movs	r3, #1
 800071a:	e0a5      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if(strcmp(cmd, "balance") == 0)
 800071c:	495d      	ldr	r1, [pc, #372]	@ (8000894 <CheckCommand+0x1d0>)
 800071e:	6878      	ldr	r0, [r7, #4]
 8000720:	f7ff fd56 	bl	80001d0 <strcmp>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d107      	bne.n	800073a <CheckCommand+0x76>
    {
        printf("User cash balance: %d\r\n", credits);
 800072a:	4b5b      	ldr	r3, [pc, #364]	@ (8000898 <CheckCommand+0x1d4>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	4619      	mov	r1, r3
 8000730:	485a      	ldr	r0, [pc, #360]	@ (800089c <CheckCommand+0x1d8>)
 8000732:	f006 fb07 	bl	8006d44 <iprintf>
        return true;
 8000736:	2301      	movs	r3, #1
 8000738:	e096      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if(strncmp(cmd, "deposit ", 8) == 0)
 800073a:	2208      	movs	r2, #8
 800073c:	4958      	ldr	r1, [pc, #352]	@ (80008a0 <CheckCommand+0x1dc>)
 800073e:	6878      	ldr	r0, [r7, #4]
 8000740:	f006 fd40 	bl	80071c4 <strncmp>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d126      	bne.n	8000798 <CheckCommand+0xd4>
    {
        const char* num_str = cmd + 8;
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	3308      	adds	r3, #8
 800074e:	613b      	str	r3, [r7, #16]
        int amount = atoi(num_str);
 8000750:	6938      	ldr	r0, [r7, #16]
 8000752:	f006 f881 	bl	8006858 <atoi>
 8000756:	60f8      	str	r0, [r7, #12]
        if(amount > 0)
 8000758:	68fb      	ldr	r3, [r7, #12]
 800075a:	2b00      	cmp	r3, #0
 800075c:	dd16      	ble.n	800078c <CheckCommand+0xc8>
        {
            credits += amount;
 800075e:	4b4e      	ldr	r3, [pc, #312]	@ (8000898 <CheckCommand+0x1d4>)
 8000760:	681a      	ldr	r2, [r3, #0]
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	4413      	add	r3, r2
 8000766:	4a4c      	ldr	r2, [pc, #304]	@ (8000898 <CheckCommand+0x1d4>)
 8000768:	6013      	str	r3, [r2, #0]
            if (Flash_WriteBalance(credits))
 800076a:	4b4b      	ldr	r3, [pc, #300]	@ (8000898 <CheckCommand+0x1d4>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff ff3e 	bl	80005f0 <Flash_WriteBalance>
 8000774:	4603      	mov	r3, r0
 8000776:	2b00      	cmp	r3, #0
 8000778:	d004      	beq.n	8000784 <CheckCommand+0xc0>
            {
                printf("Deposited: %d\r\n", amount);
 800077a:	68f9      	ldr	r1, [r7, #12]
 800077c:	4849      	ldr	r0, [pc, #292]	@ (80008a4 <CheckCommand+0x1e0>)
 800077e:	f006 fae1 	bl	8006d44 <iprintf>
 8000782:	e007      	b.n	8000794 <CheckCommand+0xd0>
            }
            else
            {
                printf("Flash write error!\r\n");
 8000784:	4848      	ldr	r0, [pc, #288]	@ (80008a8 <CheckCommand+0x1e4>)
 8000786:	f006 fb45 	bl	8006e14 <puts>
 800078a:	e003      	b.n	8000794 <CheckCommand+0xd0>
            }
        }
        else
        {
            printf("Invalid value: '%s'\r\n", num_str);
 800078c:	6939      	ldr	r1, [r7, #16]
 800078e:	4847      	ldr	r0, [pc, #284]	@ (80008ac <CheckCommand+0x1e8>)
 8000790:	f006 fad8 	bl	8006d44 <iprintf>
        }
        return true;
 8000794:	2301      	movs	r3, #1
 8000796:	e067      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if(strncmp(cmd, "withdraw", 8) == 0)
 8000798:	2208      	movs	r2, #8
 800079a:	4945      	ldr	r1, [pc, #276]	@ (80008b0 <CheckCommand+0x1ec>)
 800079c:	6878      	ldr	r0, [r7, #4]
 800079e:	f006 fd11 	bl	80071c4 <strncmp>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d126      	bne.n	80007f6 <CheckCommand+0x132>
        {
            const char* num_str = cmd + 8;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	3308      	adds	r3, #8
 80007ac:	61bb      	str	r3, [r7, #24]
            int amount = atoi(num_str);
 80007ae:	69b8      	ldr	r0, [r7, #24]
 80007b0:	f006 f852 	bl	8006858 <atoi>
 80007b4:	6178      	str	r0, [r7, #20]
            if(amount > 0)
 80007b6:	697b      	ldr	r3, [r7, #20]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	dd16      	ble.n	80007ea <CheckCommand+0x126>
            {
                credits -= amount;
 80007bc:	4b36      	ldr	r3, [pc, #216]	@ (8000898 <CheckCommand+0x1d4>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	4a34      	ldr	r2, [pc, #208]	@ (8000898 <CheckCommand+0x1d4>)
 80007c6:	6013      	str	r3, [r2, #0]
                if (Flash_WriteBalance(credits))
 80007c8:	4b33      	ldr	r3, [pc, #204]	@ (8000898 <CheckCommand+0x1d4>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4618      	mov	r0, r3
 80007ce:	f7ff ff0f 	bl	80005f0 <Flash_WriteBalance>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d004      	beq.n	80007e2 <CheckCommand+0x11e>
                {
                    printf("Withdrawed: %d\r\n", amount);
 80007d8:	6979      	ldr	r1, [r7, #20]
 80007da:	4836      	ldr	r0, [pc, #216]	@ (80008b4 <CheckCommand+0x1f0>)
 80007dc:	f006 fab2 	bl	8006d44 <iprintf>
 80007e0:	e007      	b.n	80007f2 <CheckCommand+0x12e>
                }
                else
                {
                    printf("Flash write error!\r\n");
 80007e2:	4831      	ldr	r0, [pc, #196]	@ (80008a8 <CheckCommand+0x1e4>)
 80007e4:	f006 fb16 	bl	8006e14 <puts>
 80007e8:	e003      	b.n	80007f2 <CheckCommand+0x12e>
                }
            }
            else
            {
                printf("Invalid value: '%s'\r\n", num_str);
 80007ea:	69b9      	ldr	r1, [r7, #24]
 80007ec:	482f      	ldr	r0, [pc, #188]	@ (80008ac <CheckCommand+0x1e8>)
 80007ee:	f006 faa9 	bl	8006d44 <iprintf>
            }
            return true;
 80007f2:	2301      	movs	r3, #1
 80007f4:	e038      	b.n	8000868 <CheckCommand+0x1a4>
        }

    if(strcmp(cmd, "whoami") == 0)
 80007f6:	4930      	ldr	r1, [pc, #192]	@ (80008b8 <CheckCommand+0x1f4>)
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	f7ff fce9 	bl	80001d0 <strcmp>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d105      	bne.n	8000810 <CheckCommand+0x14c>
    {
        printf("%s\r\n", user_name);
 8000804:	492d      	ldr	r1, [pc, #180]	@ (80008bc <CheckCommand+0x1f8>)
 8000806:	482e      	ldr	r0, [pc, #184]	@ (80008c0 <CheckCommand+0x1fc>)
 8000808:	f006 fa9c 	bl	8006d44 <iprintf>
        return true;
 800080c:	2301      	movs	r3, #1
 800080e:	e02b      	b.n	8000868 <CheckCommand+0x1a4>
    }

    if (strncmp(cmd, "setuser ", 8) == 0)
 8000810:	2208      	movs	r2, #8
 8000812:	492c      	ldr	r1, [pc, #176]	@ (80008c4 <CheckCommand+0x200>)
 8000814:	6878      	ldr	r0, [r7, #4]
 8000816:	f006 fcd5 	bl	80071c4 <strncmp>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d11e      	bne.n	800085e <CheckCommand+0x19a>
    {
        const char* name_ptr = cmd + 8;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3308      	adds	r3, #8
 8000824:	61fb      	str	r3, [r7, #28]
        if(strlen(name_ptr) > 0 && strlen(name_ptr) < 15) {
 8000826:	69fb      	ldr	r3, [r7, #28]
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d012      	beq.n	8000854 <CheckCommand+0x190>
 800082e:	69f8      	ldr	r0, [r7, #28]
 8000830:	f7ff fcd8 	bl	80001e4 <strlen>
 8000834:	4603      	mov	r3, r0
 8000836:	2b0e      	cmp	r3, #14
 8000838:	d80c      	bhi.n	8000854 <CheckCommand+0x190>

        	strncpy(user_name, name_ptr, USERNAME_LEN - 1);
 800083a:	220f      	movs	r2, #15
 800083c:	69f9      	ldr	r1, [r7, #28]
 800083e:	481f      	ldr	r0, [pc, #124]	@ (80008bc <CheckCommand+0x1f8>)
 8000840:	f006 fcd2 	bl	80071e8 <strncpy>

        	user_name[USERNAME_LEN - 1] = '\0';
 8000844:	4b1d      	ldr	r3, [pc, #116]	@ (80008bc <CheckCommand+0x1f8>)
 8000846:	2200      	movs	r2, #0
 8000848:	73da      	strb	r2, [r3, #15]
            // Tutaj symulujemy zapis nazwy (sukces)
            printf("Username saved: %s\r\n", user_name);
 800084a:	491c      	ldr	r1, [pc, #112]	@ (80008bc <CheckCommand+0x1f8>)
 800084c:	481e      	ldr	r0, [pc, #120]	@ (80008c8 <CheckCommand+0x204>)
 800084e:	f006 fa79 	bl	8006d44 <iprintf>
 8000852:	e002      	b.n	800085a <CheckCommand+0x196>
        } else {
            printf("Invalid username!\r\n");
 8000854:	481d      	ldr	r0, [pc, #116]	@ (80008cc <CheckCommand+0x208>)
 8000856:	f006 fadd 	bl	8006e14 <puts>
        }
        return true;
 800085a:	2301      	movs	r3, #1
 800085c:	e004      	b.n	8000868 <CheckCommand+0x1a4>
    }

    printf("command not found : '%s'\r\n", cmd);
 800085e:	6879      	ldr	r1, [r7, #4]
 8000860:	481b      	ldr	r0, [pc, #108]	@ (80008d0 <CheckCommand+0x20c>)
 8000862:	f006 fa6f 	bl	8006d44 <iprintf>
    return false;
 8000866:	2300      	movs	r3, #0
}
 8000868:	4618      	mov	r0, r3
 800086a:	3720      	adds	r7, #32
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	08008044 	.word	0x08008044
 8000874:	0800804c 	.word	0x0800804c
 8000878:	08008060 	.word	0x08008060
 800087c:	08008064 	.word	0x08008064
 8000880:	08008098 	.word	0x08008098
 8000884:	080080d0 	.word	0x080080d0
 8000888:	08008104 	.word	0x08008104
 800088c:	0800813c 	.word	0x0800813c
 8000890:	0800815c 	.word	0x0800815c
 8000894:	08008188 	.word	0x08008188
 8000898:	20000000 	.word	0x20000000
 800089c:	08008190 	.word	0x08008190
 80008a0:	080081a8 	.word	0x080081a8
 80008a4:	080081b4 	.word	0x080081b4
 80008a8:	080081c4 	.word	0x080081c4
 80008ac:	080081d8 	.word	0x080081d8
 80008b0:	080081f0 	.word	0x080081f0
 80008b4:	080081fc 	.word	0x080081fc
 80008b8:	08008210 	.word	0x08008210
 80008bc:	20000004 	.word	0x20000004
 80008c0:	08008218 	.word	0x08008218
 80008c4:	08008220 	.word	0x08008220
 80008c8:	0800822c 	.word	0x0800822c
 80008cc:	08008244 	.word	0x08008244
 80008d0:	08008258 	.word	0x08008258

080008d4 <DrawMenuLine>:

// Funkcja do zaznaczenia wybranej opcji w menu
void DrawMenuLine(int y, int index, char* text){
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b086      	sub	sp, #24
 80008d8:	af02      	add	r7, sp, #8
 80008da:	60f8      	str	r0, [r7, #12]
 80008dc:	60b9      	str	r1, [r7, #8]
 80008de:	607a      	str	r2, [r7, #4]
	if(menu_position == index){
 80008e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000950 <DrawMenuLine+0x7c>)
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	68ba      	ldr	r2, [r7, #8]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d120      	bne.n	800092c <DrawMenuLine+0x58>
		ssd1306_FillRectangle(0, 1, 128, 10, White);
 80008ea:	2301      	movs	r3, #1
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	230a      	movs	r3, #10
 80008f0:	2280      	movs	r2, #128	@ 0x80
 80008f2:	2101      	movs	r1, #1
 80008f4:	2000      	movs	r0, #0
 80008f6:	f001 fa10 	bl	8001d1a <ssd1306_FillRectangle>
		ssd1306_SetCursor(20, 2);
 80008fa:	2102      	movs	r1, #2
 80008fc:	2014      	movs	r0, #20
 80008fe:	f001 f951 	bl	8001ba4 <ssd1306_SetCursor>
		ssd1306_WriteString("LITTLE LAS VEGAS", Font_6x8, Black);
 8000902:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <DrawMenuLine+0x80>)
 8000904:	2200      	movs	r2, #0
 8000906:	9200      	str	r2, [sp, #0]
 8000908:	cb0e      	ldmia	r3, {r1, r2, r3}
 800090a:	4813      	ldr	r0, [pc, #76]	@ (8000958 <DrawMenuLine+0x84>)
 800090c:	f001 f924 	bl	8001b58 <ssd1306_WriteString>

		ssd1306_SetCursor(10, y);
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	b2db      	uxtb	r3, r3
 8000914:	4619      	mov	r1, r3
 8000916:	200a      	movs	r0, #10
 8000918:	f001 f944 	bl	8001ba4 <ssd1306_SetCursor>

		ssd1306_WriteString(text, Font_6x8, Black);
 800091c:	4b0d      	ldr	r3, [pc, #52]	@ (8000954 <DrawMenuLine+0x80>)
 800091e:	2200      	movs	r2, #0
 8000920:	9200      	str	r2, [sp, #0]
 8000922:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000924:	6878      	ldr	r0, [r7, #4]
 8000926:	f001 f917 	bl	8001b58 <ssd1306_WriteString>
	}else{
		ssd1306_SetCursor(10, y);

		ssd1306_WriteString(text, Font_6x8, White);
	}
}
 800092a:	e00c      	b.n	8000946 <DrawMenuLine+0x72>
		ssd1306_SetCursor(10, y);
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	b2db      	uxtb	r3, r3
 8000930:	4619      	mov	r1, r3
 8000932:	200a      	movs	r0, #10
 8000934:	f001 f936 	bl	8001ba4 <ssd1306_SetCursor>
		ssd1306_WriteString(text, Font_6x8, White);
 8000938:	4b06      	ldr	r3, [pc, #24]	@ (8000954 <DrawMenuLine+0x80>)
 800093a:	2201      	movs	r2, #1
 800093c:	9200      	str	r2, [sp, #0]
 800093e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f001 f909 	bl	8001b58 <ssd1306_WriteString>
}
 8000946:	bf00      	nop
 8000948:	3710      	adds	r7, #16
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
 800094e:	bf00      	nop
 8000950:	20000280 	.word	0x20000280
 8000954:	08009fa8 	.word	0x08009fa8
 8000958:	08008274 	.word	0x08008274

0800095c <HAL_GPIO_EXTI_Callback>:

//Obs≈Çuga przerwa≈Ñ
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af00      	add	r7, sp, #0
 8000962:	4603      	mov	r3, r0
 8000964:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == B1_Pin)
 8000966:	88fb      	ldrh	r3, [r7, #6]
 8000968:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800096c:	d164      	bne.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
    {
        static uint32_t last_click = 0;

        static uint8_t rng_initialized = 0;

        if(HAL_GetTick() - last_click < 500) return;
 800096e:	f001 fd8b 	bl	8002488 <HAL_GetTick>
 8000972:	4602      	mov	r2, r0
 8000974:	4b32      	ldr	r3, [pc, #200]	@ (8000a40 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800097e:	d35a      	bcc.n	8000a36 <HAL_GPIO_EXTI_Callback+0xda>
        last_click = HAL_GetTick();
 8000980:	f001 fd82 	bl	8002488 <HAL_GetTick>
 8000984:	4603      	mov	r3, r0
 8000986:	4a2e      	ldr	r2, [pc, #184]	@ (8000a40 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000988:	6013      	str	r3, [r2, #0]

        if(rng_initialized == 0) {
 800098a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a44 <HAL_GPIO_EXTI_Callback+0xe8>)
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d108      	bne.n	80009a4 <HAL_GPIO_EXTI_Callback+0x48>
            srand(HAL_GetTick());
 8000992:	f001 fd79 	bl	8002488 <HAL_GetTick>
 8000996:	4603      	mov	r3, r0
 8000998:	4618      	mov	r0, r3
 800099a:	f005 ff61 	bl	8006860 <srand>
            rng_initialized = 1;
 800099e:	4b29      	ldr	r3, [pc, #164]	@ (8000a44 <HAL_GPIO_EXTI_Callback+0xe8>)
 80009a0:	2201      	movs	r2, #1
 80009a2:	701a      	strb	r2, [r3, #0]
        }

        if(currentState == STATE_GAME && game_active == 0){
 80009a4:	4b28      	ldr	r3, [pc, #160]	@ (8000a48 <HAL_GPIO_EXTI_Callback+0xec>)
 80009a6:	781b      	ldrb	r3, [r3, #0]
 80009a8:	b2db      	uxtb	r3, r3
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d144      	bne.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
 80009ae:	4b27      	ldr	r3, [pc, #156]	@ (8000a4c <HAL_GPIO_EXTI_Callback+0xf0>)
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b2db      	uxtb	r3, r3
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d13f      	bne.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
            if(credits > 0){
 80009b8:	4b25      	ldr	r3, [pc, #148]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0xf4>)
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	2b00      	cmp	r3, #0
 80009be:	dd36      	ble.n	8000a2e <HAL_GPIO_EXTI_Callback+0xd2>
                credits--;
 80009c0:	4b23      	ldr	r3, [pc, #140]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0xf4>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	3b01      	subs	r3, #1
 80009c6:	4a22      	ldr	r2, [pc, #136]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0xf4>)
 80009c8:	6013      	str	r3, [r2, #0]

                Flash_WriteBalance(credits);
 80009ca:	4b21      	ldr	r3, [pc, #132]	@ (8000a50 <HAL_GPIO_EXTI_Callback+0xf4>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	4618      	mov	r0, r3
 80009d0:	f7ff fe0e 	bl	80005f0 <Flash_WriteBalance>

                no_money = 0;
 80009d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000a54 <HAL_GPIO_EXTI_Callback+0xf8>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	701a      	strb	r2, [r3, #0]
                game_active = 1;
 80009da:	4b1c      	ldr	r3, [pc, #112]	@ (8000a4c <HAL_GPIO_EXTI_Callback+0xf0>)
 80009dc:	2201      	movs	r2, #1
 80009de:	701a      	strb	r2, [r3, #0]

                for(int i=0; i<3; i++){
 80009e0:	2300      	movs	r3, #0
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	e007      	b.n	80009f6 <HAL_GPIO_EXTI_Callback+0x9a>
                    reel_state[i] = 1;
 80009e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000a58 <HAL_GPIO_EXTI_Callback+0xfc>)
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	2101      	movs	r1, #1
 80009ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                for(int i=0; i<3; i++){
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	3301      	adds	r3, #1
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	2b02      	cmp	r3, #2
 80009fa:	ddf4      	ble.n	80009e6 <HAL_GPIO_EXTI_Callback+0x8a>
                }

                start_time = HAL_GetTick();
 80009fc:	f001 fd44 	bl	8002488 <HAL_GetTick>
 8000a00:	4603      	mov	r3, r0
 8000a02:	4a16      	ldr	r2, [pc, #88]	@ (8000a5c <HAL_GPIO_EXTI_Callback+0x100>)
 8000a04:	6013      	str	r3, [r2, #0]

                duration = (rand() % 4000) + 3000;
 8000a06:	f005 ff59 	bl	80068bc <rand>
 8000a0a:	4602      	mov	r2, r0
 8000a0c:	4b14      	ldr	r3, [pc, #80]	@ (8000a60 <HAL_GPIO_EXTI_Callback+0x104>)
 8000a0e:	fb83 1302 	smull	r1, r3, r3, r2
 8000a12:	1219      	asrs	r1, r3, #8
 8000a14:	17d3      	asrs	r3, r2, #31
 8000a16:	1acb      	subs	r3, r1, r3
 8000a18:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 8000a1c:	fb01 f303 	mul.w	r3, r1, r3
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 8000a26:	461a      	mov	r2, r3
 8000a28:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <HAL_GPIO_EXTI_Callback+0x108>)
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	e004      	b.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
            } else {
                no_money = 1;
 8000a2e:	4b09      	ldr	r3, [pc, #36]	@ (8000a54 <HAL_GPIO_EXTI_Callback+0xf8>)
 8000a30:	2201      	movs	r2, #1
 8000a32:	701a      	strb	r2, [r3, #0]
 8000a34:	e000      	b.n	8000a38 <HAL_GPIO_EXTI_Callback+0xdc>
        if(HAL_GetTick() - last_click < 500) return;
 8000a36:	bf00      	nop
            }
        }
    }
}
 8000a38:	3710      	adds	r7, #16
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	200002b4 	.word	0x200002b4
 8000a44:	200002b8 	.word	0x200002b8
 8000a48:	2000027d 	.word	0x2000027d
 8000a4c:	20000270 	.word	0x20000270
 8000a50:	20000000 	.word	0x20000000
 8000a54:	2000027c 	.word	0x2000027c
 8000a58:	20000264 	.word	0x20000264
 8000a5c:	20000274 	.word	0x20000274
 8000a60:	10624dd3 	.word	0x10624dd3
 8000a64:	20000278 	.word	0x20000278

08000a68 <HAL_UART_RxCpltCallback>:

//PRZERWANIE OD UART (Sterowanie)
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a66      	ldr	r2, [pc, #408]	@ (8000c10 <HAL_UART_RxCpltCallback+0x1a8>)
 8000a76:	4293      	cmp	r3, r2
 8000a78:	f040 80c6 	bne.w	8000c08 <HAL_UART_RxCpltCallback+0x1a0>
    {
        char c = (char)rx_data[0];
 8000a7c:	4b65      	ldr	r3, [pc, #404]	@ (8000c14 <HAL_UART_RxCpltCallback+0x1ac>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	73bb      	strb	r3, [r7, #14]
        uint8_t is_nav_command = 0; // Flaga: czy to by≈Ç klawisz sterujƒÖcy?
 8000a82:	2300      	movs	r3, #0
 8000a84:	73fb      	strb	r3, [r7, #15]

        // 1. STEROWANIE MENU (tylko gdy nie wpisujemy ju≈º komendy)
        if (cmd_index == 0) {
 8000a86:	4b64      	ldr	r3, [pc, #400]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	b2db      	uxtb	r3, r3
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d159      	bne.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
            if (c == 'q') {
 8000a90:	7bbb      	ldrb	r3, [r7, #14]
 8000a92:	2b71      	cmp	r3, #113	@ 0x71
 8000a94:	d108      	bne.n	8000aa8 <HAL_UART_RxCpltCallback+0x40>
                currentState = STATE_MENU;
 8000a96:	4b61      	ldr	r3, [pc, #388]	@ (8000c1c <HAL_UART_RxCpltCallback+0x1b4>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	701a      	strb	r2, [r3, #0]
                game_active = 0;
 8000a9c:	4b60      	ldr	r3, [pc, #384]	@ (8000c20 <HAL_UART_RxCpltCallback+0x1b8>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	701a      	strb	r2, [r3, #0]
                is_nav_command = 1; // Zaznaczamy, ≈ºe obs≈Çu≈ºono jako nawigacjƒô
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	73fb      	strb	r3, [r7, #15]
 8000aa6:	e04d      	b.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
            }
            else if (currentState == STATE_MENU) {
 8000aa8:	4b5c      	ldr	r3, [pc, #368]	@ (8000c1c <HAL_UART_RxCpltCallback+0x1b4>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d148      	bne.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
                if (c == 'a') {
 8000ab2:	7bbb      	ldrb	r3, [r7, #14]
 8000ab4:	2b61      	cmp	r3, #97	@ 0x61
 8000ab6:	d10e      	bne.n	8000ad6 <HAL_UART_RxCpltCallback+0x6e>
                    menu_position--;
 8000ab8:	4b5a      	ldr	r3, [pc, #360]	@ (8000c24 <HAL_UART_RxCpltCallback+0x1bc>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	3b01      	subs	r3, #1
 8000abe:	4a59      	ldr	r2, [pc, #356]	@ (8000c24 <HAL_UART_RxCpltCallback+0x1bc>)
 8000ac0:	6013      	str	r3, [r2, #0]
                    if(menu_position < 0) menu_position = 3;
 8000ac2:	4b58      	ldr	r3, [pc, #352]	@ (8000c24 <HAL_UART_RxCpltCallback+0x1bc>)
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	da02      	bge.n	8000ad0 <HAL_UART_RxCpltCallback+0x68>
 8000aca:	4b56      	ldr	r3, [pc, #344]	@ (8000c24 <HAL_UART_RxCpltCallback+0x1bc>)
 8000acc:	2203      	movs	r2, #3
 8000ace:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	73fb      	strb	r3, [r7, #15]
 8000ad4:	e036      	b.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
                }
                else if (c == 'd') {
 8000ad6:	7bbb      	ldrb	r3, [r7, #14]
 8000ad8:	2b64      	cmp	r3, #100	@ 0x64
 8000ada:	d10e      	bne.n	8000afa <HAL_UART_RxCpltCallback+0x92>
                    menu_position++;
 8000adc:	4b51      	ldr	r3, [pc, #324]	@ (8000c24 <HAL_UART_RxCpltCallback+0x1bc>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	4a50      	ldr	r2, [pc, #320]	@ (8000c24 <HAL_UART_RxCpltCallback+0x1bc>)
 8000ae4:	6013      	str	r3, [r2, #0]
                    if(menu_position > 3) menu_position = 0;
 8000ae6:	4b4f      	ldr	r3, [pc, #316]	@ (8000c24 <HAL_UART_RxCpltCallback+0x1bc>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b03      	cmp	r3, #3
 8000aec:	dd02      	ble.n	8000af4 <HAL_UART_RxCpltCallback+0x8c>
 8000aee:	4b4d      	ldr	r3, [pc, #308]	@ (8000c24 <HAL_UART_RxCpltCallback+0x1bc>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
                    is_nav_command = 1;
 8000af4:	2301      	movs	r3, #1
 8000af6:	73fb      	strb	r3, [r7, #15]
 8000af8:	e024      	b.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
                }
                else if (c == 'e') {
 8000afa:	7bbb      	ldrb	r3, [r7, #14]
 8000afc:	2b65      	cmp	r3, #101	@ 0x65
 8000afe:	d121      	bne.n	8000b44 <HAL_UART_RxCpltCallback+0xdc>
                    switch(menu_position) {
 8000b00:	4b48      	ldr	r3, [pc, #288]	@ (8000c24 <HAL_UART_RxCpltCallback+0x1bc>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2b03      	cmp	r3, #3
 8000b06:	d81b      	bhi.n	8000b40 <HAL_UART_RxCpltCallback+0xd8>
 8000b08:	a201      	add	r2, pc, #4	@ (adr r2, 8000b10 <HAL_UART_RxCpltCallback+0xa8>)
 8000b0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b0e:	bf00      	nop
 8000b10:	08000b21 	.word	0x08000b21
 8000b14:	08000b29 	.word	0x08000b29
 8000b18:	08000b31 	.word	0x08000b31
 8000b1c:	08000b39 	.word	0x08000b39
                        case 0: currentState = STATE_GAME; break;
 8000b20:	4b3e      	ldr	r3, [pc, #248]	@ (8000c1c <HAL_UART_RxCpltCallback+0x1b4>)
 8000b22:	2201      	movs	r2, #1
 8000b24:	701a      	strb	r2, [r3, #0]
 8000b26:	e00b      	b.n	8000b40 <HAL_UART_RxCpltCallback+0xd8>
                        case 1: currentState = STATE_AUTHORS; break;
 8000b28:	4b3c      	ldr	r3, [pc, #240]	@ (8000c1c <HAL_UART_RxCpltCallback+0x1b4>)
 8000b2a:	2202      	movs	r2, #2
 8000b2c:	701a      	strb	r2, [r3, #0]
 8000b2e:	e007      	b.n	8000b40 <HAL_UART_RxCpltCallback+0xd8>
                        case 2: currentState = STATE_DESC; break;
 8000b30:	4b3a      	ldr	r3, [pc, #232]	@ (8000c1c <HAL_UART_RxCpltCallback+0x1b4>)
 8000b32:	2203      	movs	r2, #3
 8000b34:	701a      	strb	r2, [r3, #0]
 8000b36:	e003      	b.n	8000b40 <HAL_UART_RxCpltCallback+0xd8>
                        case 3: currentState = STATE_HIGHSCORES; break;
 8000b38:	4b38      	ldr	r3, [pc, #224]	@ (8000c1c <HAL_UART_RxCpltCallback+0x1b4>)
 8000b3a:	2204      	movs	r2, #4
 8000b3c:	701a      	strb	r2, [r3, #0]
 8000b3e:	bf00      	nop
                    }
                    is_nav_command = 1;
 8000b40:	2301      	movs	r3, #1
 8000b42:	73fb      	strb	r3, [r7, #15]
                }
            }
        }

        // 2. TERMINAL (Wykonujemy TYLKO je≈õli to nie by≈Ça nawigacja)
        if (is_nav_command == 0)
 8000b44:	7bfb      	ldrb	r3, [r7, #15]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d159      	bne.n	8000bfe <HAL_UART_RxCpltCallback+0x196>
        {
            HAL_UART_Transmit(&huart2, &rx_data[0], 1, 10); // Echo znaku
 8000b4a:	230a      	movs	r3, #10
 8000b4c:	2201      	movs	r2, #1
 8000b4e:	4931      	ldr	r1, [pc, #196]	@ (8000c14 <HAL_UART_RxCpltCallback+0x1ac>)
 8000b50:	4835      	ldr	r0, [pc, #212]	@ (8000c28 <HAL_UART_RxCpltCallback+0x1c0>)
 8000b52:	f004 fae5 	bl	8005120 <HAL_UART_Transmit>

            if (c == '\r' || c == '\n') {
 8000b56:	7bbb      	ldrb	r3, [r7, #14]
 8000b58:	2b0d      	cmp	r3, #13
 8000b5a:	d002      	beq.n	8000b62 <HAL_UART_RxCpltCallback+0xfa>
 8000b5c:	7bbb      	ldrb	r3, [r7, #14]
 8000b5e:	2b0a      	cmp	r3, #10
 8000b60:	d11a      	bne.n	8000b98 <HAL_UART_RxCpltCallback+0x130>
                printf("\r\n"); // Nowa linia
 8000b62:	4832      	ldr	r0, [pc, #200]	@ (8000c2c <HAL_UART_RxCpltCallback+0x1c4>)
 8000b64:	f006 f956 	bl	8006e14 <puts>
                cmd_buffer[cmd_index] = '\0';
 8000b68:	4b2b      	ldr	r3, [pc, #172]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000b6a:	781b      	ldrb	r3, [r3, #0]
 8000b6c:	b2db      	uxtb	r3, r3
 8000b6e:	461a      	mov	r2, r3
 8000b70:	4b2f      	ldr	r3, [pc, #188]	@ (8000c30 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b72:	2100      	movs	r1, #0
 8000b74:	5499      	strb	r1, [r3, r2]
                if (cmd_index > 0) {
 8000b76:	4b28      	ldr	r3, [pc, #160]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	b2db      	uxtb	r3, r3
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d005      	beq.n	8000b8c <HAL_UART_RxCpltCallback+0x124>
                    CheckCommand(cmd_buffer);
 8000b80:	482b      	ldr	r0, [pc, #172]	@ (8000c30 <HAL_UART_RxCpltCallback+0x1c8>)
 8000b82:	f7ff fd9f 	bl	80006c4 <CheckCommand>
                    DisplayTerminalPrompt();
 8000b86:	f7ff fd8b 	bl	80006a0 <DisplayTerminalPrompt>
 8000b8a:	e001      	b.n	8000b90 <HAL_UART_RxCpltCallback+0x128>
                } else {
                    DisplayTerminalPrompt();
 8000b8c:	f7ff fd88 	bl	80006a0 <DisplayTerminalPrompt>
                }
                cmd_index = 0; // Reset bufora po Enterze
 8000b90:	4b21      	ldr	r3, [pc, #132]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]
 8000b96:	e032      	b.n	8000bfe <HAL_UART_RxCpltCallback+0x196>
            }
            else if (c == 0x08 || c == 127) { // Backspace
 8000b98:	7bbb      	ldrb	r3, [r7, #14]
 8000b9a:	2b08      	cmp	r3, #8
 8000b9c:	d002      	beq.n	8000ba4 <HAL_UART_RxCpltCallback+0x13c>
 8000b9e:	7bbb      	ldrb	r3, [r7, #14]
 8000ba0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ba2:	d11c      	bne.n	8000bde <HAL_UART_RxCpltCallback+0x176>
                if (cmd_index > 0) {
 8000ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	b2db      	uxtb	r3, r3
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d027      	beq.n	8000bfe <HAL_UART_RxCpltCallback+0x196>
                    cmd_index--;
 8000bae:	4b1a      	ldr	r3, [pc, #104]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	b2da      	uxtb	r2, r3
 8000bb8:	4b17      	ldr	r3, [pc, #92]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000bba:	701a      	strb	r2, [r3, #0]
                    uint8_t erase_seq[] = {0x08, ' ', 0x08}; 
 8000bbc:	4a1d      	ldr	r2, [pc, #116]	@ (8000c34 <HAL_UART_RxCpltCallback+0x1cc>)
 8000bbe:	f107 0308 	add.w	r3, r7, #8
 8000bc2:	6812      	ldr	r2, [r2, #0]
 8000bc4:	4611      	mov	r1, r2
 8000bc6:	8019      	strh	r1, [r3, #0]
 8000bc8:	3302      	adds	r3, #2
 8000bca:	0c12      	lsrs	r2, r2, #16
 8000bcc:	701a      	strb	r2, [r3, #0]
                    HAL_UART_Transmit(&huart2, erase_seq, 3, 10);
 8000bce:	f107 0108 	add.w	r1, r7, #8
 8000bd2:	230a      	movs	r3, #10
 8000bd4:	2203      	movs	r2, #3
 8000bd6:	4814      	ldr	r0, [pc, #80]	@ (8000c28 <HAL_UART_RxCpltCallback+0x1c0>)
 8000bd8:	f004 faa2 	bl	8005120 <HAL_UART_Transmit>
                if (cmd_index > 0) {
 8000bdc:	e00f      	b.n	8000bfe <HAL_UART_RxCpltCallback+0x196>
                }
            }
            else {
                if (cmd_index < CMD_BUF_SIZE) cmd_buffer[cmd_index++] = c;
 8000bde:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	b2db      	uxtb	r3, r3
 8000be4:	2b27      	cmp	r3, #39	@ 0x27
 8000be6:	d80a      	bhi.n	8000bfe <HAL_UART_RxCpltCallback+0x196>
 8000be8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	1c5a      	adds	r2, r3, #1
 8000bf0:	b2d1      	uxtb	r1, r2
 8000bf2:	4a09      	ldr	r2, [pc, #36]	@ (8000c18 <HAL_UART_RxCpltCallback+0x1b0>)
 8000bf4:	7011      	strb	r1, [r2, #0]
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c30 <HAL_UART_RxCpltCallback+0x1c8>)
 8000bfa:	7bbb      	ldrb	r3, [r7, #14]
 8000bfc:	5453      	strb	r3, [r2, r1]
            }
        }

        HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000bfe:	2201      	movs	r2, #1
 8000c00:	4904      	ldr	r1, [pc, #16]	@ (8000c14 <HAL_UART_RxCpltCallback+0x1ac>)
 8000c02:	4809      	ldr	r0, [pc, #36]	@ (8000c28 <HAL_UART_RxCpltCallback+0x1c0>)
 8000c04:	f004 fb16 	bl	8005234 <HAL_UART_Receive_IT>
    }
}
 8000c08:	bf00      	nop
 8000c0a:	3710      	adds	r7, #16
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	40004400 	.word	0x40004400
 8000c14:	20000284 	.word	0x20000284
 8000c18:	200002b1 	.word	0x200002b1
 8000c1c:	2000027d 	.word	0x2000027d
 8000c20:	20000270 	.word	0x20000270
 8000c24:	20000280 	.word	0x20000280
 8000c28:	200001dc 	.word	0x200001dc
 8000c2c:	08008060 	.word	0x08008060
 8000c30:	20000288 	.word	0x20000288
 8000c34:	08008288 	.word	0x08008288

08000c38 <SetDisplayInverse>:

// Funkcja do odwracania kolor√≥w (Inwersja)
void SetDisplayInverse(uint8_t inverse) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b082      	sub	sp, #8
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	71fb      	strb	r3, [r7, #7]
    if (inverse) {
 8000c42:	79fb      	ldrb	r3, [r7, #7]
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d003      	beq.n	8000c50 <SetDisplayInverse+0x18>
        ssd1306_WriteCommand(0xA7);
 8000c48:	20a7      	movs	r0, #167	@ 0xa7
 8000c4a:	f000 fdab 	bl	80017a4 <ssd1306_WriteCommand>
    } else {
        ssd1306_WriteCommand(0xA6);
    }
}
 8000c4e:	e002      	b.n	8000c56 <SetDisplayInverse+0x1e>
        ssd1306_WriteCommand(0xA6);
 8000c50:	20a6      	movs	r0, #166	@ 0xa6
 8000c52:	f000 fda7 	bl	80017a4 <ssd1306_WriteCommand>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b09a      	sub	sp, #104	@ 0x68
 8000c64:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c66:	f001 fb9f 	bl	80023a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c6a:	f000 fb99 	bl	80013a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c6e:	f000 fcdb 	bl	8001628 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000c72:	f000 fca9 	bl	80015c8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000c76:	f000 fbe5 	bl	8001444 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000c7a:	f000 fc67 	bl	800154c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  setvbuf(stdout, NULL, _IONBF, 0);
 8000c7e:	4b69      	ldr	r3, [pc, #420]	@ (8000e24 <main+0x1c4>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	6898      	ldr	r0, [r3, #8]
 8000c84:	2300      	movs	r3, #0
 8000c86:	2202      	movs	r2, #2
 8000c88:	2100      	movs	r1, #0
 8000c8a:	f006 f8cb 	bl	8006e24 <setvbuf>

    char buffor[40];

    ssd1306_Init();
 8000c8e:	f000 fdd5 	bl	800183c <ssd1306_Init>
    ssd1306_Fill(Black);
 8000c92:	2000      	movs	r0, #0
 8000c94:	f000 fe3c 	bl	8001910 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8000c98:	f000 fe52 	bl	8001940 <ssd1306_UpdateScreen>

    // Wczytanie stanu konta
    credits = Flash_ReadBalance();
 8000c9c:	f7ff fce4 	bl	8000668 <Flash_ReadBalance>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	4b60      	ldr	r3, [pc, #384]	@ (8000e28 <main+0x1c8>)
 8000ca6:	601a      	str	r2, [r3, #0]

    // 2. WYMUSZENIE PRIORYTETU PRZERWANIA
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2102      	movs	r1, #2
 8000cac:	2026      	movs	r0, #38	@ 0x26
 8000cae:	f001 fcf6 	bl	800269e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cb2:	2026      	movs	r0, #38	@ 0x26
 8000cb4:	f001 fd0f 	bl	80026d6 <HAL_NVIC_EnableIRQ>

    // 3. Test bezpo≈õredni
    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\nSYSTEM START\r\n", 14, 100);
 8000cb8:	2364      	movs	r3, #100	@ 0x64
 8000cba:	220e      	movs	r2, #14
 8000cbc:	495b      	ldr	r1, [pc, #364]	@ (8000e2c <main+0x1cc>)
 8000cbe:	485c      	ldr	r0, [pc, #368]	@ (8000e30 <main+0x1d0>)
 8000cc0:	f004 fa2e 	bl	8005120 <HAL_UART_Transmit>

    // POWITANIE W TERMINALU
    printf("\033[2J\033[H"); // Clear screen
 8000cc4:	485b      	ldr	r0, [pc, #364]	@ (8000e34 <main+0x1d4>)
 8000cc6:	f006 f83d 	bl	8006d44 <iprintf>
    printf("                     CasinoOS Terminal v1.0.7 \r\n");
 8000cca:	485b      	ldr	r0, [pc, #364]	@ (8000e38 <main+0x1d8>)
 8000ccc:	f006 f8a2 	bl	8006e14 <puts>
    printf("            In luck we trust, in probability we pray \r\n");
 8000cd0:	485a      	ldr	r0, [pc, #360]	@ (8000e3c <main+0x1dc>)
 8000cd2:	f006 f89f 	bl	8006e14 <puts>
    printf("------------------------------------------------------- \r\n");
 8000cd6:	485a      	ldr	r0, [pc, #360]	@ (8000e40 <main+0x1e0>)
 8000cd8:	f006 f89c 	bl	8006e14 <puts>
    printf("System status  : ONLINE \r\n");
 8000cdc:	4859      	ldr	r0, [pc, #356]	@ (8000e44 <main+0x1e4>)
 8000cde:	f006 f899 	bl	8006e14 <puts>
    printf("RNG engine     : SEEDED \r\n");
 8000ce2:	4859      	ldr	r0, [pc, #356]	@ (8000e48 <main+0x1e8>)
 8000ce4:	f006 f896 	bl	8006e14 <puts>
    printf("Credit balance : %06d \r\n", credits);
 8000ce8:	4b4f      	ldr	r3, [pc, #316]	@ (8000e28 <main+0x1c8>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4619      	mov	r1, r3
 8000cee:	4857      	ldr	r0, [pc, #348]	@ (8000e4c <main+0x1ec>)
 8000cf0:	f006 f828 	bl	8006d44 <iprintf>
    printf("User access    : %s \r\n", user_name);
 8000cf4:	4956      	ldr	r1, [pc, #344]	@ (8000e50 <main+0x1f0>)
 8000cf6:	4857      	ldr	r0, [pc, #348]	@ (8000e54 <main+0x1f4>)
 8000cf8:	f006 f824 	bl	8006d44 <iprintf>
    printf("------------------------------------------------------- \r\n");
 8000cfc:	4850      	ldr	r0, [pc, #320]	@ (8000e40 <main+0x1e0>)
 8000cfe:	f006 f889 	bl	8006e14 <puts>
    DisplayTerminalPrompt();
 8000d02:	f7ff fccd 	bl	80006a0 <DisplayTerminalPrompt>

    HAL_UART_Receive_IT(&huart2, rx_data, 1);
 8000d06:	2201      	movs	r2, #1
 8000d08:	4953      	ldr	r1, [pc, #332]	@ (8000e58 <main+0x1f8>)
 8000d0a:	4849      	ldr	r0, [pc, #292]	@ (8000e30 <main+0x1d0>)
 8000d0c:	f004 fa92 	bl	8005234 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  ssd1306_Fill(Black);
 8000d10:	2000      	movs	r0, #0
 8000d12:	f000 fdfd 	bl	8001910 <ssd1306_Fill>

	  	  	  	        switch (currentState)
 8000d16:	4b51      	ldr	r3, [pc, #324]	@ (8000e5c <main+0x1fc>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	b2db      	uxtb	r3, r3
 8000d1c:	2b04      	cmp	r3, #4
 8000d1e:	f200 830f 	bhi.w	8001340 <main+0x6e0>
 8000d22:	a201      	add	r2, pc, #4	@ (adr r2, 8000d28 <main+0xc8>)
 8000d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d28:	08000d3d 	.word	0x08000d3d
 8000d2c:	08000d77 	.word	0x08000d77
 8000d30:	08001219 	.word	0x08001219
 8000d34:	0800125d 	.word	0x0800125d
 8000d38:	080012ed 	.word	0x080012ed
	  	  	  	            case STATE_MENU:
//	  	  	  	            	ssd1306_FillRectangle(0, 0, 128, 10, White);
//	  	  	  	                ssd1306_SetCursor(20, 2);
//	  	  	  	                ssd1306_WriteString("MALE LAS VEGAS", Font_6x8, Black);

	  	  	  	                DrawMenuLine(16,0,"1. Game");
 8000d3c:	4a48      	ldr	r2, [pc, #288]	@ (8000e60 <main+0x200>)
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2010      	movs	r0, #16
 8000d42:	f7ff fdc7 	bl	80008d4 <DrawMenuLine>
	  	  	  	                DrawMenuLine(27,1,"2. Authors");
 8000d46:	4a47      	ldr	r2, [pc, #284]	@ (8000e64 <main+0x204>)
 8000d48:	2101      	movs	r1, #1
 8000d4a:	201b      	movs	r0, #27
 8000d4c:	f7ff fdc2 	bl	80008d4 <DrawMenuLine>
	  	  	  	                DrawMenuLine(38, 2,"3. About game");
 8000d50:	4a45      	ldr	r2, [pc, #276]	@ (8000e68 <main+0x208>)
 8000d52:	2102      	movs	r1, #2
 8000d54:	2026      	movs	r0, #38	@ 0x26
 8000d56:	f7ff fdbd 	bl	80008d4 <DrawMenuLine>
	  	  	  	                DrawMenuLine(49,3,"4. Accounts");
 8000d5a:	4a44      	ldr	r2, [pc, #272]	@ (8000e6c <main+0x20c>)
 8000d5c:	2103      	movs	r1, #3
 8000d5e:	2031      	movs	r0, #49	@ 0x31
 8000d60:	f7ff fdb8 	bl	80008d4 <DrawMenuLine>

	  	  	  	                ssd1306_DrawRectangle(0, 13, 127, 63, White);
 8000d64:	2301      	movs	r3, #1
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	233f      	movs	r3, #63	@ 0x3f
 8000d6a:	227f      	movs	r2, #127	@ 0x7f
 8000d6c:	210d      	movs	r1, #13
 8000d6e:	2000      	movs	r0, #0
 8000d70:	f000 ff9c 	bl	8001cac <ssd1306_DrawRectangle>
	  	  	  	                break;
 8000d74:	e2e4      	b.n	8001340 <main+0x6e0>

	  	  	  	            case STATE_GAME:
	  	  	  	                ssd1306_SetCursor(0, 0);
 8000d76:	2100      	movs	r1, #0
 8000d78:	2000      	movs	r0, #0
 8000d7a:	f000 ff13 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	                sprintf(buffor, "Credits: %d", credits);
 8000d7e:	4b2a      	ldr	r3, [pc, #168]	@ (8000e28 <main+0x1c8>)
 8000d80:	681a      	ldr	r2, [r3, #0]
 8000d82:	1d3b      	adds	r3, r7, #4
 8000d84:	493a      	ldr	r1, [pc, #232]	@ (8000e70 <main+0x210>)
 8000d86:	4618      	mov	r0, r3
 8000d88:	f006 f900 	bl	8006f8c <siprintf>
	  	  	  	                ssd1306_WriteString(buffor, Font_6x8, White);
 8000d8c:	4b39      	ldr	r3, [pc, #228]	@ (8000e74 <main+0x214>)
 8000d8e:	1d38      	adds	r0, r7, #4
 8000d90:	2201      	movs	r2, #1
 8000d92:	9200      	str	r2, [sp, #0]
 8000d94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d96:	f000 fedf 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(80, 0);
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	2050      	movs	r0, #80	@ 0x50
 8000d9e:	f000 ff01 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	                ssd1306_WriteString("[q]Exit", Font_6x8, White);
 8000da2:	4b34      	ldr	r3, [pc, #208]	@ (8000e74 <main+0x214>)
 8000da4:	2201      	movs	r2, #1
 8000da6:	9200      	str	r2, [sp, #0]
 8000da8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000daa:	4833      	ldr	r0, [pc, #204]	@ (8000e78 <main+0x218>)
 8000dac:	f000 fed4 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 15, White); }
 8000db0:	2300      	movs	r3, #0
 8000db2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000db4:	e009      	b.n	8000dca <main+0x16a>
 8000db6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000db8:	b2db      	uxtb	r3, r3
 8000dba:	2201      	movs	r2, #1
 8000dbc:	210f      	movs	r1, #15
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f000 fde6 	bl	8001990 <ssd1306_DrawPixel>
 8000dc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000dca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000dcc:	2b7f      	cmp	r3, #127	@ 0x7f
 8000dce:	ddf2      	ble.n	8000db6 <main+0x156>
	  	  	  	                for(int x=0; x < 128; x++){ ssd1306_DrawPixel(x, 48, White); }
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000dd4:	e009      	b.n	8000dea <main+0x18a>
 8000dd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	2201      	movs	r2, #1
 8000ddc:	2130      	movs	r1, #48	@ 0x30
 8000dde:	4618      	mov	r0, r3
 8000de0:	f000 fdd6 	bl	8001990 <ssd1306_DrawPixel>
 8000de4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000de6:	3301      	adds	r3, #1
 8000de8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000dea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000dec:	2b7f      	cmp	r3, #127	@ 0x7f
 8000dee:	ddf2      	ble.n	8000dd6 <main+0x176>
	  	  	  	                ssd1306_SetCursor(0, 27);   ssd1306_WriteString(">", Font_7x10, White);
 8000df0:	211b      	movs	r1, #27
 8000df2:	2000      	movs	r0, #0
 8000df4:	f000 fed6 	bl	8001ba4 <ssd1306_SetCursor>
 8000df8:	4b20      	ldr	r3, [pc, #128]	@ (8000e7c <main+0x21c>)
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	9200      	str	r2, [sp, #0]
 8000dfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e00:	481f      	ldr	r0, [pc, #124]	@ (8000e80 <main+0x220>)
 8000e02:	f000 fea9 	bl	8001b58 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(120, 27); ssd1306_WriteString("<", Font_7x10, White);
 8000e06:	211b      	movs	r1, #27
 8000e08:	2078      	movs	r0, #120	@ 0x78
 8000e0a:	f000 fecb 	bl	8001ba4 <ssd1306_SetCursor>
 8000e0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000e7c <main+0x21c>)
 8000e10:	2201      	movs	r2, #1
 8000e12:	9200      	str	r2, [sp, #0]
 8000e14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000e16:	481b      	ldr	r0, [pc, #108]	@ (8000e84 <main+0x224>)
 8000e18:	f000 fe9e 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	                for(int i=0; i < 3; i++){
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8000e20:	e0d9      	b.n	8000fd6 <main+0x376>
 8000e22:	bf00      	nop
 8000e24:	200000b8 	.word	0x200000b8
 8000e28:	20000000 	.word	0x20000000
 8000e2c:	0800828c 	.word	0x0800828c
 8000e30:	200001dc 	.word	0x200001dc
 8000e34:	080082a0 	.word	0x080082a0
 8000e38:	080082a8 	.word	0x080082a8
 8000e3c:	080082d8 	.word	0x080082d8
 8000e40:	08008310 	.word	0x08008310
 8000e44:	0800834c 	.word	0x0800834c
 8000e48:	08008368 	.word	0x08008368
 8000e4c:	08008384 	.word	0x08008384
 8000e50:	20000004 	.word	0x20000004
 8000e54:	080083a0 	.word	0x080083a0
 8000e58:	20000284 	.word	0x20000284
 8000e5c:	2000027d 	.word	0x2000027d
 8000e60:	080083b8 	.word	0x080083b8
 8000e64:	080083c0 	.word	0x080083c0
 8000e68:	080083cc 	.word	0x080083cc
 8000e6c:	080083dc 	.word	0x080083dc
 8000e70:	080083e8 	.word	0x080083e8
 8000e74:	08009fa8 	.word	0x08009fa8
 8000e78:	080083f4 	.word	0x080083f4
 8000e7c:	08009fb4 	.word	0x08009fb4
 8000e80:	080083fc 	.word	0x080083fc
 8000e84:	08008400 	.word	0x08008400
	  	  	  	                    if(reel_state[i] == 1){
 8000e88:	4a8e      	ldr	r2, [pc, #568]	@ (80010c4 <main+0x464>)
 8000e8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e90:	2b01      	cmp	r3, #1
 8000e92:	d161      	bne.n	8000f58 <main+0x2f8>
	  	  	  	                        uint32_t extra_delay = i * 1000;
 8000e94:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000e96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e9a:	fb02 f303 	mul.w	r3, r2, r3
 8000e9e:	637b      	str	r3, [r7, #52]	@ 0x34
	  	  	  	                        if(HAL_GetTick() - start_time > (duration + extra_delay)){
 8000ea0:	f001 faf2 	bl	8002488 <HAL_GetTick>
 8000ea4:	4602      	mov	r2, r0
 8000ea6:	4b88      	ldr	r3, [pc, #544]	@ (80010c8 <main+0x468>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	1ad2      	subs	r2, r2, r3
 8000eac:	4b87      	ldr	r3, [pc, #540]	@ (80010cc <main+0x46c>)
 8000eae:	6819      	ldr	r1, [r3, #0]
 8000eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000eb2:	440b      	add	r3, r1
 8000eb4:	429a      	cmp	r2, r3
 8000eb6:	d90c      	bls.n	8000ed2 <main+0x272>
	  	  	  	                            if(reel[i].pixel_offset == 0){
 8000eb8:	4a85      	ldr	r2, [pc, #532]	@ (80010d0 <main+0x470>)
 8000eba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ebc:	011b      	lsls	r3, r3, #4
 8000ebe:	4413      	add	r3, r2
 8000ec0:	3308      	adds	r3, #8
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d104      	bne.n	8000ed2 <main+0x272>
	  	  	  	                                reel_state[i] = 0;
 8000ec8:	4a7e      	ldr	r2, [pc, #504]	@ (80010c4 <main+0x464>)
 8000eca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ecc:	2100      	movs	r1, #0
 8000ece:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                        if(reel_state[i] == 1) {
 8000ed2:	4a7c      	ldr	r2, [pc, #496]	@ (80010c4 <main+0x464>)
 8000ed4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ed6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000eda:	2b01      	cmp	r3, #1
 8000edc:	d13c      	bne.n	8000f58 <main+0x2f8>
	  	  	  	                            reel[i].pixel_offset += speed;
 8000ede:	4a7c      	ldr	r2, [pc, #496]	@ (80010d0 <main+0x470>)
 8000ee0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ee2:	011b      	lsls	r3, r3, #4
 8000ee4:	4413      	add	r3, r2
 8000ee6:	3308      	adds	r3, #8
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	4b7a      	ldr	r3, [pc, #488]	@ (80010d4 <main+0x474>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	441a      	add	r2, r3
 8000ef0:	4977      	ldr	r1, [pc, #476]	@ (80010d0 <main+0x470>)
 8000ef2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000ef4:	011b      	lsls	r3, r3, #4
 8000ef6:	440b      	add	r3, r1
 8000ef8:	3308      	adds	r3, #8
 8000efa:	601a      	str	r2, [r3, #0]
	  	  	  	                            if(reel[i].pixel_offset >= 32){
 8000efc:	4a74      	ldr	r2, [pc, #464]	@ (80010d0 <main+0x470>)
 8000efe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f00:	011b      	lsls	r3, r3, #4
 8000f02:	4413      	add	r3, r2
 8000f04:	3308      	adds	r3, #8
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	2b1f      	cmp	r3, #31
 8000f0a:	dd25      	ble.n	8000f58 <main+0x2f8>
	  	  	  	                                reel[i].pixel_offset = 0;
 8000f0c:	4a70      	ldr	r2, [pc, #448]	@ (80010d0 <main+0x470>)
 8000f0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f10:	011b      	lsls	r3, r3, #4
 8000f12:	4413      	add	r3, r2
 8000f14:	3308      	adds	r3, #8
 8000f16:	2200      	movs	r2, #0
 8000f18:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].current_symbol = reel[i].next_symbol;
 8000f1a:	4a6d      	ldr	r2, [pc, #436]	@ (80010d0 <main+0x470>)
 8000f1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	4413      	add	r3, r2
 8000f22:	3304      	adds	r3, #4
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	496a      	ldr	r1, [pc, #424]	@ (80010d0 <main+0x470>)
 8000f28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f2a:	011b      	lsls	r3, r3, #4
 8000f2c:	440b      	add	r3, r1
 8000f2e:	601a      	str	r2, [r3, #0]
	  	  	  	                                reel[i].next_symbol = rand() % 7;
 8000f30:	f005 fcc4 	bl	80068bc <rand>
 8000f34:	4602      	mov	r2, r0
 8000f36:	4b68      	ldr	r3, [pc, #416]	@ (80010d8 <main+0x478>)
 8000f38:	fb83 1302 	smull	r1, r3, r3, r2
 8000f3c:	4413      	add	r3, r2
 8000f3e:	1099      	asrs	r1, r3, #2
 8000f40:	17d3      	asrs	r3, r2, #31
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	460b      	mov	r3, r1
 8000f46:	00db      	lsls	r3, r3, #3
 8000f48:	1a5b      	subs	r3, r3, r1
 8000f4a:	1ad1      	subs	r1, r2, r3
 8000f4c:	4a60      	ldr	r2, [pc, #384]	@ (80010d0 <main+0x470>)
 8000f4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f50:	011b      	lsls	r3, r3, #4
 8000f52:	4413      	add	r3, r2
 8000f54:	3304      	adds	r3, #4
 8000f56:	6019      	str	r1, [r3, #0]
	  	  	  	                            }
	  	  	  	                        }
	  	  	  	                    }
	  	  	  	                    int current_symbol_y = reel[i].pixel_offset + 16;
 8000f58:	4a5d      	ldr	r2, [pc, #372]	@ (80010d0 <main+0x470>)
 8000f5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f5c:	011b      	lsls	r3, r3, #4
 8000f5e:	4413      	add	r3, r2
 8000f60:	3308      	adds	r3, #8
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	3310      	adds	r3, #16
 8000f66:	633b      	str	r3, [r7, #48]	@ 0x30
	  	  	  	                    int next_symbol_y = current_symbol_y - 32;
 8000f68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f6a:	3b20      	subs	r3, #32
 8000f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, current_symbol_y, epd_bitmap_allArray[reel[i].current_symbol], 32, 32, White);
 8000f6e:	4a58      	ldr	r2, [pc, #352]	@ (80010d0 <main+0x470>)
 8000f70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f72:	011b      	lsls	r3, r3, #4
 8000f74:	4413      	add	r3, r2
 8000f76:	330c      	adds	r3, #12
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	b2d8      	uxtb	r0, r3
 8000f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f7e:	b2d9      	uxtb	r1, r3
 8000f80:	4a53      	ldr	r2, [pc, #332]	@ (80010d0 <main+0x470>)
 8000f82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f84:	011b      	lsls	r3, r3, #4
 8000f86:	4413      	add	r3, r2
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a54      	ldr	r2, [pc, #336]	@ (80010dc <main+0x47c>)
 8000f8c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000f90:	2301      	movs	r3, #1
 8000f92:	9301      	str	r3, [sp, #4]
 8000f94:	2320      	movs	r3, #32
 8000f96:	9300      	str	r3, [sp, #0]
 8000f98:	2320      	movs	r3, #32
 8000f9a:	f000 ff0c 	bl	8001db6 <ssd1306_DrawBitmap>
	  	  	  	                    ssd1306_DrawBitmap(reel[i].x_pos, next_symbol_y, epd_bitmap_allArray[reel[i].next_symbol], 32, 32, White);
 8000f9e:	4a4c      	ldr	r2, [pc, #304]	@ (80010d0 <main+0x470>)
 8000fa0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000fa2:	011b      	lsls	r3, r3, #4
 8000fa4:	4413      	add	r3, r2
 8000fa6:	330c      	adds	r3, #12
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	b2d8      	uxtb	r0, r3
 8000fac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fae:	b2d9      	uxtb	r1, r3
 8000fb0:	4a47      	ldr	r2, [pc, #284]	@ (80010d0 <main+0x470>)
 8000fb2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000fb4:	011b      	lsls	r3, r3, #4
 8000fb6:	4413      	add	r3, r2
 8000fb8:	3304      	adds	r3, #4
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a47      	ldr	r2, [pc, #284]	@ (80010dc <main+0x47c>)
 8000fbe:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	9301      	str	r3, [sp, #4]
 8000fc6:	2320      	movs	r3, #32
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	2320      	movs	r3, #32
 8000fcc:	f000 fef3 	bl	8001db6 <ssd1306_DrawBitmap>
	  	  	  	                for(int i=0; i < 3; i++){
 8000fd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	657b      	str	r3, [r7, #84]	@ 0x54
 8000fd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000fd8:	2b02      	cmp	r3, #2
 8000fda:	f77f af55 	ble.w	8000e88 <main+0x228>
	  	  	  	                }

	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 8000fde:	4b40      	ldr	r3, [pc, #256]	@ (80010e0 <main+0x480>)
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	2b01      	cmp	r3, #1
 8000fe6:	f040 80e9 	bne.w	80011bc <main+0x55c>
 8000fea:	4b36      	ldr	r3, [pc, #216]	@ (80010c4 <main+0x464>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	f040 80e4 	bne.w	80011bc <main+0x55c>
 8000ff4:	4b33      	ldr	r3, [pc, #204]	@ (80010c4 <main+0x464>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	f040 80df 	bne.w	80011bc <main+0x55c>
 8000ffe:	4b31      	ldr	r3, [pc, #196]	@ (80010c4 <main+0x464>)
 8001000:	689b      	ldr	r3, [r3, #8]
 8001002:	2b00      	cmp	r3, #0
 8001004:	f040 80da 	bne.w	80011bc <main+0x55c>
 8001008:	4b36      	ldr	r3, [pc, #216]	@ (80010e4 <main+0x484>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	b2db      	uxtb	r3, r3
 800100e:	2b00      	cmp	r3, #0
 8001010:	f040 80d4 	bne.w	80011bc <main+0x55c>
	  	  	  	                    int s0 = reel[0].current_symbol;
 8001014:	4b2e      	ldr	r3, [pc, #184]	@ (80010d0 <main+0x470>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	64bb      	str	r3, [r7, #72]	@ 0x48
	  	  	  	                    int s1 = reel[1].current_symbol;
 800101a:	4b2d      	ldr	r3, [pc, #180]	@ (80010d0 <main+0x470>)
 800101c:	691b      	ldr	r3, [r3, #16]
 800101e:	647b      	str	r3, [r7, #68]	@ 0x44
	  	  	  	                    int s2 = reel[2].current_symbol;
 8001020:	4b2b      	ldr	r3, [pc, #172]	@ (80010d0 <main+0x470>)
 8001022:	6a1b      	ldr	r3, [r3, #32]
 8001024:	643b      	str	r3, [r7, #64]	@ 0x40
	  	  	  	                    int win = 0;
 8001026:	2300      	movs	r3, #0
 8001028:	653b      	str	r3, [r7, #80]	@ 0x50

	  	  	  	                    if(s0 == s1 && s1 == s2) win = symbols_credits[s0];
 800102a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800102c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800102e:	429a      	cmp	r2, r3
 8001030:	d109      	bne.n	8001046 <main+0x3e6>
 8001032:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001036:	429a      	cmp	r2, r3
 8001038:	d105      	bne.n	8001046 <main+0x3e6>
 800103a:	4a2b      	ldr	r2, [pc, #172]	@ (80010e8 <main+0x488>)
 800103c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800103e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001042:	653b      	str	r3, [r7, #80]	@ 0x50
 8001044:	e02b      	b.n	800109e <main+0x43e>
	  	  	  	                    else if(s0 == s1) win = (symbols_credits[s0])/3;
 8001046:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001048:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800104a:	429a      	cmp	r2, r3
 800104c:	d10a      	bne.n	8001064 <main+0x404>
 800104e:	4a26      	ldr	r2, [pc, #152]	@ (80010e8 <main+0x488>)
 8001050:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001056:	4a25      	ldr	r2, [pc, #148]	@ (80010ec <main+0x48c>)
 8001058:	fb82 1203 	smull	r1, r2, r2, r3
 800105c:	17db      	asrs	r3, r3, #31
 800105e:	1ad3      	subs	r3, r2, r3
 8001060:	653b      	str	r3, [r7, #80]	@ 0x50
 8001062:	e01c      	b.n	800109e <main+0x43e>
	  	  	  	                    else if(s1 == s2) win = (symbols_credits[s1])/3;
 8001064:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001066:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001068:	429a      	cmp	r2, r3
 800106a:	d10a      	bne.n	8001082 <main+0x422>
 800106c:	4a1e      	ldr	r2, [pc, #120]	@ (80010e8 <main+0x488>)
 800106e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001070:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001074:	4a1d      	ldr	r2, [pc, #116]	@ (80010ec <main+0x48c>)
 8001076:	fb82 1203 	smull	r1, r2, r2, r3
 800107a:	17db      	asrs	r3, r3, #31
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	653b      	str	r3, [r7, #80]	@ 0x50
 8001080:	e00d      	b.n	800109e <main+0x43e>
	  	  	  	                    else if(s0 == s2) win = (symbols_credits[s0])/3;
 8001082:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001084:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001086:	429a      	cmp	r2, r3
 8001088:	d109      	bne.n	800109e <main+0x43e>
 800108a:	4a17      	ldr	r2, [pc, #92]	@ (80010e8 <main+0x488>)
 800108c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800108e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001092:	4a16      	ldr	r2, [pc, #88]	@ (80010ec <main+0x48c>)
 8001094:	fb82 1203 	smull	r1, r2, r2, r3
 8001098:	17db      	asrs	r3, r3, #31
 800109a:	1ad3      	subs	r3, r2, r3
 800109c:	653b      	str	r3, [r7, #80]	@ 0x50

	  	  	  	                    if(win > 0){
 800109e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	f340 8082 	ble.w	80011aa <main+0x54a>
	  	  	  	                    	credits += win;
 80010a6:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <main+0x490>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80010ac:	4413      	add	r3, r2
 80010ae:	4a10      	ldr	r2, [pc, #64]	@ (80010f0 <main+0x490>)
 80010b0:	6013      	str	r3, [r2, #0]
	  	  	  	                        Flash_WriteBalance(credits);
 80010b2:	4b0f      	ldr	r3, [pc, #60]	@ (80010f0 <main+0x490>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fa9a 	bl	80005f0 <Flash_WriteBalance>

	  	  	  	                        for(int k=0; k<3; k++){
 80010bc:	2300      	movs	r3, #0
 80010be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80010c0:	e027      	b.n	8001112 <main+0x4b2>
 80010c2:	bf00      	nop
 80010c4:	20000264 	.word	0x20000264
 80010c8:	20000274 	.word	0x20000274
 80010cc:	20000278 	.word	0x20000278
 80010d0:	20000034 	.word	0x20000034
 80010d4:	20000030 	.word	0x20000030
 80010d8:	92492493 	.word	0x92492493
 80010dc:	20000064 	.word	0x20000064
 80010e0:	20000270 	.word	0x20000270
 80010e4:	2000027c 	.word	0x2000027c
 80010e8:	20000014 	.word	0x20000014
 80010ec:	55555556 	.word	0x55555556
 80010f0:	20000000 	.word	0x20000000
	  	  	  	                            SetDisplayInverse(1);
 80010f4:	2001      	movs	r0, #1
 80010f6:	f7ff fd9f 	bl	8000c38 <SetDisplayInverse>
	  	  	  	                            HAL_Delay(100);
 80010fa:	2064      	movs	r0, #100	@ 0x64
 80010fc:	f001 f9d0 	bl	80024a0 <HAL_Delay>
	  	  	  	                            SetDisplayInverse(0);
 8001100:	2000      	movs	r0, #0
 8001102:	f7ff fd99 	bl	8000c38 <SetDisplayInverse>
	  	  	  	                            HAL_Delay(100);
 8001106:	2064      	movs	r0, #100	@ 0x64
 8001108:	f001 f9ca 	bl	80024a0 <HAL_Delay>
	  	  	  	                        for(int k=0; k<3; k++){
 800110c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800110e:	3301      	adds	r3, #1
 8001110:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001112:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001114:	2b02      	cmp	r3, #2
 8001116:	dded      	ble.n	80010f4 <main+0x494>
	  	  	  	                        }

	  	  	  	                        ssd1306_FillRectangle(14, 15, 100, 40, White);
 8001118:	2301      	movs	r3, #1
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2328      	movs	r3, #40	@ 0x28
 800111e:	2264      	movs	r2, #100	@ 0x64
 8001120:	210f      	movs	r1, #15
 8001122:	200e      	movs	r0, #14
 8001124:	f000 fdf9 	bl	8001d1a <ssd1306_FillRectangle>


	  	  	  	                        ssd1306_DrawRectangle(16, 17, 96, 36, Black);
 8001128:	2300      	movs	r3, #0
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2324      	movs	r3, #36	@ 0x24
 800112e:	2260      	movs	r2, #96	@ 0x60
 8001130:	2111      	movs	r1, #17
 8001132:	2010      	movs	r0, #16
 8001134:	f000 fdba 	bl	8001cac <ssd1306_DrawRectangle>

	  	  	  	                        ssd1306_SetCursor(38, 20);
 8001138:	2114      	movs	r1, #20
 800113a:	2026      	movs	r0, #38	@ 0x26
 800113c:	f000 fd32 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	                        ssd1306_WriteString("BIG WIN!", Font_6x8, Black);
 8001140:	4b81      	ldr	r3, [pc, #516]	@ (8001348 <main+0x6e8>)
 8001142:	2200      	movs	r2, #0
 8001144:	9200      	str	r2, [sp, #0]
 8001146:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001148:	4880      	ldr	r0, [pc, #512]	@ (800134c <main+0x6ec>)
 800114a:	f000 fd05 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	                        sprintf(buffor, "%d", win);
 800114e:	1d3b      	adds	r3, r7, #4
 8001150:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001152:	497f      	ldr	r1, [pc, #508]	@ (8001350 <main+0x6f0>)
 8001154:	4618      	mov	r0, r3
 8001156:	f005 ff19 	bl	8006f8c <siprintf>

	  	  	  	                        int text_width = (win > 999) ? 44 : (win > 99) ? 33 : 22;
 800115a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800115c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001160:	da06      	bge.n	8001170 <main+0x510>
 8001162:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001164:	2b63      	cmp	r3, #99	@ 0x63
 8001166:	dd01      	ble.n	800116c <main+0x50c>
 8001168:	2321      	movs	r3, #33	@ 0x21
 800116a:	e002      	b.n	8001172 <main+0x512>
 800116c:	2316      	movs	r3, #22
 800116e:	e000      	b.n	8001172 <main+0x512>
 8001170:	232c      	movs	r3, #44	@ 0x2c
 8001172:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  	  	  	                        int x_pos = 64 - (text_width / 2);
 8001174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001176:	0fda      	lsrs	r2, r3, #31
 8001178:	4413      	add	r3, r2
 800117a:	105b      	asrs	r3, r3, #1
 800117c:	425b      	negs	r3, r3
 800117e:	3340      	adds	r3, #64	@ 0x40
 8001180:	63bb      	str	r3, [r7, #56]	@ 0x38

	  	  	  	                        ssd1306_SetCursor(x_pos, 32);
 8001182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001184:	b2db      	uxtb	r3, r3
 8001186:	2120      	movs	r1, #32
 8001188:	4618      	mov	r0, r3
 800118a:	f000 fd0b 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	                        ssd1306_WriteString(buffor, Font_11x18, Black);
 800118e:	4b71      	ldr	r3, [pc, #452]	@ (8001354 <main+0x6f4>)
 8001190:	1d38      	adds	r0, r7, #4
 8001192:	2200      	movs	r2, #0
 8001194:	9200      	str	r2, [sp, #0]
 8001196:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001198:	f000 fcde 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	                        ssd1306_UpdateScreen();
 800119c:	f000 fbd0 	bl	8001940 <ssd1306_UpdateScreen>
	  	  	  	                        HAL_Delay(2500);
 80011a0:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 80011a4:	f001 f97c 	bl	80024a0 <HAL_Delay>
 80011a8:	e003      	b.n	80011b2 <main+0x552>
	  	  	  	                    } else {
	  	  	  	                        HAL_Delay(500);
 80011aa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011ae:	f001 f977 	bl	80024a0 <HAL_Delay>
	  	  	  	                    }
	  	  	  	                    game_active = 0;
 80011b2:	4b69      	ldr	r3, [pc, #420]	@ (8001358 <main+0x6f8>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	701a      	strb	r2, [r3, #0]
	  	  	  	                if(game_active == 1 && reel_state[0] == 0 && reel_state[1] == 0 && reel_state[2] == 0 && no_money == 0){
 80011b8:	bf00      	nop
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
	  	  	  	                    ssd1306_UpdateScreen();
	  	  	  	                    HAL_Delay(2500);
	  	  	  	                    no_money = 0;
	  	  	  	                }
	  	  	  	                break;
 80011ba:	e0c0      	b.n	800133e <main+0x6de>
	  	  	  	                else if(no_money == 1){
 80011bc:	4b67      	ldr	r3, [pc, #412]	@ (800135c <main+0x6fc>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	f040 80bb 	bne.w	800133e <main+0x6de>
	  	  	  	                    ssd1306_FillRectangle(10, 18, 108, 32, White);
 80011c8:	2301      	movs	r3, #1
 80011ca:	9300      	str	r3, [sp, #0]
 80011cc:	2320      	movs	r3, #32
 80011ce:	226c      	movs	r2, #108	@ 0x6c
 80011d0:	2112      	movs	r1, #18
 80011d2:	200a      	movs	r0, #10
 80011d4:	f000 fda1 	bl	8001d1a <ssd1306_FillRectangle>
	  	  	  	                    ssd1306_SetCursor(25, 20);
 80011d8:	2114      	movs	r1, #20
 80011da:	2019      	movs	r0, #25
 80011dc:	f000 fce2 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("OUT OF MONEY!", Font_7x10, Black);
 80011e0:	4b5f      	ldr	r3, [pc, #380]	@ (8001360 <main+0x700>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	9200      	str	r2, [sp, #0]
 80011e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011e8:	485e      	ldr	r0, [pc, #376]	@ (8001364 <main+0x704>)
 80011ea:	f000 fcb5 	bl	8001b58 <ssd1306_WriteString>
	  	  	  	                    ssd1306_SetCursor(20, 35);
 80011ee:	2123      	movs	r1, #35	@ 0x23
 80011f0:	2014      	movs	r0, #20
 80011f2:	f000 fcd7 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	                    ssd1306_WriteString("Deposit money :)", Font_6x8, Black);
 80011f6:	4b54      	ldr	r3, [pc, #336]	@ (8001348 <main+0x6e8>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	9200      	str	r2, [sp, #0]
 80011fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80011fe:	485a      	ldr	r0, [pc, #360]	@ (8001368 <main+0x708>)
 8001200:	f000 fcaa 	bl	8001b58 <ssd1306_WriteString>
	  	  	  	                    ssd1306_UpdateScreen();
 8001204:	f000 fb9c 	bl	8001940 <ssd1306_UpdateScreen>
	  	  	  	                    HAL_Delay(2500);
 8001208:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800120c:	f001 f948 	bl	80024a0 <HAL_Delay>
	  	  	  	                    no_money = 0;
 8001210:	4b52      	ldr	r3, [pc, #328]	@ (800135c <main+0x6fc>)
 8001212:	2200      	movs	r2, #0
 8001214:	701a      	strb	r2, [r3, #0]
	  	  	  	                break;
 8001216:	e092      	b.n	800133e <main+0x6de>

	  	  	  	            case STATE_AUTHORS:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Authors:", Font_7x10, White);
 8001218:	2100      	movs	r1, #0
 800121a:	2000      	movs	r0, #0
 800121c:	f000 fcc2 	bl	8001ba4 <ssd1306_SetCursor>
 8001220:	4b4f      	ldr	r3, [pc, #316]	@ (8001360 <main+0x700>)
 8001222:	2201      	movs	r2, #1
 8001224:	9200      	str	r2, [sp, #0]
 8001226:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001228:	4850      	ldr	r0, [pc, #320]	@ (800136c <main+0x70c>)
 800122a:	f000 fc95 	bl	8001b58 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString("- Jakub Matusiewicz", Font_6x8, White);
 800122e:	2114      	movs	r1, #20
 8001230:	2000      	movs	r0, #0
 8001232:	f000 fcb7 	bl	8001ba4 <ssd1306_SetCursor>
 8001236:	4b44      	ldr	r3, [pc, #272]	@ (8001348 <main+0x6e8>)
 8001238:	2201      	movs	r2, #1
 800123a:	9200      	str	r2, [sp, #0]
 800123c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800123e:	484c      	ldr	r0, [pc, #304]	@ (8001370 <main+0x710>)
 8001240:	f000 fc8a 	bl	8001b58 <ssd1306_WriteString>
	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("- Mateusz Treda", Font_6x8, White);
 8001244:	211e      	movs	r1, #30
 8001246:	2000      	movs	r0, #0
 8001248:	f000 fcac 	bl	8001ba4 <ssd1306_SetCursor>
 800124c:	4b3e      	ldr	r3, [pc, #248]	@ (8001348 <main+0x6e8>)
 800124e:	2201      	movs	r2, #1
 8001250:	9200      	str	r2, [sp, #0]
 8001252:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001254:	4847      	ldr	r0, [pc, #284]	@ (8001374 <main+0x714>)
 8001256:	f000 fc7f 	bl	8001b58 <ssd1306_WriteString>
	  	  	  	                break;
 800125a:	e071      	b.n	8001340 <main+0x6e0>

	  	  	  	            case STATE_DESC:
	  	  	  	      				ssd1306_FillRectangle(0, 0, 128, 12, White);
 800125c:	2301      	movs	r3, #1
 800125e:	9300      	str	r3, [sp, #0]
 8001260:	230c      	movs	r3, #12
 8001262:	2280      	movs	r2, #128	@ 0x80
 8001264:	2100      	movs	r1, #0
 8001266:	2000      	movs	r0, #0
 8001268:	f000 fd57 	bl	8001d1a <ssd1306_FillRectangle>
	  	  	  	      				ssd1306_SetCursor(35, 2);
 800126c:	2102      	movs	r1, #2
 800126e:	2023      	movs	r0, #35	@ 0x23
 8001270:	f000 fc98 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("GAME RULES:", Font_6x8, Black);
 8001274:	4b34      	ldr	r3, [pc, #208]	@ (8001348 <main+0x6e8>)
 8001276:	2200      	movs	r2, #0
 8001278:	9200      	str	r2, [sp, #0]
 800127a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800127c:	483e      	ldr	r0, [pc, #248]	@ (8001378 <main+0x718>)
 800127e:	f000 fc6b 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	      				ssd1306_SetCursor(2, 16);
 8001282:	2110      	movs	r1, #16
 8001284:	2002      	movs	r0, #2
 8001286:	f000 fc8d 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("Press BLUE to SPIN", Font_6x8, White);
 800128a:	4b2f      	ldr	r3, [pc, #188]	@ (8001348 <main+0x6e8>)
 800128c:	2201      	movs	r2, #1
 800128e:	9200      	str	r2, [sp, #0]
 8001290:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001292:	483a      	ldr	r0, [pc, #232]	@ (800137c <main+0x71c>)
 8001294:	f000 fc60 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	      				ssd1306_SetCursor(2, 30);
 8001298:	211e      	movs	r1, #30
 800129a:	2002      	movs	r0, #2
 800129c:	f000 fc82 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("3 symbols = MAX WIN", Font_6x8, White);
 80012a0:	4b29      	ldr	r3, [pc, #164]	@ (8001348 <main+0x6e8>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	9200      	str	r2, [sp, #0]
 80012a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012a8:	4835      	ldr	r0, [pc, #212]	@ (8001380 <main+0x720>)
 80012aa:	f000 fc55 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	      				ssd1306_SetCursor(2, 42);
 80012ae:	212a      	movs	r1, #42	@ 0x2a
 80012b0:	2002      	movs	r0, #2
 80012b2:	f000 fc77 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("2 symbols = 33% WIN", Font_6x8, White);
 80012b6:	4b24      	ldr	r3, [pc, #144]	@ (8001348 <main+0x6e8>)
 80012b8:	2201      	movs	r2, #1
 80012ba:	9200      	str	r2, [sp, #0]
 80012bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012be:	4831      	ldr	r0, [pc, #196]	@ (8001384 <main+0x724>)
 80012c0:	f000 fc4a 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	      				ssd1306_FillRectangle(80, 54, 128, 64, Black);
 80012c4:	2300      	movs	r3, #0
 80012c6:	9300      	str	r3, [sp, #0]
 80012c8:	2340      	movs	r3, #64	@ 0x40
 80012ca:	2280      	movs	r2, #128	@ 0x80
 80012cc:	2136      	movs	r1, #54	@ 0x36
 80012ce:	2050      	movs	r0, #80	@ 0x50
 80012d0:	f000 fd23 	bl	8001d1a <ssd1306_FillRectangle>
	  	  	  	      				ssd1306_SetCursor(2, 55);
 80012d4:	2137      	movs	r1, #55	@ 0x37
 80012d6:	2002      	movs	r0, #2
 80012d8:	f000 fc64 	bl	8001ba4 <ssd1306_SetCursor>
	  	  	  	      				ssd1306_WriteString("[q] Back to menu", Font_6x8, White);
 80012dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001348 <main+0x6e8>)
 80012de:	2201      	movs	r2, #1
 80012e0:	9200      	str	r2, [sp, #0]
 80012e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012e4:	4828      	ldr	r0, [pc, #160]	@ (8001388 <main+0x728>)
 80012e6:	f000 fc37 	bl	8001b58 <ssd1306_WriteString>
	  	  	  	      				break;
 80012ea:	e029      	b.n	8001340 <main+0x6e0>

	  	  	  	            case STATE_HIGHSCORES:
	  	  	  	                ssd1306_SetCursor(0, 0); ssd1306_WriteString("Accounts:", Font_7x10, White);
 80012ec:	2100      	movs	r1, #0
 80012ee:	2000      	movs	r0, #0
 80012f0:	f000 fc58 	bl	8001ba4 <ssd1306_SetCursor>
 80012f4:	4b1a      	ldr	r3, [pc, #104]	@ (8001360 <main+0x700>)
 80012f6:	2201      	movs	r2, #1
 80012f8:	9200      	str	r2, [sp, #0]
 80012fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80012fc:	4823      	ldr	r0, [pc, #140]	@ (800138c <main+0x72c>)
 80012fe:	f000 fc2b 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	                sprintf(buffor, "1. %s - %d", user_name, credits);
 8001302:	4b23      	ldr	r3, [pc, #140]	@ (8001390 <main+0x730>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	1d38      	adds	r0, r7, #4
 8001308:	4a22      	ldr	r2, [pc, #136]	@ (8001394 <main+0x734>)
 800130a:	4923      	ldr	r1, [pc, #140]	@ (8001398 <main+0x738>)
 800130c:	f005 fe3e 	bl	8006f8c <siprintf>
	  	  	  	                ssd1306_SetCursor(0, 20); ssd1306_WriteString(buffor, Font_6x8, White);
 8001310:	2114      	movs	r1, #20
 8001312:	2000      	movs	r0, #0
 8001314:	f000 fc46 	bl	8001ba4 <ssd1306_SetCursor>
 8001318:	4b0b      	ldr	r3, [pc, #44]	@ (8001348 <main+0x6e8>)
 800131a:	1d38      	adds	r0, r7, #4
 800131c:	2201      	movs	r2, #1
 800131e:	9200      	str	r2, [sp, #0]
 8001320:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001322:	f000 fc19 	bl	8001b58 <ssd1306_WriteString>

	  	  	  	                ssd1306_SetCursor(0, 30); ssd1306_WriteString("2. CASINO - 1 MLN", Font_6x8, White);
 8001326:	211e      	movs	r1, #30
 8001328:	2000      	movs	r0, #0
 800132a:	f000 fc3b 	bl	8001ba4 <ssd1306_SetCursor>
 800132e:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <main+0x6e8>)
 8001330:	2201      	movs	r2, #1
 8001332:	9200      	str	r2, [sp, #0]
 8001334:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001336:	4819      	ldr	r0, [pc, #100]	@ (800139c <main+0x73c>)
 8001338:	f000 fc0e 	bl	8001b58 <ssd1306_WriteString>
	  	  	  	                break;
 800133c:	e000      	b.n	8001340 <main+0x6e0>
	  	  	  	                break;
 800133e:	bf00      	nop
	  	  	  	        }

	  	  	  	        ssd1306_UpdateScreen();
 8001340:	f000 fafe 	bl	8001940 <ssd1306_UpdateScreen>
	  ssd1306_Fill(Black);
 8001344:	e4e4      	b.n	8000d10 <main+0xb0>
 8001346:	bf00      	nop
 8001348:	08009fa8 	.word	0x08009fa8
 800134c:	08008404 	.word	0x08008404
 8001350:	08008410 	.word	0x08008410
 8001354:	08009fc0 	.word	0x08009fc0
 8001358:	20000270 	.word	0x20000270
 800135c:	2000027c 	.word	0x2000027c
 8001360:	08009fb4 	.word	0x08009fb4
 8001364:	08008414 	.word	0x08008414
 8001368:	08008424 	.word	0x08008424
 800136c:	08008438 	.word	0x08008438
 8001370:	08008444 	.word	0x08008444
 8001374:	08008458 	.word	0x08008458
 8001378:	08008468 	.word	0x08008468
 800137c:	08008474 	.word	0x08008474
 8001380:	08008488 	.word	0x08008488
 8001384:	0800849c 	.word	0x0800849c
 8001388:	080084b0 	.word	0x080084b0
 800138c:	080084c4 	.word	0x080084c4
 8001390:	20000000 	.word	0x20000000
 8001394:	20000004 	.word	0x20000004
 8001398:	080084d0 	.word	0x080084d0
 800139c:	080084dc 	.word	0x080084dc

080013a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b096      	sub	sp, #88	@ 0x58
 80013a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a6:	f107 0314 	add.w	r3, r7, #20
 80013aa:	2244      	movs	r2, #68	@ 0x44
 80013ac:	2100      	movs	r1, #0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f005 ff00 	bl	80071b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b4:	463b      	mov	r3, r7
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013c6:	f001 ffcd 	bl	8003364 <HAL_PWREx_ControlVoltageScaling>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013d0:	f000 f9c2 	bl	8001758 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013d4:	2302      	movs	r3, #2
 80013d6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013dc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013de:	2310      	movs	r3, #16
 80013e0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e2:	2302      	movs	r3, #2
 80013e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013e6:	2302      	movs	r3, #2
 80013e8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013ea:	2301      	movs	r3, #1
 80013ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013ee:	230a      	movs	r3, #10
 80013f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013f2:	2307      	movs	r3, #7
 80013f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013f6:	2302      	movs	r3, #2
 80013f8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013fa:	2302      	movs	r3, #2
 80013fc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013fe:	f107 0314 	add.w	r3, r7, #20
 8001402:	4618      	mov	r0, r3
 8001404:	f002 f804 	bl	8003410 <HAL_RCC_OscConfig>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800140e:	f000 f9a3 	bl	8001758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001412:	230f      	movs	r3, #15
 8001414:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001416:	2303      	movs	r3, #3
 8001418:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800141a:	2300      	movs	r3, #0
 800141c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001422:	2300      	movs	r3, #0
 8001424:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001426:	463b      	mov	r3, r7
 8001428:	2104      	movs	r1, #4
 800142a:	4618      	mov	r0, r3
 800142c:	f002 fbcc 	bl	8003bc8 <HAL_RCC_ClockConfig>
 8001430:	4603      	mov	r3, r0
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001436:	f000 f98f 	bl	8001758 <Error_Handler>
  }
}
 800143a:	bf00      	nop
 800143c:	3758      	adds	r7, #88	@ 0x58
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
	...

08001444 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b0aa      	sub	sp, #168	@ 0xa8
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */
	GPIO_InitTypeDef GPIO_InitStruct;
	  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	2288      	movs	r2, #136	@ 0x88
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f005 feae 	bl	80071b4 <memset>
	  /** Initializes the peripherals clock  */
	  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001458:	2340      	movs	r3, #64	@ 0x40
 800145a:	60fb      	str	r3, [r7, #12]
	  PeriphClkInit.Usart2ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800145c:	2300      	movs	r3, #0
 800145e:	64bb      	str	r3, [r7, #72]	@ 0x48
	  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8001460:	f107 030c 	add.w	r3, r7, #12
 8001464:	4618      	mov	r0, r3
 8001466:	f002 fdd3 	bl	8004010 <HAL_RCCEx_PeriphCLKConfig>

	  /* Enable Peripheral clock */
	  __HAL_RCC_I2C1_CLK_ENABLE();
 800146a:	4b33      	ldr	r3, [pc, #204]	@ (8001538 <MX_I2C1_Init+0xf4>)
 800146c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146e:	4a32      	ldr	r2, [pc, #200]	@ (8001538 <MX_I2C1_Init+0xf4>)
 8001470:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001474:	6593      	str	r3, [r2, #88]	@ 0x58
 8001476:	4b30      	ldr	r3, [pc, #192]	@ (8001538 <MX_I2C1_Init+0xf4>)
 8001478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800147a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800147e:	60bb      	str	r3, [r7, #8]
 8001480:	68bb      	ldr	r3, [r7, #8]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001482:	4b2d      	ldr	r3, [pc, #180]	@ (8001538 <MX_I2C1_Init+0xf4>)
 8001484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001486:	4a2c      	ldr	r2, [pc, #176]	@ (8001538 <MX_I2C1_Init+0xf4>)
 8001488:	f043 0302 	orr.w	r3, r3, #2
 800148c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148e:	4b2a      	ldr	r3, [pc, #168]	@ (8001538 <MX_I2C1_Init+0xf4>)
 8001490:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	607b      	str	r3, [r7, #4]
 8001498:	687b      	ldr	r3, [r7, #4]
		/**USART2 GPIO Configuration
		PA2     ------> USART2_TX
		PA3     ------> USART2_RX
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 800149a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800149e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a2:	2302      	movs	r3, #2
 80014a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014a8:	2301      	movs	r3, #1
 80014aa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014ae:	2303      	movs	r3, #3
 80014b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014b4:	2304      	movs	r3, #4
 80014b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ba:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80014be:	4619      	mov	r1, r3
 80014c0:	481e      	ldr	r0, [pc, #120]	@ (800153c <MX_I2C1_Init+0xf8>)
 80014c2:	f001 fc35 	bl	8002d30 <HAL_GPIO_Init>
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014c8:	4a1e      	ldr	r2, [pc, #120]	@ (8001544 <MX_I2C1_Init+0x100>)
 80014ca:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80014cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014ce:	4a1e      	ldr	r2, [pc, #120]	@ (8001548 <MX_I2C1_Init+0x104>)
 80014d0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d8:	4b19      	ldr	r3, [pc, #100]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014da:	2201      	movs	r2, #1
 80014dc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014de:	4b18      	ldr	r3, [pc, #96]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014e4:	4b16      	ldr	r3, [pc, #88]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014ea:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014f0:	4b13      	ldr	r3, [pc, #76]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014f6:	4b12      	ldr	r3, [pc, #72]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014fc:	4810      	ldr	r0, [pc, #64]	@ (8001540 <MX_I2C1_Init+0xfc>)
 80014fe:	f001 fdf1 	bl	80030e4 <HAL_I2C_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_I2C1_Init+0xc8>
  {
    Error_Handler();
 8001508:	f000 f926 	bl	8001758 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800150c:	2100      	movs	r1, #0
 800150e:	480c      	ldr	r0, [pc, #48]	@ (8001540 <MX_I2C1_Init+0xfc>)
 8001510:	f001 fe83 	bl	800321a <HAL_I2CEx_ConfigAnalogFilter>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_I2C1_Init+0xda>
  {
    Error_Handler();
 800151a:	f000 f91d 	bl	8001758 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800151e:	2100      	movs	r1, #0
 8001520:	4807      	ldr	r0, [pc, #28]	@ (8001540 <MX_I2C1_Init+0xfc>)
 8001522:	f001 fec5 	bl	80032b0 <HAL_I2CEx_ConfigDigitalFilter>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_I2C1_Init+0xec>
  {
    Error_Handler();
 800152c:	f000 f914 	bl	8001758 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001530:	bf00      	nop
 8001532:	37a8      	adds	r7, #168	@ 0xa8
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	40021000 	.word	0x40021000
 800153c:	48000400 	.word	0x48000400
 8001540:	20000124 	.word	0x20000124
 8001544:	40005400 	.word	0x40005400
 8001548:	10d19ce4 	.word	0x10d19ce4

0800154c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001550:	4b1b      	ldr	r3, [pc, #108]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001552:	4a1c      	ldr	r2, [pc, #112]	@ (80015c4 <MX_SPI1_Init+0x78>)
 8001554:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001556:	4b1a      	ldr	r3, [pc, #104]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001558:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800155c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800155e:	4b18      	ldr	r3, [pc, #96]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001560:	2200      	movs	r2, #0
 8001562:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001564:	4b16      	ldr	r3, [pc, #88]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001566:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800156a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800156c:	4b14      	ldr	r3, [pc, #80]	@ (80015c0 <MX_SPI1_Init+0x74>)
 800156e:	2200      	movs	r2, #0
 8001570:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001572:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001574:	2200      	movs	r2, #0
 8001576:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001578:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <MX_SPI1_Init+0x74>)
 800157a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800157e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001580:	4b0f      	ldr	r3, [pc, #60]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001582:	2210      	movs	r2, #16
 8001584:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001588:	2200      	movs	r2, #0
 800158a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800158c:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <MX_SPI1_Init+0x74>)
 800158e:	2200      	movs	r2, #0
 8001590:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001592:	4b0b      	ldr	r3, [pc, #44]	@ (80015c0 <MX_SPI1_Init+0x74>)
 8001594:	2200      	movs	r2, #0
 8001596:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001598:	4b09      	ldr	r3, [pc, #36]	@ (80015c0 <MX_SPI1_Init+0x74>)
 800159a:	2207      	movs	r2, #7
 800159c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800159e:	4b08      	ldr	r3, [pc, #32]	@ (80015c0 <MX_SPI1_Init+0x74>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80015a4:	4b06      	ldr	r3, [pc, #24]	@ (80015c0 <MX_SPI1_Init+0x74>)
 80015a6:	2208      	movs	r2, #8
 80015a8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80015aa:	4805      	ldr	r0, [pc, #20]	@ (80015c0 <MX_SPI1_Init+0x74>)
 80015ac:	f003 f9ec 	bl	8004988 <HAL_SPI_Init>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80015b6:	f000 f8cf 	bl	8001758 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20000178 	.word	0x20000178
 80015c4:	40013000 	.word	0x40013000

080015c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015cc:	4b14      	ldr	r3, [pc, #80]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015ce:	4a15      	ldr	r2, [pc, #84]	@ (8001624 <MX_USART2_UART_Init+0x5c>)
 80015d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015d2:	4b13      	ldr	r3, [pc, #76]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015da:	4b11      	ldr	r3, [pc, #68]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015ee:	220c      	movs	r2, #12
 80015f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f8:	4b09      	ldr	r3, [pc, #36]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015fe:	4b08      	ldr	r3, [pc, #32]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001604:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800160a:	4805      	ldr	r0, [pc, #20]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 800160c:	f003 fd3a 	bl	8005084 <HAL_UART_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001616:	f000 f89f 	bl	8001758 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	200001dc 	.word	0x200001dc
 8001624:	40004400 	.word	0x40004400

08001628 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b08a      	sub	sp, #40	@ 0x28
 800162c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162e:	f107 0314 	add.w	r3, r7, #20
 8001632:	2200      	movs	r2, #0
 8001634:	601a      	str	r2, [r3, #0]
 8001636:	605a      	str	r2, [r3, #4]
 8001638:	609a      	str	r2, [r3, #8]
 800163a:	60da      	str	r2, [r3, #12]
 800163c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800163e:	4b43      	ldr	r3, [pc, #268]	@ (800174c <MX_GPIO_Init+0x124>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	4a42      	ldr	r2, [pc, #264]	@ (800174c <MX_GPIO_Init+0x124>)
 8001644:	f043 0304 	orr.w	r3, r3, #4
 8001648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800164a:	4b40      	ldr	r3, [pc, #256]	@ (800174c <MX_GPIO_Init+0x124>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	f003 0304 	and.w	r3, r3, #4
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001656:	4b3d      	ldr	r3, [pc, #244]	@ (800174c <MX_GPIO_Init+0x124>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165a:	4a3c      	ldr	r2, [pc, #240]	@ (800174c <MX_GPIO_Init+0x124>)
 800165c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001660:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001662:	4b3a      	ldr	r3, [pc, #232]	@ (800174c <MX_GPIO_Init+0x124>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001666:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800166e:	4b37      	ldr	r3, [pc, #220]	@ (800174c <MX_GPIO_Init+0x124>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	4a36      	ldr	r2, [pc, #216]	@ (800174c <MX_GPIO_Init+0x124>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800167a:	4b34      	ldr	r3, [pc, #208]	@ (800174c <MX_GPIO_Init+0x124>)
 800167c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001686:	4b31      	ldr	r3, [pc, #196]	@ (800174c <MX_GPIO_Init+0x124>)
 8001688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168a:	4a30      	ldr	r2, [pc, #192]	@ (800174c <MX_GPIO_Init+0x124>)
 800168c:	f043 0302 	orr.w	r3, r3, #2
 8001690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001692:	4b2e      	ldr	r3, [pc, #184]	@ (800174c <MX_GPIO_Init+0x124>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 800169e:	2200      	movs	r2, #0
 80016a0:	2180      	movs	r1, #128	@ 0x80
 80016a2:	482b      	ldr	r0, [pc, #172]	@ (8001750 <MX_GPIO_Init+0x128>)
 80016a4:	f001 fcee 	bl	8003084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80016a8:	2200      	movs	r2, #0
 80016aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80016ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016b2:	f001 fce7 	bl	8003084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2140      	movs	r1, #64	@ 0x40
 80016ba:	4826      	ldr	r0, [pc, #152]	@ (8001754 <MX_GPIO_Init+0x12c>)
 80016bc:	f001 fce2 	bl	8003084 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80016c0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016c6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80016ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016cc:	2301      	movs	r3, #1
 80016ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016d0:	f107 0314 	add.w	r3, r7, #20
 80016d4:	4619      	mov	r1, r3
 80016d6:	481e      	ldr	r0, [pc, #120]	@ (8001750 <MX_GPIO_Init+0x128>)
 80016d8:	f001 fb2a 	bl	8002d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016dc:	2380      	movs	r3, #128	@ 0x80
 80016de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016e0:	2301      	movs	r3, #1
 80016e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e8:	2300      	movs	r3, #0
 80016ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ec:	f107 0314 	add.w	r3, r7, #20
 80016f0:	4619      	mov	r1, r3
 80016f2:	4817      	ldr	r0, [pc, #92]	@ (8001750 <MX_GPIO_Init+0x128>)
 80016f4:	f001 fb1c 	bl	8002d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80016fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fe:	2301      	movs	r3, #1
 8001700:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001702:	2300      	movs	r3, #0
 8001704:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800170a:	f107 0314 	add.w	r3, r7, #20
 800170e:	4619      	mov	r1, r3
 8001710:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001714:	f001 fb0c 	bl	8002d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001718:	2340      	movs	r3, #64	@ 0x40
 800171a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171c:	2301      	movs	r3, #1
 800171e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001724:	2300      	movs	r3, #0
 8001726:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	4619      	mov	r1, r3
 800172e:	4809      	ldr	r0, [pc, #36]	@ (8001754 <MX_GPIO_Init+0x12c>)
 8001730:	f001 fafe 	bl	8002d30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001734:	2200      	movs	r2, #0
 8001736:	2101      	movs	r1, #1
 8001738:	2028      	movs	r0, #40	@ 0x28
 800173a:	f000 ffb0 	bl	800269e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800173e:	2028      	movs	r0, #40	@ 0x28
 8001740:	f000 ffc9 	bl	80026d6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001744:	bf00      	nop
 8001746:	3728      	adds	r7, #40	@ 0x28
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}
 800174c:	40021000 	.word	0x40021000
 8001750:	48000800 	.word	0x48000800
 8001754:	48000400 	.word	0x48000400

08001758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800175c:	b672      	cpsid	i
}
 800175e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001760:	bf00      	nop
 8001762:	e7fd      	b.n	8001760 <Error_Handler+0x8>

08001764 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 8001768:	2201      	movs	r2, #1
 800176a:	2140      	movs	r1, #64	@ 0x40
 800176c:	480c      	ldr	r0, [pc, #48]	@ (80017a0 <ssd1306_Reset+0x3c>)
 800176e:	f001 fc89 	bl	8003084 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001778:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800177c:	f001 fc82 	bl	8003084 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001780:	200a      	movs	r0, #10
 8001782:	f000 fe8d 	bl	80024a0 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001786:	2201      	movs	r2, #1
 8001788:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800178c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001790:	f001 fc78 	bl	8003084 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001794:	200a      	movs	r0, #10
 8001796:	f000 fe83 	bl	80024a0 <HAL_Delay>
}
 800179a:	bf00      	nop
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	48000400 	.word	0x48000400

080017a4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80017ae:	2200      	movs	r2, #0
 80017b0:	2140      	movs	r1, #64	@ 0x40
 80017b2:	480c      	ldr	r0, [pc, #48]	@ (80017e4 <ssd1306_WriteCommand+0x40>)
 80017b4:	f001 fc66 	bl	8003084 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 80017b8:	2200      	movs	r2, #0
 80017ba:	2180      	movs	r1, #128	@ 0x80
 80017bc:	480a      	ldr	r0, [pc, #40]	@ (80017e8 <ssd1306_WriteCommand+0x44>)
 80017be:	f001 fc61 	bl	8003084 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 80017c2:	1df9      	adds	r1, r7, #7
 80017c4:	f04f 33ff 	mov.w	r3, #4294967295
 80017c8:	2201      	movs	r2, #1
 80017ca:	4808      	ldr	r0, [pc, #32]	@ (80017ec <ssd1306_WriteCommand+0x48>)
 80017cc:	f003 f97f 	bl	8004ace <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80017d0:	2201      	movs	r2, #1
 80017d2:	2140      	movs	r1, #64	@ 0x40
 80017d4:	4803      	ldr	r0, [pc, #12]	@ (80017e4 <ssd1306_WriteCommand+0x40>)
 80017d6:	f001 fc55 	bl	8003084 <HAL_GPIO_WritePin>
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	48000400 	.word	0x48000400
 80017e8:	48000800 	.word	0x48000800
 80017ec:	20000178 	.word	0x20000178

080017f0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80017fa:	2200      	movs	r2, #0
 80017fc:	2140      	movs	r1, #64	@ 0x40
 80017fe:	480c      	ldr	r0, [pc, #48]	@ (8001830 <ssd1306_WriteData+0x40>)
 8001800:	f001 fc40 	bl	8003084 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001804:	2201      	movs	r2, #1
 8001806:	2180      	movs	r1, #128	@ 0x80
 8001808:	480a      	ldr	r0, [pc, #40]	@ (8001834 <ssd1306_WriteData+0x44>)
 800180a:	f001 fc3b 	bl	8003084 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	b29a      	uxth	r2, r3
 8001812:	f04f 33ff 	mov.w	r3, #4294967295
 8001816:	6879      	ldr	r1, [r7, #4]
 8001818:	4807      	ldr	r0, [pc, #28]	@ (8001838 <ssd1306_WriteData+0x48>)
 800181a:	f003 f958 	bl	8004ace <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 800181e:	2201      	movs	r2, #1
 8001820:	2140      	movs	r1, #64	@ 0x40
 8001822:	4803      	ldr	r0, [pc, #12]	@ (8001830 <ssd1306_WriteData+0x40>)
 8001824:	f001 fc2e 	bl	8003084 <HAL_GPIO_WritePin>
}
 8001828:	bf00      	nop
 800182a:	3708      	adds	r7, #8
 800182c:	46bd      	mov	sp, r7
 800182e:	bd80      	pop	{r7, pc}
 8001830:	48000400 	.word	0x48000400
 8001834:	48000800 	.word	0x48000800
 8001838:	20000178 	.word	0x20000178

0800183c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001840:	f7ff ff90 	bl	8001764 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001844:	2064      	movs	r0, #100	@ 0x64
 8001846:	f000 fe2b 	bl	80024a0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800184a:	2000      	movs	r0, #0
 800184c:	f000 fb22 	bl	8001e94 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001850:	2020      	movs	r0, #32
 8001852:	f7ff ffa7 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8001856:	2000      	movs	r0, #0
 8001858:	f7ff ffa4 	bl	80017a4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800185c:	20b0      	movs	r0, #176	@ 0xb0
 800185e:	f7ff ffa1 	bl	80017a4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001862:	20c8      	movs	r0, #200	@ 0xc8
 8001864:	f7ff ff9e 	bl	80017a4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001868:	2000      	movs	r0, #0
 800186a:	f7ff ff9b 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800186e:	2010      	movs	r0, #16
 8001870:	f7ff ff98 	bl	80017a4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001874:	2040      	movs	r0, #64	@ 0x40
 8001876:	f7ff ff95 	bl	80017a4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800187a:	20ff      	movs	r0, #255	@ 0xff
 800187c:	f000 faf6 	bl	8001e6c <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001880:	20a1      	movs	r0, #161	@ 0xa1
 8001882:	f7ff ff8f 	bl	80017a4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8001886:	20a6      	movs	r0, #166	@ 0xa6
 8001888:	f7ff ff8c 	bl	80017a4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800188c:	20a8      	movs	r0, #168	@ 0xa8
 800188e:	f7ff ff89 	bl	80017a4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8001892:	203f      	movs	r0, #63	@ 0x3f
 8001894:	f7ff ff86 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001898:	20a4      	movs	r0, #164	@ 0xa4
 800189a:	f7ff ff83 	bl	80017a4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800189e:	20d3      	movs	r0, #211	@ 0xd3
 80018a0:	f7ff ff80 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80018a4:	2000      	movs	r0, #0
 80018a6:	f7ff ff7d 	bl	80017a4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80018aa:	20d5      	movs	r0, #213	@ 0xd5
 80018ac:	f7ff ff7a 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80018b0:	20f0      	movs	r0, #240	@ 0xf0
 80018b2:	f7ff ff77 	bl	80017a4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80018b6:	20d9      	movs	r0, #217	@ 0xd9
 80018b8:	f7ff ff74 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80018bc:	2022      	movs	r0, #34	@ 0x22
 80018be:	f7ff ff71 	bl	80017a4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80018c2:	20da      	movs	r0, #218	@ 0xda
 80018c4:	f7ff ff6e 	bl	80017a4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80018c8:	2012      	movs	r0, #18
 80018ca:	f7ff ff6b 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80018ce:	20db      	movs	r0, #219	@ 0xdb
 80018d0:	f7ff ff68 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80018d4:	2020      	movs	r0, #32
 80018d6:	f7ff ff65 	bl	80017a4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80018da:	208d      	movs	r0, #141	@ 0x8d
 80018dc:	f7ff ff62 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80018e0:	2014      	movs	r0, #20
 80018e2:	f7ff ff5f 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80018e6:	2001      	movs	r0, #1
 80018e8:	f000 fad4 	bl	8001e94 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80018ec:	2000      	movs	r0, #0
 80018ee:	f000 f80f 	bl	8001910 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80018f2:	f000 f825 	bl	8001940 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80018f6:	4b05      	ldr	r3, [pc, #20]	@ (800190c <ssd1306_Init+0xd0>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80018fc:	4b03      	ldr	r3, [pc, #12]	@ (800190c <ssd1306_Init+0xd0>)
 80018fe:	2200      	movs	r2, #0
 8001900:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8001902:	4b02      	ldr	r3, [pc, #8]	@ (800190c <ssd1306_Init+0xd0>)
 8001904:	2201      	movs	r2, #1
 8001906:	711a      	strb	r2, [r3, #4]
}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}
 800190c:	200006bc 	.word	0x200006bc

08001910 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	4603      	mov	r3, r0
 8001918:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800191a:	79fb      	ldrb	r3, [r7, #7]
 800191c:	2b00      	cmp	r3, #0
 800191e:	d101      	bne.n	8001924 <ssd1306_Fill+0x14>
 8001920:	2300      	movs	r3, #0
 8001922:	e000      	b.n	8001926 <ssd1306_Fill+0x16>
 8001924:	23ff      	movs	r3, #255	@ 0xff
 8001926:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800192a:	4619      	mov	r1, r3
 800192c:	4803      	ldr	r0, [pc, #12]	@ (800193c <ssd1306_Fill+0x2c>)
 800192e:	f005 fc41 	bl	80071b4 <memset>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	200002bc 	.word	0x200002bc

08001940 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001946:	2300      	movs	r3, #0
 8001948:	71fb      	strb	r3, [r7, #7]
 800194a:	e016      	b.n	800197a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	3b50      	subs	r3, #80	@ 0x50
 8001950:	b2db      	uxtb	r3, r3
 8001952:	4618      	mov	r0, r3
 8001954:	f7ff ff26 	bl	80017a4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001958:	2000      	movs	r0, #0
 800195a:	f7ff ff23 	bl	80017a4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800195e:	2010      	movs	r0, #16
 8001960:	f7ff ff20 	bl	80017a4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	01db      	lsls	r3, r3, #7
 8001968:	4a08      	ldr	r2, [pc, #32]	@ (800198c <ssd1306_UpdateScreen+0x4c>)
 800196a:	4413      	add	r3, r2
 800196c:	2180      	movs	r1, #128	@ 0x80
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff ff3e 	bl	80017f0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001974:	79fb      	ldrb	r3, [r7, #7]
 8001976:	3301      	adds	r3, #1
 8001978:	71fb      	strb	r3, [r7, #7]
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	2b07      	cmp	r3, #7
 800197e:	d9e5      	bls.n	800194c <ssd1306_UpdateScreen+0xc>
    }
}
 8001980:	bf00      	nop
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	200002bc 	.word	0x200002bc

08001990 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001990:	b480      	push	{r7}
 8001992:	b083      	sub	sp, #12
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	71fb      	strb	r3, [r7, #7]
 800199a:	460b      	mov	r3, r1
 800199c:	71bb      	strb	r3, [r7, #6]
 800199e:	4613      	mov	r3, r2
 80019a0:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80019a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	db3d      	blt.n	8001a26 <ssd1306_DrawPixel+0x96>
 80019aa:	79bb      	ldrb	r3, [r7, #6]
 80019ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80019ae:	d83a      	bhi.n	8001a26 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 80019b0:	797b      	ldrb	r3, [r7, #5]
 80019b2:	2b01      	cmp	r3, #1
 80019b4:	d11a      	bne.n	80019ec <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80019b6:	79fa      	ldrb	r2, [r7, #7]
 80019b8:	79bb      	ldrb	r3, [r7, #6]
 80019ba:	08db      	lsrs	r3, r3, #3
 80019bc:	b2d8      	uxtb	r0, r3
 80019be:	4603      	mov	r3, r0
 80019c0:	01db      	lsls	r3, r3, #7
 80019c2:	4413      	add	r3, r2
 80019c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a34 <ssd1306_DrawPixel+0xa4>)
 80019c6:	5cd3      	ldrb	r3, [r2, r3]
 80019c8:	b25a      	sxtb	r2, r3
 80019ca:	79bb      	ldrb	r3, [r7, #6]
 80019cc:	f003 0307 	and.w	r3, r3, #7
 80019d0:	2101      	movs	r1, #1
 80019d2:	fa01 f303 	lsl.w	r3, r1, r3
 80019d6:	b25b      	sxtb	r3, r3
 80019d8:	4313      	orrs	r3, r2
 80019da:	b259      	sxtb	r1, r3
 80019dc:	79fa      	ldrb	r2, [r7, #7]
 80019de:	4603      	mov	r3, r0
 80019e0:	01db      	lsls	r3, r3, #7
 80019e2:	4413      	add	r3, r2
 80019e4:	b2c9      	uxtb	r1, r1
 80019e6:	4a13      	ldr	r2, [pc, #76]	@ (8001a34 <ssd1306_DrawPixel+0xa4>)
 80019e8:	54d1      	strb	r1, [r2, r3]
 80019ea:	e01d      	b.n	8001a28 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80019ec:	79fa      	ldrb	r2, [r7, #7]
 80019ee:	79bb      	ldrb	r3, [r7, #6]
 80019f0:	08db      	lsrs	r3, r3, #3
 80019f2:	b2d8      	uxtb	r0, r3
 80019f4:	4603      	mov	r3, r0
 80019f6:	01db      	lsls	r3, r3, #7
 80019f8:	4413      	add	r3, r2
 80019fa:	4a0e      	ldr	r2, [pc, #56]	@ (8001a34 <ssd1306_DrawPixel+0xa4>)
 80019fc:	5cd3      	ldrb	r3, [r2, r3]
 80019fe:	b25a      	sxtb	r2, r3
 8001a00:	79bb      	ldrb	r3, [r7, #6]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	2101      	movs	r1, #1
 8001a08:	fa01 f303 	lsl.w	r3, r1, r3
 8001a0c:	b25b      	sxtb	r3, r3
 8001a0e:	43db      	mvns	r3, r3
 8001a10:	b25b      	sxtb	r3, r3
 8001a12:	4013      	ands	r3, r2
 8001a14:	b259      	sxtb	r1, r3
 8001a16:	79fa      	ldrb	r2, [r7, #7]
 8001a18:	4603      	mov	r3, r0
 8001a1a:	01db      	lsls	r3, r3, #7
 8001a1c:	4413      	add	r3, r2
 8001a1e:	b2c9      	uxtb	r1, r1
 8001a20:	4a04      	ldr	r2, [pc, #16]	@ (8001a34 <ssd1306_DrawPixel+0xa4>)
 8001a22:	54d1      	strb	r1, [r2, r3]
 8001a24:	e000      	b.n	8001a28 <ssd1306_DrawPixel+0x98>
        return;
 8001a26:	bf00      	nop
    }
}
 8001a28:	370c      	adds	r7, #12
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr
 8001a32:	bf00      	nop
 8001a34:	200002bc 	.word	0x200002bc

08001a38 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001a38:	b590      	push	{r4, r7, lr}
 8001a3a:	b089      	sub	sp, #36	@ 0x24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	4604      	mov	r4, r0
 8001a40:	4638      	mov	r0, r7
 8001a42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8001a46:	4623      	mov	r3, r4
 8001a48:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001a4a:	7bfb      	ldrb	r3, [r7, #15]
 8001a4c:	2b1f      	cmp	r3, #31
 8001a4e:	d902      	bls.n	8001a56 <ssd1306_WriteChar+0x1e>
 8001a50:	7bfb      	ldrb	r3, [r7, #15]
 8001a52:	2b7e      	cmp	r3, #126	@ 0x7e
 8001a54:	d901      	bls.n	8001a5a <ssd1306_WriteChar+0x22>
        return 0;
 8001a56:	2300      	movs	r3, #0
 8001a58:	e077      	b.n	8001b4a <ssd1306_WriteChar+0x112>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001a5a:	4b3e      	ldr	r3, [pc, #248]	@ (8001b54 <ssd1306_WriteChar+0x11c>)
 8001a5c:	881b      	ldrh	r3, [r3, #0]
 8001a5e:	461a      	mov	r2, r3
 8001a60:	783b      	ldrb	r3, [r7, #0]
 8001a62:	4413      	add	r3, r2
 8001a64:	2b80      	cmp	r3, #128	@ 0x80
 8001a66:	dc06      	bgt.n	8001a76 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001a68:	4b3a      	ldr	r3, [pc, #232]	@ (8001b54 <ssd1306_WriteChar+0x11c>)
 8001a6a:	885b      	ldrh	r3, [r3, #2]
 8001a6c:	461a      	mov	r2, r3
 8001a6e:	787b      	ldrb	r3, [r7, #1]
 8001a70:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8001a72:	2b40      	cmp	r3, #64	@ 0x40
 8001a74:	dd01      	ble.n	8001a7a <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	e067      	b.n	8001b4a <ssd1306_WriteChar+0x112>
    }

    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
 8001a7e:	e04e      	b.n	8001b1e <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	3b20      	subs	r3, #32
 8001a86:	7879      	ldrb	r1, [r7, #1]
 8001a88:	fb01 f303 	mul.w	r3, r1, r3
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	440b      	add	r3, r1
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	4413      	add	r3, r2
 8001a96:	881b      	ldrh	r3, [r3, #0]
 8001a98:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61bb      	str	r3, [r7, #24]
 8001a9e:	e036      	b.n	8001b0e <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8001aa0:	697a      	ldr	r2, [r7, #20]
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d013      	beq.n	8001ad8 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8001ab0:	4b28      	ldr	r3, [pc, #160]	@ (8001b54 <ssd1306_WriteChar+0x11c>)
 8001ab2:	881b      	ldrh	r3, [r3, #0]
 8001ab4:	b2da      	uxtb	r2, r3
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	4413      	add	r3, r2
 8001abc:	b2d8      	uxtb	r0, r3
 8001abe:	4b25      	ldr	r3, [pc, #148]	@ (8001b54 <ssd1306_WriteChar+0x11c>)
 8001ac0:	885b      	ldrh	r3, [r3, #2]
 8001ac2:	b2da      	uxtb	r2, r3
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	4413      	add	r3, r2
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f7ff ff5d 	bl	8001990 <ssd1306_DrawPixel>
 8001ad6:	e017      	b.n	8001b08 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001ad8:	4b1e      	ldr	r3, [pc, #120]	@ (8001b54 <ssd1306_WriteChar+0x11c>)
 8001ada:	881b      	ldrh	r3, [r3, #0]
 8001adc:	b2da      	uxtb	r2, r3
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	4413      	add	r3, r2
 8001ae4:	b2d8      	uxtb	r0, r3
 8001ae6:	4b1b      	ldr	r3, [pc, #108]	@ (8001b54 <ssd1306_WriteChar+0x11c>)
 8001ae8:	885b      	ldrh	r3, [r3, #2]
 8001aea:	b2da      	uxtb	r2, r3
 8001aec:	69fb      	ldr	r3, [r7, #28]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	4413      	add	r3, r2
 8001af2:	b2d9      	uxtb	r1, r3
 8001af4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	bf0c      	ite	eq
 8001afc:	2301      	moveq	r3, #1
 8001afe:	2300      	movne	r3, #0
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	461a      	mov	r2, r3
 8001b04:	f7ff ff44 	bl	8001990 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	3301      	adds	r3, #1
 8001b0c:	61bb      	str	r3, [r7, #24]
 8001b0e:	783b      	ldrb	r3, [r7, #0]
 8001b10:	461a      	mov	r2, r3
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d3c3      	bcc.n	8001aa0 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	61fb      	str	r3, [r7, #28]
 8001b1e:	787b      	ldrb	r3, [r7, #1]
 8001b20:	461a      	mov	r2, r3
 8001b22:	69fb      	ldr	r3, [r7, #28]
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d3ab      	bcc.n	8001a80 <ssd1306_WriteChar+0x48>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8001b28:	4b0a      	ldr	r3, [pc, #40]	@ (8001b54 <ssd1306_WriteChar+0x11c>)
 8001b2a:	881b      	ldrh	r3, [r3, #0]
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	2a00      	cmp	r2, #0
 8001b30:	d005      	beq.n	8001b3e <ssd1306_WriteChar+0x106>
 8001b32:	68b9      	ldr	r1, [r7, #8]
 8001b34:	7bfa      	ldrb	r2, [r7, #15]
 8001b36:	3a20      	subs	r2, #32
 8001b38:	440a      	add	r2, r1
 8001b3a:	7812      	ldrb	r2, [r2, #0]
 8001b3c:	e000      	b.n	8001b40 <ssd1306_WriteChar+0x108>
 8001b3e:	783a      	ldrb	r2, [r7, #0]
 8001b40:	4413      	add	r3, r2
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	4b03      	ldr	r3, [pc, #12]	@ (8001b54 <ssd1306_WriteChar+0x11c>)
 8001b46:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8001b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3724      	adds	r7, #36	@ 0x24
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd90      	pop	{r4, r7, pc}
 8001b52:	bf00      	nop
 8001b54:	200006bc 	.word	0x200006bc

08001b58 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af02      	add	r7, sp, #8
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	4638      	mov	r0, r7
 8001b62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001b66:	e013      	b.n	8001b90 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	7818      	ldrb	r0, [r3, #0]
 8001b6c:	7e3b      	ldrb	r3, [r7, #24]
 8001b6e:	9300      	str	r3, [sp, #0]
 8001b70:	463b      	mov	r3, r7
 8001b72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b74:	f7ff ff60 	bl	8001a38 <ssd1306_WriteChar>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d002      	beq.n	8001b8a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	e008      	b.n	8001b9c <ssd1306_WriteString+0x44>
        }
        str++;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	781b      	ldrb	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1e7      	bne.n	8001b68 <ssd1306_WriteString+0x10>
    }

    // Everything ok
    return *str;
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	781b      	ldrb	r3, [r3, #0]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}

08001ba4 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	4603      	mov	r3, r0
 8001bac:	460a      	mov	r2, r1
 8001bae:	71fb      	strb	r3, [r7, #7]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001bb4:	79fb      	ldrb	r3, [r7, #7]
 8001bb6:	b29a      	uxth	r2, r3
 8001bb8:	4b05      	ldr	r3, [pc, #20]	@ (8001bd0 <ssd1306_SetCursor+0x2c>)
 8001bba:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001bbc:	79bb      	ldrb	r3, [r7, #6]
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	4b03      	ldr	r3, [pc, #12]	@ (8001bd0 <ssd1306_SetCursor+0x2c>)
 8001bc2:	805a      	strh	r2, [r3, #2]
}
 8001bc4:	bf00      	nop
 8001bc6:	370c      	adds	r7, #12
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bce:	4770      	bx	lr
 8001bd0:	200006bc 	.word	0x200006bc

08001bd4 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001bd4:	b590      	push	{r4, r7, lr}
 8001bd6:	b089      	sub	sp, #36	@ 0x24
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	4604      	mov	r4, r0
 8001bdc:	4608      	mov	r0, r1
 8001bde:	4611      	mov	r1, r2
 8001be0:	461a      	mov	r2, r3
 8001be2:	4623      	mov	r3, r4
 8001be4:	71fb      	strb	r3, [r7, #7]
 8001be6:	4603      	mov	r3, r0
 8001be8:	71bb      	strb	r3, [r7, #6]
 8001bea:	460b      	mov	r3, r1
 8001bec:	717b      	strb	r3, [r7, #5]
 8001bee:	4613      	mov	r3, r2
 8001bf0:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001bf2:	797a      	ldrb	r2, [r7, #5]
 8001bf4:	79fb      	ldrb	r3, [r7, #7]
 8001bf6:	1ad3      	subs	r3, r2, r3
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	bfb8      	it	lt
 8001bfc:	425b      	neglt	r3, r3
 8001bfe:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001c00:	793a      	ldrb	r2, [r7, #4]
 8001c02:	79bb      	ldrb	r3, [r7, #6]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	bfb8      	it	lt
 8001c0a:	425b      	neglt	r3, r3
 8001c0c:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001c0e:	79fa      	ldrb	r2, [r7, #7]
 8001c10:	797b      	ldrb	r3, [r7, #5]
 8001c12:	429a      	cmp	r2, r3
 8001c14:	d201      	bcs.n	8001c1a <ssd1306_Line+0x46>
 8001c16:	2301      	movs	r3, #1
 8001c18:	e001      	b.n	8001c1e <ssd1306_Line+0x4a>
 8001c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c1e:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001c20:	79ba      	ldrb	r2, [r7, #6]
 8001c22:	793b      	ldrb	r3, [r7, #4]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d201      	bcs.n	8001c2c <ssd1306_Line+0x58>
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e001      	b.n	8001c30 <ssd1306_Line+0x5c>
 8001c2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c30:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001c32:	69ba      	ldr	r2, [r7, #24]
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	61fb      	str	r3, [r7, #28]
    int32_t error2;

    ssd1306_DrawPixel(x2, y2, color);
 8001c3a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001c3e:	7939      	ldrb	r1, [r7, #4]
 8001c40:	797b      	ldrb	r3, [r7, #5]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fea4 	bl	8001990 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001c48:	e024      	b.n	8001c94 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001c4a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001c4e:	79b9      	ldrb	r1, [r7, #6]
 8001c50:	79fb      	ldrb	r3, [r7, #7]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff fe9c 	bl	8001990 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	005b      	lsls	r3, r3, #1
 8001c5c:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	425b      	negs	r3, r3
 8001c62:	68ba      	ldr	r2, [r7, #8]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	dd08      	ble.n	8001c7a <ssd1306_Line+0xa6>
            error -= deltaY;
 8001c68:	69fa      	ldr	r2, [r7, #28]
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	1ad3      	subs	r3, r2, r3
 8001c6e:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001c70:	693b      	ldr	r3, [r7, #16]
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	4413      	add	r3, r2
 8001c78:	71fb      	strb	r3, [r7, #7]
        }

        if(error2 < deltaX) {
 8001c7a:	68ba      	ldr	r2, [r7, #8]
 8001c7c:	69bb      	ldr	r3, [r7, #24]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	da08      	bge.n	8001c94 <ssd1306_Line+0xc0>
            error += deltaX;
 8001c82:	69fa      	ldr	r2, [r7, #28]
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	4413      	add	r3, r2
 8001c88:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	79bb      	ldrb	r3, [r7, #6]
 8001c90:	4413      	add	r3, r2
 8001c92:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001c94:	79fa      	ldrb	r2, [r7, #7]
 8001c96:	797b      	ldrb	r3, [r7, #5]
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d1d6      	bne.n	8001c4a <ssd1306_Line+0x76>
 8001c9c:	79ba      	ldrb	r2, [r7, #6]
 8001c9e:	793b      	ldrb	r3, [r7, #4]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d1d2      	bne.n	8001c4a <ssd1306_Line+0x76>
        }
    }
    return;
 8001ca4:	bf00      	nop
}
 8001ca6:	3724      	adds	r7, #36	@ 0x24
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd90      	pop	{r4, r7, pc}

08001cac <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001cac:	b590      	push	{r4, r7, lr}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af02      	add	r7, sp, #8
 8001cb2:	4604      	mov	r4, r0
 8001cb4:	4608      	mov	r0, r1
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	461a      	mov	r2, r3
 8001cba:	4623      	mov	r3, r4
 8001cbc:	71fb      	strb	r3, [r7, #7]
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	71bb      	strb	r3, [r7, #6]
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	717b      	strb	r3, [r7, #5]
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001cca:	79bc      	ldrb	r4, [r7, #6]
 8001ccc:	797a      	ldrb	r2, [r7, #5]
 8001cce:	79b9      	ldrb	r1, [r7, #6]
 8001cd0:	79f8      	ldrb	r0, [r7, #7]
 8001cd2:	7e3b      	ldrb	r3, [r7, #24]
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	4623      	mov	r3, r4
 8001cd8:	f7ff ff7c 	bl	8001bd4 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001cdc:	793c      	ldrb	r4, [r7, #4]
 8001cde:	797a      	ldrb	r2, [r7, #5]
 8001ce0:	79b9      	ldrb	r1, [r7, #6]
 8001ce2:	7978      	ldrb	r0, [r7, #5]
 8001ce4:	7e3b      	ldrb	r3, [r7, #24]
 8001ce6:	9300      	str	r3, [sp, #0]
 8001ce8:	4623      	mov	r3, r4
 8001cea:	f7ff ff73 	bl	8001bd4 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001cee:	793c      	ldrb	r4, [r7, #4]
 8001cf0:	79fa      	ldrb	r2, [r7, #7]
 8001cf2:	7939      	ldrb	r1, [r7, #4]
 8001cf4:	7978      	ldrb	r0, [r7, #5]
 8001cf6:	7e3b      	ldrb	r3, [r7, #24]
 8001cf8:	9300      	str	r3, [sp, #0]
 8001cfa:	4623      	mov	r3, r4
 8001cfc:	f7ff ff6a 	bl	8001bd4 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001d00:	79bc      	ldrb	r4, [r7, #6]
 8001d02:	79fa      	ldrb	r2, [r7, #7]
 8001d04:	7939      	ldrb	r1, [r7, #4]
 8001d06:	79f8      	ldrb	r0, [r7, #7]
 8001d08:	7e3b      	ldrb	r3, [r7, #24]
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	4623      	mov	r3, r4
 8001d0e:	f7ff ff61 	bl	8001bd4 <ssd1306_Line>

    return;
 8001d12:	bf00      	nop
}
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd90      	pop	{r4, r7, pc}

08001d1a <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001d1a:	b590      	push	{r4, r7, lr}
 8001d1c:	b085      	sub	sp, #20
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	4604      	mov	r4, r0
 8001d22:	4608      	mov	r0, r1
 8001d24:	4611      	mov	r1, r2
 8001d26:	461a      	mov	r2, r3
 8001d28:	4623      	mov	r3, r4
 8001d2a:	71fb      	strb	r3, [r7, #7]
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	71bb      	strb	r3, [r7, #6]
 8001d30:	460b      	mov	r3, r1
 8001d32:	717b      	strb	r3, [r7, #5]
 8001d34:	4613      	mov	r3, r2
 8001d36:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001d38:	79fa      	ldrb	r2, [r7, #7]
 8001d3a:	797b      	ldrb	r3, [r7, #5]
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	bf28      	it	cs
 8001d40:	4613      	movcs	r3, r2
 8001d42:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001d44:	797a      	ldrb	r2, [r7, #5]
 8001d46:	79fb      	ldrb	r3, [r7, #7]
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	bf38      	it	cc
 8001d4c:	4613      	movcc	r3, r2
 8001d4e:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001d50:	79ba      	ldrb	r2, [r7, #6]
 8001d52:	793b      	ldrb	r3, [r7, #4]
 8001d54:	4293      	cmp	r3, r2
 8001d56:	bf28      	it	cs
 8001d58:	4613      	movcs	r3, r2
 8001d5a:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001d5c:	793a      	ldrb	r2, [r7, #4]
 8001d5e:	79bb      	ldrb	r3, [r7, #6]
 8001d60:	4293      	cmp	r3, r2
 8001d62:	bf38      	it	cc
 8001d64:	4613      	movcc	r3, r2
 8001d66:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001d68:	7afb      	ldrb	r3, [r7, #11]
 8001d6a:	73fb      	strb	r3, [r7, #15]
 8001d6c:	e017      	b.n	8001d9e <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001d6e:	7b7b      	ldrb	r3, [r7, #13]
 8001d70:	73bb      	strb	r3, [r7, #14]
 8001d72:	e009      	b.n	8001d88 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001d74:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001d78:	7bf9      	ldrb	r1, [r7, #15]
 8001d7a:	7bbb      	ldrb	r3, [r7, #14]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fe07 	bl	8001990 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001d82:	7bbb      	ldrb	r3, [r7, #14]
 8001d84:	3301      	adds	r3, #1
 8001d86:	73bb      	strb	r3, [r7, #14]
 8001d88:	7bba      	ldrb	r2, [r7, #14]
 8001d8a:	7b3b      	ldrb	r3, [r7, #12]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d803      	bhi.n	8001d98 <ssd1306_FillRectangle+0x7e>
 8001d90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	daed      	bge.n	8001d74 <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001d98:	7bfb      	ldrb	r3, [r7, #15]
 8001d9a:	3301      	adds	r3, #1
 8001d9c:	73fb      	strb	r3, [r7, #15]
 8001d9e:	7bfa      	ldrb	r2, [r7, #15]
 8001da0:	7abb      	ldrb	r3, [r7, #10]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d803      	bhi.n	8001dae <ssd1306_FillRectangle+0x94>
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001daa:	d9e0      	bls.n	8001d6e <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001dac:	bf00      	nop
 8001dae:	bf00      	nop
}
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd90      	pop	{r4, r7, pc}

08001db6 <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8001db6:	b580      	push	{r7, lr}
 8001db8:	b084      	sub	sp, #16
 8001dba:	af00      	add	r7, sp, #0
 8001dbc:	603a      	str	r2, [r7, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	71fb      	strb	r3, [r7, #7]
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	71bb      	strb	r3, [r7, #6]
 8001dc8:	4613      	mov	r3, r2
 8001dca:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8001dcc:	797b      	ldrb	r3, [r7, #5]
 8001dce:	3307      	adds	r3, #7
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	da00      	bge.n	8001dd6 <ssd1306_DrawBitmap+0x20>
 8001dd4:	3307      	adds	r3, #7
 8001dd6:	10db      	asrs	r3, r3, #3
 8001dd8:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	db3e      	blt.n	8001e64 <ssd1306_DrawBitmap+0xae>
 8001de6:	79bb      	ldrb	r3, [r7, #6]
 8001de8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001dea:	d83b      	bhi.n	8001e64 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8001dec:	2300      	movs	r3, #0
 8001dee:	73bb      	strb	r3, [r7, #14]
 8001df0:	e033      	b.n	8001e5a <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8001df2:	2300      	movs	r3, #0
 8001df4:	737b      	strb	r3, [r7, #13]
 8001df6:	e026      	b.n	8001e46 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8001df8:	7b7b      	ldrb	r3, [r7, #13]
 8001dfa:	f003 0307 	and.w	r3, r3, #7
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
 8001e04:	005b      	lsls	r3, r3, #1
 8001e06:	73fb      	strb	r3, [r7, #15]
 8001e08:	e00d      	b.n	8001e26 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8001e0a:	7bbb      	ldrb	r3, [r7, #14]
 8001e0c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001e10:	fb02 f303 	mul.w	r3, r2, r3
 8001e14:	7b7a      	ldrb	r2, [r7, #13]
 8001e16:	08d2      	lsrs	r2, r2, #3
 8001e18:	b2d2      	uxtb	r2, r2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	461a      	mov	r2, r3
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	4413      	add	r3, r2
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8001e26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	da08      	bge.n	8001e40 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8001e2e:	79fa      	ldrb	r2, [r7, #7]
 8001e30:	7b7b      	ldrb	r3, [r7, #13]
 8001e32:	4413      	add	r3, r2
 8001e34:	b2db      	uxtb	r3, r3
 8001e36:	7f3a      	ldrb	r2, [r7, #28]
 8001e38:	79b9      	ldrb	r1, [r7, #6]
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	f7ff fda8 	bl	8001990 <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8001e40:	7b7b      	ldrb	r3, [r7, #13]
 8001e42:	3301      	adds	r3, #1
 8001e44:	737b      	strb	r3, [r7, #13]
 8001e46:	7b7a      	ldrb	r2, [r7, #13]
 8001e48:	797b      	ldrb	r3, [r7, #5]
 8001e4a:	429a      	cmp	r2, r3
 8001e4c:	d3d4      	bcc.n	8001df8 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8001e4e:	7bbb      	ldrb	r3, [r7, #14]
 8001e50:	3301      	adds	r3, #1
 8001e52:	73bb      	strb	r3, [r7, #14]
 8001e54:	79bb      	ldrb	r3, [r7, #6]
 8001e56:	3301      	adds	r3, #1
 8001e58:	71bb      	strb	r3, [r7, #6]
 8001e5a:	7bba      	ldrb	r2, [r7, #14]
 8001e5c:	7e3b      	ldrb	r3, [r7, #24]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d3c7      	bcc.n	8001df2 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8001e62:	e000      	b.n	8001e66 <ssd1306_DrawBitmap+0xb0>
        return;
 8001e64:	bf00      	nop
}
 8001e66:	3710      	adds	r7, #16
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	4603      	mov	r3, r0
 8001e74:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001e76:	2381      	movs	r3, #129	@ 0x81
 8001e78:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff fc91 	bl	80017a4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001e82:	79fb      	ldrb	r3, [r7, #7]
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fc8d 	bl	80017a4 <ssd1306_WriteCommand>
}
 8001e8a:	bf00      	nop
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
	...

08001e94 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b084      	sub	sp, #16
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001e9e:	79fb      	ldrb	r3, [r7, #7]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d005      	beq.n	8001eb0 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001ea4:	23af      	movs	r3, #175	@ 0xaf
 8001ea6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001ea8:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <ssd1306_SetDisplayOn+0x38>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	715a      	strb	r2, [r3, #5]
 8001eae:	e004      	b.n	8001eba <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001eb0:	23ae      	movs	r3, #174	@ 0xae
 8001eb2:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001eb4:	4b05      	ldr	r3, [pc, #20]	@ (8001ecc <ssd1306_SetDisplayOn+0x38>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001eba:	7bfb      	ldrb	r3, [r7, #15]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fc71 	bl	80017a4 <ssd1306_WriteCommand>
}
 8001ec2:	bf00      	nop
 8001ec4:	3710      	adds	r7, #16
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	200006bc 	.word	0x200006bc

08001ed0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f14 <HAL_MspInit+0x44>)
 8001ed8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001eda:	4a0e      	ldr	r2, [pc, #56]	@ (8001f14 <HAL_MspInit+0x44>)
 8001edc:	f043 0301 	orr.w	r3, r3, #1
 8001ee0:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f14 <HAL_MspInit+0x44>)
 8001ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee6:	f003 0301 	and.w	r3, r3, #1
 8001eea:	607b      	str	r3, [r7, #4]
 8001eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eee:	4b09      	ldr	r3, [pc, #36]	@ (8001f14 <HAL_MspInit+0x44>)
 8001ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef2:	4a08      	ldr	r2, [pc, #32]	@ (8001f14 <HAL_MspInit+0x44>)
 8001ef4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ef8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001efa:	4b06      	ldr	r3, [pc, #24]	@ (8001f14 <HAL_MspInit+0x44>)
 8001efc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f02:	603b      	str	r3, [r7, #0]
 8001f04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f06:	bf00      	nop
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	40021000 	.word	0x40021000

08001f18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b0ac      	sub	sp, #176	@ 0xb0
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f20:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
 8001f2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	2288      	movs	r2, #136	@ 0x88
 8001f36:	2100      	movs	r1, #0
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f005 f93b 	bl	80071b4 <memset>
  if(hi2c->Instance==I2C1)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a21      	ldr	r2, [pc, #132]	@ (8001fc8 <HAL_I2C_MspInit+0xb0>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d13b      	bne.n	8001fc0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001f48:	2340      	movs	r3, #64	@ 0x40
 8001f4a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	4618      	mov	r0, r3
 8001f56:	f002 f85b 	bl	8004010 <HAL_RCCEx_PeriphCLKConfig>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001f60:	f7ff fbfa 	bl	8001758 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f64:	4b19      	ldr	r3, [pc, #100]	@ (8001fcc <HAL_I2C_MspInit+0xb4>)
 8001f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f68:	4a18      	ldr	r2, [pc, #96]	@ (8001fcc <HAL_I2C_MspInit+0xb4>)
 8001f6a:	f043 0302 	orr.w	r3, r3, #2
 8001f6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f70:	4b16      	ldr	r3, [pc, #88]	@ (8001fcc <HAL_I2C_MspInit+0xb4>)
 8001f72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f74:	f003 0302 	and.w	r3, r3, #2
 8001f78:	613b      	str	r3, [r7, #16]
 8001f7a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001f7c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001f80:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f84:	2312      	movs	r3, #18
 8001f86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f90:	2303      	movs	r3, #3
 8001f92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f96:	2304      	movs	r3, #4
 8001f98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f9c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	480b      	ldr	r0, [pc, #44]	@ (8001fd0 <HAL_I2C_MspInit+0xb8>)
 8001fa4:	f000 fec4 	bl	8002d30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fa8:	4b08      	ldr	r3, [pc, #32]	@ (8001fcc <HAL_I2C_MspInit+0xb4>)
 8001faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fac:	4a07      	ldr	r2, [pc, #28]	@ (8001fcc <HAL_I2C_MspInit+0xb4>)
 8001fae:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001fb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fb4:	4b05      	ldr	r3, [pc, #20]	@ (8001fcc <HAL_I2C_MspInit+0xb4>)
 8001fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001fc0:	bf00      	nop
 8001fc2:	37b0      	adds	r7, #176	@ 0xb0
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40005400 	.word	0x40005400
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	48000400 	.word	0x48000400

08001fd4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b08a      	sub	sp, #40	@ 0x28
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fdc:	f107 0314 	add.w	r3, r7, #20
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
 8001fe6:	609a      	str	r2, [r3, #8]
 8001fe8:	60da      	str	r2, [r3, #12]
 8001fea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a17      	ldr	r2, [pc, #92]	@ (8002050 <HAL_SPI_MspInit+0x7c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d128      	bne.n	8002048 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ff6:	4b17      	ldr	r3, [pc, #92]	@ (8002054 <HAL_SPI_MspInit+0x80>)
 8001ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ffa:	4a16      	ldr	r2, [pc, #88]	@ (8002054 <HAL_SPI_MspInit+0x80>)
 8001ffc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002000:	6613      	str	r3, [r2, #96]	@ 0x60
 8002002:	4b14      	ldr	r3, [pc, #80]	@ (8002054 <HAL_SPI_MspInit+0x80>)
 8002004:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002006:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800200a:	613b      	str	r3, [r7, #16]
 800200c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200e:	4b11      	ldr	r3, [pc, #68]	@ (8002054 <HAL_SPI_MspInit+0x80>)
 8002010:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002012:	4a10      	ldr	r2, [pc, #64]	@ (8002054 <HAL_SPI_MspInit+0x80>)
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800201a:	4b0e      	ldr	r3, [pc, #56]	@ (8002054 <HAL_SPI_MspInit+0x80>)
 800201c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002026:	23e0      	movs	r3, #224	@ 0xe0
 8002028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202a:	2302      	movs	r3, #2
 800202c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002032:	2303      	movs	r3, #3
 8002034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002036:	2305      	movs	r3, #5
 8002038:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800203a:	f107 0314 	add.w	r3, r7, #20
 800203e:	4619      	mov	r1, r3
 8002040:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002044:	f000 fe74 	bl	8002d30 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002048:	bf00      	nop
 800204a:	3728      	adds	r7, #40	@ 0x28
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40013000 	.word	0x40013000
 8002054:	40021000 	.word	0x40021000

08002058 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b0ac      	sub	sp, #176	@ 0xb0
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002060:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002070:	f107 0314 	add.w	r3, r7, #20
 8002074:	2288      	movs	r2, #136	@ 0x88
 8002076:	2100      	movs	r1, #0
 8002078:	4618      	mov	r0, r3
 800207a:	f005 f89b 	bl	80071b4 <memset>
  if(huart->Instance==USART2)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a25      	ldr	r2, [pc, #148]	@ (8002118 <HAL_UART_MspInit+0xc0>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d143      	bne.n	8002110 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002088:	2302      	movs	r3, #2
 800208a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800208c:	2300      	movs	r3, #0
 800208e:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002090:	f107 0314 	add.w	r3, r7, #20
 8002094:	4618      	mov	r0, r3
 8002096:	f001 ffbb 	bl	8004010 <HAL_RCCEx_PeriphCLKConfig>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80020a0:	f7ff fb5a 	bl	8001758 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80020a4:	4b1d      	ldr	r3, [pc, #116]	@ (800211c <HAL_UART_MspInit+0xc4>)
 80020a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a8:	4a1c      	ldr	r2, [pc, #112]	@ (800211c <HAL_UART_MspInit+0xc4>)
 80020aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020ae:	6593      	str	r3, [r2, #88]	@ 0x58
 80020b0:	4b1a      	ldr	r3, [pc, #104]	@ (800211c <HAL_UART_MspInit+0xc4>)
 80020b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b8:	613b      	str	r3, [r7, #16]
 80020ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020bc:	4b17      	ldr	r3, [pc, #92]	@ (800211c <HAL_UART_MspInit+0xc4>)
 80020be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020c0:	4a16      	ldr	r2, [pc, #88]	@ (800211c <HAL_UART_MspInit+0xc4>)
 80020c2:	f043 0301 	orr.w	r3, r3, #1
 80020c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80020c8:	4b14      	ldr	r3, [pc, #80]	@ (800211c <HAL_UART_MspInit+0xc4>)
 80020ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	60fb      	str	r3, [r7, #12]
 80020d2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80020d4:	230c      	movs	r3, #12
 80020d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020da:	2302      	movs	r3, #2
 80020dc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020e6:	2303      	movs	r3, #3
 80020e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80020ec:	2307      	movs	r3, #7
 80020ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020f2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020f6:	4619      	mov	r1, r3
 80020f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020fc:	f000 fe18 	bl	8002d30 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002100:	2200      	movs	r2, #0
 8002102:	2102      	movs	r1, #2
 8002104:	2026      	movs	r0, #38	@ 0x26
 8002106:	f000 faca 	bl	800269e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800210a:	2026      	movs	r0, #38	@ 0x26
 800210c:	f000 fae3 	bl	80026d6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8002110:	bf00      	nop
 8002112:	37b0      	adds	r7, #176	@ 0xb0
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40004400 	.word	0x40004400
 800211c:	40021000 	.word	0x40021000

08002120 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002120:	b480      	push	{r7}
 8002122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002124:	bf00      	nop
 8002126:	e7fd      	b.n	8002124 <NMI_Handler+0x4>

08002128 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800212c:	bf00      	nop
 800212e:	e7fd      	b.n	800212c <HardFault_Handler+0x4>

08002130 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002134:	bf00      	nop
 8002136:	e7fd      	b.n	8002134 <MemManage_Handler+0x4>

08002138 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800213c:	bf00      	nop
 800213e:	e7fd      	b.n	800213c <BusFault_Handler+0x4>

08002140 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002144:	bf00      	nop
 8002146:	e7fd      	b.n	8002144 <UsageFault_Handler+0x4>

08002148 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002148:	b480      	push	{r7}
 800214a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800214c:	bf00      	nop
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002156:	b480      	push	{r7}
 8002158:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800215a:	bf00      	nop
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr

08002164 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002168:	bf00      	nop
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr

08002172 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002176:	f000 f973 	bl	8002460 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800217a:	bf00      	nop
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002184:	4802      	ldr	r0, [pc, #8]	@ (8002190 <USART2_IRQHandler+0x10>)
 8002186:	f003 f8a1 	bl	80052cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	200001dc 	.word	0x200001dc

08002194 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002198:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800219c:	f000 ff8a 	bl	80030b4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021a0:	bf00      	nop
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  return 1;
 80021a8:	2301      	movs	r3, #1
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	46bd      	mov	sp, r7
 80021ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b2:	4770      	bx	lr

080021b4 <_kill>:

int _kill(int pid, int sig)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
 80021bc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021be:	f005 f86d 	bl	800729c <__errno>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2216      	movs	r2, #22
 80021c6:	601a      	str	r2, [r3, #0]
  return -1;
 80021c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <_exit>:

void _exit (int status)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021dc:	f04f 31ff 	mov.w	r1, #4294967295
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f7ff ffe7 	bl	80021b4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80021e6:	bf00      	nop
 80021e8:	e7fd      	b.n	80021e6 <_exit+0x12>

080021ea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021ea:	b580      	push	{r7, lr}
 80021ec:	b086      	sub	sp, #24
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	60f8      	str	r0, [r7, #12]
 80021f2:	60b9      	str	r1, [r7, #8]
 80021f4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021f6:	2300      	movs	r3, #0
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	e00a      	b.n	8002212 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80021fc:	f3af 8000 	nop.w
 8002200:	4601      	mov	r1, r0
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	1c5a      	adds	r2, r3, #1
 8002206:	60ba      	str	r2, [r7, #8]
 8002208:	b2ca      	uxtb	r2, r1
 800220a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	3301      	adds	r3, #1
 8002210:	617b      	str	r3, [r7, #20]
 8002212:	697a      	ldr	r2, [r7, #20]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	429a      	cmp	r2, r3
 8002218:	dbf0      	blt.n	80021fc <_read+0x12>
  }

  return len;
 800221a:	687b      	ldr	r3, [r7, #4]
}
 800221c:	4618      	mov	r0, r3
 800221e:	3718      	adds	r7, #24
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}

08002224 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b086      	sub	sp, #24
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	e009      	b.n	800224a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	1c5a      	adds	r2, r3, #1
 800223a:	60ba      	str	r2, [r7, #8]
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	4618      	mov	r0, r3
 8002240:	f7fe f9c4 	bl	80005cc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	3301      	adds	r3, #1
 8002248:	617b      	str	r3, [r7, #20]
 800224a:	697a      	ldr	r2, [r7, #20]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	429a      	cmp	r2, r3
 8002250:	dbf1      	blt.n	8002236 <_write+0x12>
  }
  return len;
 8002252:	687b      	ldr	r3, [r7, #4]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3718      	adds	r7, #24
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}

0800225c <_close>:

int _close(int file)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002264:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002268:	4618      	mov	r0, r3
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002284:	605a      	str	r2, [r3, #4]
  return 0;
 8002286:	2300      	movs	r3, #0
}
 8002288:	4618      	mov	r0, r3
 800228a:	370c      	adds	r7, #12
 800228c:	46bd      	mov	sp, r7
 800228e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002292:	4770      	bx	lr

08002294 <_isatty>:

int _isatty(int file)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800229c:	2301      	movs	r3, #1
}
 800229e:	4618      	mov	r0, r3
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a8:	4770      	bx	lr

080022aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022aa:	b480      	push	{r7}
 80022ac:	b085      	sub	sp, #20
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	60f8      	str	r0, [r7, #12]
 80022b2:	60b9      	str	r1, [r7, #8]
 80022b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022b6:	2300      	movs	r3, #0
}
 80022b8:	4618      	mov	r0, r3
 80022ba:	3714      	adds	r7, #20
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b086      	sub	sp, #24
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022cc:	4a14      	ldr	r2, [pc, #80]	@ (8002320 <_sbrk+0x5c>)
 80022ce:	4b15      	ldr	r3, [pc, #84]	@ (8002324 <_sbrk+0x60>)
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022d8:	4b13      	ldr	r3, [pc, #76]	@ (8002328 <_sbrk+0x64>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d102      	bne.n	80022e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022e0:	4b11      	ldr	r3, [pc, #68]	@ (8002328 <_sbrk+0x64>)
 80022e2:	4a12      	ldr	r2, [pc, #72]	@ (800232c <_sbrk+0x68>)
 80022e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022e6:	4b10      	ldr	r3, [pc, #64]	@ (8002328 <_sbrk+0x64>)
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4413      	add	r3, r2
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	429a      	cmp	r2, r3
 80022f2:	d207      	bcs.n	8002304 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022f4:	f004 ffd2 	bl	800729c <__errno>
 80022f8:	4603      	mov	r3, r0
 80022fa:	220c      	movs	r2, #12
 80022fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002302:	e009      	b.n	8002318 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002304:	4b08      	ldr	r3, [pc, #32]	@ (8002328 <_sbrk+0x64>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800230a:	4b07      	ldr	r3, [pc, #28]	@ (8002328 <_sbrk+0x64>)
 800230c:	681a      	ldr	r2, [r3, #0]
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	4413      	add	r3, r2
 8002312:	4a05      	ldr	r2, [pc, #20]	@ (8002328 <_sbrk+0x64>)
 8002314:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002316:	68fb      	ldr	r3, [r7, #12]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3718      	adds	r7, #24
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20018000 	.word	0x20018000
 8002324:	00000400 	.word	0x00000400
 8002328:	200006c4 	.word	0x200006c4
 800232c:	20000818 	.word	0x20000818

08002330 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002334:	4b06      	ldr	r3, [pc, #24]	@ (8002350 <SystemInit+0x20>)
 8002336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800233a:	4a05      	ldr	r2, [pc, #20]	@ (8002350 <SystemInit+0x20>)
 800233c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002340:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002344:	bf00      	nop
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	e000ed00 	.word	0xe000ed00

08002354 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002354:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800238c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002358:	f7ff ffea 	bl	8002330 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800235c:	480c      	ldr	r0, [pc, #48]	@ (8002390 <LoopForever+0x6>)
  ldr r1, =_edata
 800235e:	490d      	ldr	r1, [pc, #52]	@ (8002394 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002360:	4a0d      	ldr	r2, [pc, #52]	@ (8002398 <LoopForever+0xe>)
  movs r3, #0
 8002362:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002364:	e002      	b.n	800236c <LoopCopyDataInit>

08002366 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002366:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002368:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800236a:	3304      	adds	r3, #4

0800236c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800236c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800236e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002370:	d3f9      	bcc.n	8002366 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002372:	4a0a      	ldr	r2, [pc, #40]	@ (800239c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002374:	4c0a      	ldr	r4, [pc, #40]	@ (80023a0 <LoopForever+0x16>)
  movs r3, #0
 8002376:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002378:	e001      	b.n	800237e <LoopFillZerobss>

0800237a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800237a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800237c:	3204      	adds	r2, #4

0800237e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800237e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002380:	d3fb      	bcc.n	800237a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002382:	f004 ff91 	bl	80072a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002386:	f7fe fc6b 	bl	8000c60 <main>

0800238a <LoopForever>:

LoopForever:
    b LoopForever
 800238a:	e7fe      	b.n	800238a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800238c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002390:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002394:	20000108 	.word	0x20000108
  ldr r2, =_sidata
 8002398:	0800a584 	.word	0x0800a584
  ldr r2, =_sbss
 800239c:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 80023a0:	20000818 	.word	0x20000818

080023a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80023a4:	e7fe      	b.n	80023a4 <ADC1_2_IRQHandler>
	...

080023a8 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023b2:	4b0c      	ldr	r3, [pc, #48]	@ (80023e4 <HAL_Init+0x3c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a0b      	ldr	r2, [pc, #44]	@ (80023e4 <HAL_Init+0x3c>)
 80023b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023bc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023be:	2003      	movs	r0, #3
 80023c0:	f000 f962 	bl	8002688 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80023c4:	2000      	movs	r0, #0
 80023c6:	f000 f80f 	bl	80023e8 <HAL_InitTick>
 80023ca:	4603      	mov	r3, r0
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d002      	beq.n	80023d6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80023d0:	2301      	movs	r3, #1
 80023d2:	71fb      	strb	r3, [r7, #7]
 80023d4:	e001      	b.n	80023da <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80023d6:	f7ff fd7b 	bl	8001ed0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80023da:	79fb      	ldrb	r3, [r7, #7]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3708      	adds	r7, #8
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}
 80023e4:	40022000 	.word	0x40022000

080023e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80023f0:	2300      	movs	r3, #0
 80023f2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80023f4:	4b17      	ldr	r3, [pc, #92]	@ (8002454 <HAL_InitTick+0x6c>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d023      	beq.n	8002444 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80023fc:	4b16      	ldr	r3, [pc, #88]	@ (8002458 <HAL_InitTick+0x70>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4b14      	ldr	r3, [pc, #80]	@ (8002454 <HAL_InitTick+0x6c>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	4619      	mov	r1, r3
 8002406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800240a:	fbb3 f3f1 	udiv	r3, r3, r1
 800240e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002412:	4618      	mov	r0, r3
 8002414:	f000 f96d 	bl	80026f2 <HAL_SYSTICK_Config>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d10f      	bne.n	800243e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2b0f      	cmp	r3, #15
 8002422:	d809      	bhi.n	8002438 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002424:	2200      	movs	r2, #0
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	f04f 30ff 	mov.w	r0, #4294967295
 800242c:	f000 f937 	bl	800269e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002430:	4a0a      	ldr	r2, [pc, #40]	@ (800245c <HAL_InitTick+0x74>)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6013      	str	r3, [r2, #0]
 8002436:	e007      	b.n	8002448 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002438:	2301      	movs	r3, #1
 800243a:	73fb      	strb	r3, [r7, #15]
 800243c:	e004      	b.n	8002448 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	73fb      	strb	r3, [r7, #15]
 8002442:	e001      	b.n	8002448 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002448:	7bfb      	ldrb	r3, [r7, #15]
}
 800244a:	4618      	mov	r0, r3
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20000088 	.word	0x20000088
 8002458:	20000080 	.word	0x20000080
 800245c:	20000084 	.word	0x20000084

08002460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002464:	4b06      	ldr	r3, [pc, #24]	@ (8002480 <HAL_IncTick+0x20>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	461a      	mov	r2, r3
 800246a:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <HAL_IncTick+0x24>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4413      	add	r3, r2
 8002470:	4a04      	ldr	r2, [pc, #16]	@ (8002484 <HAL_IncTick+0x24>)
 8002472:	6013      	str	r3, [r2, #0]
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	20000088 	.word	0x20000088
 8002484:	200006c8 	.word	0x200006c8

08002488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return uwTick;
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <HAL_GetTick+0x14>)
 800248e:	681b      	ldr	r3, [r3, #0]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	200006c8 	.word	0x200006c8

080024a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a8:	f7ff ffee 	bl	8002488 <HAL_GetTick>
 80024ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b8:	d005      	beq.n	80024c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80024ba:	4b0a      	ldr	r3, [pc, #40]	@ (80024e4 <HAL_Delay+0x44>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80024c6:	bf00      	nop
 80024c8:	f7ff ffde 	bl	8002488 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d8f7      	bhi.n	80024c8 <HAL_Delay+0x28>
  {
  }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000088 	.word	0x20000088

080024e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f8:	4b0c      	ldr	r3, [pc, #48]	@ (800252c <__NVIC_SetPriorityGrouping+0x44>)
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002504:	4013      	ands	r3, r2
 8002506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002510:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002514:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800251a:	4a04      	ldr	r2, [pc, #16]	@ (800252c <__NVIC_SetPriorityGrouping+0x44>)
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	60d3      	str	r3, [r2, #12]
}
 8002520:	bf00      	nop
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002534:	4b04      	ldr	r3, [pc, #16]	@ (8002548 <__NVIC_GetPriorityGrouping+0x18>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	0a1b      	lsrs	r3, r3, #8
 800253a:	f003 0307 	and.w	r3, r3, #7
}
 800253e:	4618      	mov	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	2b00      	cmp	r3, #0
 800255c:	db0b      	blt.n	8002576 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800255e:	79fb      	ldrb	r3, [r7, #7]
 8002560:	f003 021f 	and.w	r2, r3, #31
 8002564:	4907      	ldr	r1, [pc, #28]	@ (8002584 <__NVIC_EnableIRQ+0x38>)
 8002566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256a:	095b      	lsrs	r3, r3, #5
 800256c:	2001      	movs	r0, #1
 800256e:	fa00 f202 	lsl.w	r2, r0, r2
 8002572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	e000e100 	.word	0xe000e100

08002588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	6039      	str	r1, [r7, #0]
 8002592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002598:	2b00      	cmp	r3, #0
 800259a:	db0a      	blt.n	80025b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	490c      	ldr	r1, [pc, #48]	@ (80025d4 <__NVIC_SetPriority+0x4c>)
 80025a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a6:	0112      	lsls	r2, r2, #4
 80025a8:	b2d2      	uxtb	r2, r2
 80025aa:	440b      	add	r3, r1
 80025ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025b0:	e00a      	b.n	80025c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	4908      	ldr	r1, [pc, #32]	@ (80025d8 <__NVIC_SetPriority+0x50>)
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	3b04      	subs	r3, #4
 80025c0:	0112      	lsls	r2, r2, #4
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	440b      	add	r3, r1
 80025c6:	761a      	strb	r2, [r3, #24]
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	e000e100 	.word	0xe000e100
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025dc:	b480      	push	{r7}
 80025de:	b089      	sub	sp, #36	@ 0x24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	f1c3 0307 	rsb	r3, r3, #7
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	bf28      	it	cs
 80025fa:	2304      	movcs	r3, #4
 80025fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3304      	adds	r3, #4
 8002602:	2b06      	cmp	r3, #6
 8002604:	d902      	bls.n	800260c <NVIC_EncodePriority+0x30>
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	3b03      	subs	r3, #3
 800260a:	e000      	b.n	800260e <NVIC_EncodePriority+0x32>
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002610:	f04f 32ff 	mov.w	r2, #4294967295
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	43da      	mvns	r2, r3
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	401a      	ands	r2, r3
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002624:	f04f 31ff 	mov.w	r1, #4294967295
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	fa01 f303 	lsl.w	r3, r1, r3
 800262e:	43d9      	mvns	r1, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002634:	4313      	orrs	r3, r2
         );
}
 8002636:	4618      	mov	r0, r3
 8002638:	3724      	adds	r7, #36	@ 0x24
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr
	...

08002644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b082      	sub	sp, #8
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	3b01      	subs	r3, #1
 8002650:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002654:	d301      	bcc.n	800265a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002656:	2301      	movs	r3, #1
 8002658:	e00f      	b.n	800267a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800265a:	4a0a      	ldr	r2, [pc, #40]	@ (8002684 <SysTick_Config+0x40>)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	3b01      	subs	r3, #1
 8002660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002662:	210f      	movs	r1, #15
 8002664:	f04f 30ff 	mov.w	r0, #4294967295
 8002668:	f7ff ff8e 	bl	8002588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800266c:	4b05      	ldr	r3, [pc, #20]	@ (8002684 <SysTick_Config+0x40>)
 800266e:	2200      	movs	r2, #0
 8002670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002672:	4b04      	ldr	r3, [pc, #16]	@ (8002684 <SysTick_Config+0x40>)
 8002674:	2207      	movs	r2, #7
 8002676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	e000e010 	.word	0xe000e010

08002688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f7ff ff29 	bl	80024e8 <__NVIC_SetPriorityGrouping>
}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}

0800269e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800269e:	b580      	push	{r7, lr}
 80026a0:	b086      	sub	sp, #24
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	4603      	mov	r3, r0
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	607a      	str	r2, [r7, #4]
 80026aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026b0:	f7ff ff3e 	bl	8002530 <__NVIC_GetPriorityGrouping>
 80026b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026b6:	687a      	ldr	r2, [r7, #4]
 80026b8:	68b9      	ldr	r1, [r7, #8]
 80026ba:	6978      	ldr	r0, [r7, #20]
 80026bc:	f7ff ff8e 	bl	80025dc <NVIC_EncodePriority>
 80026c0:	4602      	mov	r2, r0
 80026c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c6:	4611      	mov	r1, r2
 80026c8:	4618      	mov	r0, r3
 80026ca:	f7ff ff5d 	bl	8002588 <__NVIC_SetPriority>
}
 80026ce:	bf00      	nop
 80026d0:	3718      	adds	r7, #24
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}

080026d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d6:	b580      	push	{r7, lr}
 80026d8:	b082      	sub	sp, #8
 80026da:	af00      	add	r7, sp, #0
 80026dc:	4603      	mov	r3, r0
 80026de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e4:	4618      	mov	r0, r3
 80026e6:	f7ff ff31 	bl	800254c <__NVIC_EnableIRQ>
}
 80026ea:	bf00      	nop
 80026ec:	3708      	adds	r7, #8
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b082      	sub	sp, #8
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f7ff ffa2 	bl	8002644 <SysTick_Config>
 8002700:	4603      	mov	r3, r0
}
 8002702:	4618      	mov	r0, r3
 8002704:	3708      	adds	r7, #8
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}

0800270a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800270a:	b480      	push	{r7}
 800270c:	b085      	sub	sp, #20
 800270e:	af00      	add	r7, sp, #0
 8002710:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002712:	2300      	movs	r3, #0
 8002714:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d008      	beq.n	8002734 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2204      	movs	r2, #4
 8002726:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e022      	b.n	800277a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f022 020e 	bic.w	r2, r2, #14
 8002742:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0201 	bic.w	r2, r2, #1
 8002752:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002758:	f003 021c 	and.w	r2, r3, #28
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002760:	2101      	movs	r1, #1
 8002762:	fa01 f202 	lsl.w	r2, r1, r2
 8002766:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2200      	movs	r2, #0
 8002774:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002778:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800277a:	4618      	mov	r0, r3
 800277c:	3714      	adds	r7, #20
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr

08002786 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b084      	sub	sp, #16
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800278e:	2300      	movs	r3, #0
 8002790:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b02      	cmp	r3, #2
 800279c:	d005      	beq.n	80027aa <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2204      	movs	r2, #4
 80027a2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
 80027a8:	e029      	b.n	80027fe <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 020e 	bic.w	r2, r2, #14
 80027b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f022 0201 	bic.w	r2, r2, #1
 80027c8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ce:	f003 021c 	and.w	r2, r3, #28
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d6:	2101      	movs	r1, #1
 80027d8:	fa01 f202 	lsl.w	r2, r1, r2
 80027dc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d003      	beq.n	80027fe <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	4798      	blx	r3
    }
  }
  return status;
 80027fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002800:	4618      	mov	r0, r3
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8002816:	2300      	movs	r3, #0
 8002818:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800281a:	4b2f      	ldr	r3, [pc, #188]	@ (80028d8 <HAL_FLASH_Program+0xd0>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	2b01      	cmp	r3, #1
 8002820:	d101      	bne.n	8002826 <HAL_FLASH_Program+0x1e>
 8002822:	2302      	movs	r3, #2
 8002824:	e053      	b.n	80028ce <HAL_FLASH_Program+0xc6>
 8002826:	4b2c      	ldr	r3, [pc, #176]	@ (80028d8 <HAL_FLASH_Program+0xd0>)
 8002828:	2201      	movs	r2, #1
 800282a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800282c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002830:	f000 f888 	bl	8002944 <FLASH_WaitForLastOperation>
 8002834:	4603      	mov	r3, r0
 8002836:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8002838:	7dfb      	ldrb	r3, [r7, #23]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d143      	bne.n	80028c6 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800283e:	4b26      	ldr	r3, [pc, #152]	@ (80028d8 <HAL_FLASH_Program+0xd0>)
 8002840:	2200      	movs	r2, #0
 8002842:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002844:	4b25      	ldr	r3, [pc, #148]	@ (80028dc <HAL_FLASH_Program+0xd4>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800284c:	2b00      	cmp	r3, #0
 800284e:	d009      	beq.n	8002864 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002850:	4b22      	ldr	r3, [pc, #136]	@ (80028dc <HAL_FLASH_Program+0xd4>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a21      	ldr	r2, [pc, #132]	@ (80028dc <HAL_FLASH_Program+0xd4>)
 8002856:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800285a:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 800285c:	4b1e      	ldr	r3, [pc, #120]	@ (80028d8 <HAL_FLASH_Program+0xd0>)
 800285e:	2202      	movs	r2, #2
 8002860:	771a      	strb	r2, [r3, #28]
 8002862:	e002      	b.n	800286a <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002864:	4b1c      	ldr	r3, [pc, #112]	@ (80028d8 <HAL_FLASH_Program+0xd0>)
 8002866:	2200      	movs	r2, #0
 8002868:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d107      	bne.n	8002880 <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8002870:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002874:	68b8      	ldr	r0, [r7, #8]
 8002876:	f000 f8bb 	bl	80029f0 <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 800287a:	2301      	movs	r3, #1
 800287c:	613b      	str	r3, [r7, #16]
 800287e:	e010      	b.n	80028a2 <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2b01      	cmp	r3, #1
 8002884:	d002      	beq.n	800288c <HAL_FLASH_Program+0x84>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2b02      	cmp	r3, #2
 800288a:	d10a      	bne.n	80028a2 <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	4619      	mov	r1, r3
 8002890:	68b8      	ldr	r0, [r7, #8]
 8002892:	f000 f8d3 	bl	8002a3c <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2b02      	cmp	r3, #2
 800289a:	d102      	bne.n	80028a2 <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 800289c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80028a0:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80028a2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80028a6:	f000 f84d 	bl	8002944 <FLASH_WaitForLastOperation>
 80028aa:	4603      	mov	r3, r0
 80028ac:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d006      	beq.n	80028c2 <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 80028b4:	4b09      	ldr	r3, [pc, #36]	@ (80028dc <HAL_FLASH_Program+0xd4>)
 80028b6:	695a      	ldr	r2, [r3, #20]
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	43db      	mvns	r3, r3
 80028bc:	4907      	ldr	r1, [pc, #28]	@ (80028dc <HAL_FLASH_Program+0xd4>)
 80028be:	4013      	ands	r3, r2
 80028c0:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80028c2:	f000 f9eb 	bl	8002c9c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80028c6:	4b04      	ldr	r3, [pc, #16]	@ (80028d8 <HAL_FLASH_Program+0xd0>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	701a      	strb	r2, [r3, #0]

  return status;
 80028cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3718      	adds	r7, #24
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	2000008c 	.word	0x2000008c
 80028dc:	40022000 	.word	0x40022000

080028e0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80028e6:	2300      	movs	r3, #0
 80028e8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80028ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002918 <HAL_FLASH_Unlock+0x38>)
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	da0b      	bge.n	800290a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80028f2:	4b09      	ldr	r3, [pc, #36]	@ (8002918 <HAL_FLASH_Unlock+0x38>)
 80028f4:	4a09      	ldr	r2, [pc, #36]	@ (800291c <HAL_FLASH_Unlock+0x3c>)
 80028f6:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80028f8:	4b07      	ldr	r3, [pc, #28]	@ (8002918 <HAL_FLASH_Unlock+0x38>)
 80028fa:	4a09      	ldr	r2, [pc, #36]	@ (8002920 <HAL_FLASH_Unlock+0x40>)
 80028fc:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80028fe:	4b06      	ldr	r3, [pc, #24]	@ (8002918 <HAL_FLASH_Unlock+0x38>)
 8002900:	695b      	ldr	r3, [r3, #20]
 8002902:	2b00      	cmp	r3, #0
 8002904:	da01      	bge.n	800290a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800290a:	79fb      	ldrb	r3, [r7, #7]
}
 800290c:	4618      	mov	r0, r3
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	40022000 	.word	0x40022000
 800291c:	45670123 	.word	0x45670123
 8002920:	cdef89ab 	.word	0xcdef89ab

08002924 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002928:	4b05      	ldr	r3, [pc, #20]	@ (8002940 <HAL_FLASH_Lock+0x1c>)
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	4a04      	ldr	r2, [pc, #16]	@ (8002940 <HAL_FLASH_Lock+0x1c>)
 800292e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002932:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8002934:	2300      	movs	r3, #0
}
 8002936:	4618      	mov	r0, r3
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr
 8002940:	40022000 	.word	0x40022000

08002944 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 800294c:	f7ff fd9c 	bl	8002488 <HAL_GetTick>
 8002950:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002952:	e00d      	b.n	8002970 <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f1b3 3fff 	cmp.w	r3, #4294967295
 800295a:	d009      	beq.n	8002970 <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 800295c:	f7ff fd94 	bl	8002488 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	429a      	cmp	r2, r3
 800296a:	d801      	bhi.n	8002970 <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 800296c:	2303      	movs	r3, #3
 800296e:	e036      	b.n	80029de <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8002970:	4b1d      	ldr	r3, [pc, #116]	@ (80029e8 <FLASH_WaitForLastOperation+0xa4>)
 8002972:	691b      	ldr	r3, [r3, #16]
 8002974:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1eb      	bne.n	8002954 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 800297c:	4b1a      	ldr	r3, [pc, #104]	@ (80029e8 <FLASH_WaitForLastOperation+0xa4>)
 800297e:	691a      	ldr	r2, [r3, #16]
 8002980:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8002984:	4013      	ands	r3, r2
 8002986:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d01d      	beq.n	80029ca <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 800298e:	4b17      	ldr	r3, [pc, #92]	@ (80029ec <FLASH_WaitForLastOperation+0xa8>)
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	4313      	orrs	r3, r2
 8002996:	4a15      	ldr	r2, [pc, #84]	@ (80029ec <FLASH_WaitForLastOperation+0xa8>)
 8002998:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029a0:	d307      	bcc.n	80029b2 <FLASH_WaitForLastOperation+0x6e>
 80029a2:	4b11      	ldr	r3, [pc, #68]	@ (80029e8 <FLASH_WaitForLastOperation+0xa4>)
 80029a4:	699a      	ldr	r2, [r3, #24]
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80029ac:	490e      	ldr	r1, [pc, #56]	@ (80029e8 <FLASH_WaitForLastOperation+0xa4>)
 80029ae:	4313      	orrs	r3, r2
 80029b0:	618b      	str	r3, [r1, #24]
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d004      	beq.n	80029c6 <FLASH_WaitForLastOperation+0x82>
 80029bc:	4a0a      	ldr	r2, [pc, #40]	@ (80029e8 <FLASH_WaitForLastOperation+0xa4>)
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 80029c4:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e009      	b.n	80029de <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80029ca:	4b07      	ldr	r3, [pc, #28]	@ (80029e8 <FLASH_WaitForLastOperation+0xa4>)
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d002      	beq.n	80029dc <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80029d6:	4b04      	ldr	r3, [pc, #16]	@ (80029e8 <FLASH_WaitForLastOperation+0xa4>)
 80029d8:	2201      	movs	r2, #1
 80029da:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 80029dc:	2300      	movs	r3, #0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3710      	adds	r7, #16
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	40022000 	.word	0x40022000
 80029ec:	2000008c 	.word	0x2000008c

080029f0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	60f8      	str	r0, [r7, #12]
 80029f8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80029fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002a38 <FLASH_Program_DoubleWord+0x48>)
 80029fe:	695b      	ldr	r3, [r3, #20]
 8002a00:	4a0d      	ldr	r2, [pc, #52]	@ (8002a38 <FLASH_Program_DoubleWord+0x48>)
 8002a02:	f043 0301 	orr.w	r3, r3, #1
 8002a06:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	683a      	ldr	r2, [r7, #0]
 8002a0c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002a0e:	f3bf 8f6f 	isb	sy
}
 8002a12:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8002a14:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002a18:	f04f 0200 	mov.w	r2, #0
 8002a1c:	f04f 0300 	mov.w	r3, #0
 8002a20:	000a      	movs	r2, r1
 8002a22:	2300      	movs	r3, #0
 8002a24:	68f9      	ldr	r1, [r7, #12]
 8002a26:	3104      	adds	r1, #4
 8002a28:	4613      	mov	r3, r2
 8002a2a:	600b      	str	r3, [r1, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	3714      	adds	r7, #20
 8002a30:	46bd      	mov	sp, r7
 8002a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a36:	4770      	bx	lr
 8002a38:	40022000 	.word	0x40022000

08002a3c <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b089      	sub	sp, #36	@ 0x24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
 8002a44:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8002a46:	2340      	movs	r3, #64	@ 0x40
 8002a48:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8002a52:	4b14      	ldr	r3, [pc, #80]	@ (8002aa4 <FLASH_Program_Fast+0x68>)
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	4a13      	ldr	r2, [pc, #76]	@ (8002aa4 <FLASH_Program_Fast+0x68>)
 8002a58:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a5c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a5e:	f3ef 8310 	mrs	r3, PRIMASK
 8002a62:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a64:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8002a66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8002a68:	b672      	cpsid	i
}
 8002a6a:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	681a      	ldr	r2, [r3, #0]
 8002a70:	69bb      	ldr	r3, [r7, #24]
 8002a72:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	3304      	adds	r3, #4
 8002a78:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	3304      	adds	r3, #4
 8002a7e:	617b      	str	r3, [r7, #20]
    row_index--;
 8002a80:	7ffb      	ldrb	r3, [r7, #31]
 8002a82:	3b01      	subs	r3, #1
 8002a84:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8002a86:	7ffb      	ldrb	r3, [r7, #31]
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d1ef      	bne.n	8002a6c <FLASH_Program_Fast+0x30>
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f383 8810 	msr	PRIMASK, r3
}
 8002a96:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8002a98:	bf00      	nop
 8002a9a:	3724      	adds	r7, #36	@ 0x24
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr
 8002aa4:	40022000 	.word	0x40022000

08002aa8 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002ab2:	4b49      	ldr	r3, [pc, #292]	@ (8002bd8 <HAL_FLASHEx_Erase+0x130>)
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d101      	bne.n	8002abe <HAL_FLASHEx_Erase+0x16>
 8002aba:	2302      	movs	r3, #2
 8002abc:	e087      	b.n	8002bce <HAL_FLASHEx_Erase+0x126>
 8002abe:	4b46      	ldr	r3, [pc, #280]	@ (8002bd8 <HAL_FLASHEx_Erase+0x130>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002ac4:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002ac8:	f7ff ff3c 	bl	8002944 <FLASH_WaitForLastOperation>
 8002acc:	4603      	mov	r3, r0
 8002ace:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002ad0:	7bfb      	ldrb	r3, [r7, #15]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d177      	bne.n	8002bc6 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002ad6:	4b40      	ldr	r3, [pc, #256]	@ (8002bd8 <HAL_FLASHEx_Erase+0x130>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8002adc:	4b3f      	ldr	r3, [pc, #252]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d013      	beq.n	8002b10 <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002ae8:	4b3c      	ldr	r3, [pc, #240]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d009      	beq.n	8002b08 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8002af4:	4b39      	ldr	r3, [pc, #228]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a38      	ldr	r2, [pc, #224]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002afa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002afe:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8002b00:	4b35      	ldr	r3, [pc, #212]	@ (8002bd8 <HAL_FLASHEx_Erase+0x130>)
 8002b02:	2203      	movs	r2, #3
 8002b04:	771a      	strb	r2, [r3, #28]
 8002b06:	e016      	b.n	8002b36 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8002b08:	4b33      	ldr	r3, [pc, #204]	@ (8002bd8 <HAL_FLASHEx_Erase+0x130>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	771a      	strb	r2, [r3, #28]
 8002b0e:	e012      	b.n	8002b36 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8002b10:	4b32      	ldr	r3, [pc, #200]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d009      	beq.n	8002b30 <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8002b1c:	4b2f      	ldr	r3, [pc, #188]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a2e      	ldr	r2, [pc, #184]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002b22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002b26:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8002b28:	4b2b      	ldr	r3, [pc, #172]	@ (8002bd8 <HAL_FLASHEx_Erase+0x130>)
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	771a      	strb	r2, [r3, #28]
 8002b2e:	e002      	b.n	8002b36 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002b30:	4b29      	ldr	r3, [pc, #164]	@ (8002bd8 <HAL_FLASHEx_Erase+0x130>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d113      	bne.n	8002b66 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f000 f84c 	bl	8002be0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b48:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b4c:	f7ff fefa 	bl	8002944 <FLASH_WaitForLastOperation>
 8002b50:	4603      	mov	r3, r0
 8002b52:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8002b54:	4b21      	ldr	r3, [pc, #132]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002b56:	695b      	ldr	r3, [r3, #20]
 8002b58:	4a20      	ldr	r2, [pc, #128]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002b5a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002b5e:	f023 0304 	bic.w	r3, r3, #4
 8002b62:	6153      	str	r3, [r2, #20]
 8002b64:	e02d      	b.n	8002bc2 <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	f04f 32ff 	mov.w	r2, #4294967295
 8002b6c:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	e01d      	b.n	8002bb2 <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	4619      	mov	r1, r3
 8002b7c:	68b8      	ldr	r0, [r7, #8]
 8002b7e:	f000 f857 	bl	8002c30 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002b82:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002b86:	f7ff fedd 	bl	8002944 <FLASH_WaitForLastOperation>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8002b8e:	4b13      	ldr	r3, [pc, #76]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002b90:	695b      	ldr	r3, [r3, #20]
 8002b92:	4a12      	ldr	r2, [pc, #72]	@ (8002bdc <HAL_FLASHEx_Erase+0x134>)
 8002b94:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002b98:	f023 0302 	bic.w	r3, r3, #2
 8002b9c:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8002b9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	68ba      	ldr	r2, [r7, #8]
 8002ba8:	601a      	str	r2, [r3, #0]
          break;
 8002baa:	e00a      	b.n	8002bc2 <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	3301      	adds	r3, #1
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689a      	ldr	r2, [r3, #8]
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	4413      	add	r3, r2
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	429a      	cmp	r2, r3
 8002bc0:	d3d9      	bcc.n	8002b76 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8002bc2:	f000 f86b 	bl	8002c9c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002bc6:	4b04      	ldr	r3, [pc, #16]	@ (8002bd8 <HAL_FLASHEx_Erase+0x130>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	701a      	strb	r2, [r3, #0]

  return status;
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	2000008c 	.word	0x2000008c
 8002bdc:	40022000 	.word	0x40022000

08002be0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d005      	beq.n	8002bfe <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 8002bf2:	4b0e      	ldr	r3, [pc, #56]	@ (8002c2c <FLASH_MassErase+0x4c>)
 8002bf4:	695b      	ldr	r3, [r3, #20]
 8002bf6:	4a0d      	ldr	r2, [pc, #52]	@ (8002c2c <FLASH_MassErase+0x4c>)
 8002bf8:	f043 0304 	orr.w	r3, r3, #4
 8002bfc:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d005      	beq.n	8002c14 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8002c08:	4b08      	ldr	r3, [pc, #32]	@ (8002c2c <FLASH_MassErase+0x4c>)
 8002c0a:	695b      	ldr	r3, [r3, #20]
 8002c0c:	4a07      	ldr	r2, [pc, #28]	@ (8002c2c <FLASH_MassErase+0x4c>)
 8002c0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c12:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002c14:	4b05      	ldr	r3, [pc, #20]	@ (8002c2c <FLASH_MassErase+0x4c>)
 8002c16:	695b      	ldr	r3, [r3, #20]
 8002c18:	4a04      	ldr	r2, [pc, #16]	@ (8002c2c <FLASH_MassErase+0x4c>)
 8002c1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c1e:	6153      	str	r3, [r2, #20]
}
 8002c20:	bf00      	nop
 8002c22:	370c      	adds	r7, #12
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	40022000 	.word	0x40022000

08002c30 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
 8002c38:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d006      	beq.n	8002c52 <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8002c44:	4b14      	ldr	r3, [pc, #80]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c46:	695b      	ldr	r3, [r3, #20]
 8002c48:	4a13      	ldr	r2, [pc, #76]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002c4e:	6153      	str	r3, [r2, #20]
 8002c50:	e005      	b.n	8002c5e <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8002c52:	4b11      	ldr	r3, [pc, #68]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c54:	695b      	ldr	r3, [r3, #20]
 8002c56:	4a10      	ldr	r2, [pc, #64]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c58:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002c5c:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8002c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c60:	695b      	ldr	r3, [r3, #20]
 8002c62:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	00db      	lsls	r3, r3, #3
 8002c6a:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8002c6e:	490a      	ldr	r1, [pc, #40]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002c74:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c76:	695b      	ldr	r3, [r3, #20]
 8002c78:	4a07      	ldr	r2, [pc, #28]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c7a:	f043 0302 	orr.w	r3, r3, #2
 8002c7e:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002c80:	4b05      	ldr	r3, [pc, #20]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c82:	695b      	ldr	r3, [r3, #20]
 8002c84:	4a04      	ldr	r2, [pc, #16]	@ (8002c98 <FLASH_PageErase+0x68>)
 8002c86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c8a:	6153      	str	r3, [r2, #20]
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr
 8002c98:	40022000 	.word	0x40022000

08002c9c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8002ca2:	4b21      	ldr	r3, [pc, #132]	@ (8002d28 <FLASH_FlushCaches+0x8c>)
 8002ca4:	7f1b      	ldrb	r3, [r3, #28]
 8002ca6:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8002ca8:	79fb      	ldrb	r3, [r7, #7]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d002      	beq.n	8002cb4 <FLASH_FlushCaches+0x18>
 8002cae:	79fb      	ldrb	r3, [r7, #7]
 8002cb0:	2b03      	cmp	r3, #3
 8002cb2:	d117      	bne.n	8002ce4 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a1c      	ldr	r2, [pc, #112]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cba:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002cbe:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8002cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a19      	ldr	r2, [pc, #100]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cc6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002cca:	6013      	str	r3, [r2, #0]
 8002ccc:	4b17      	ldr	r3, [pc, #92]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a16      	ldr	r2, [pc, #88]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cd2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002cd6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002cd8:	4b14      	ldr	r3, [pc, #80]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a13      	ldr	r2, [pc, #76]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ce2:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d002      	beq.n	8002cf0 <FLASH_FlushCaches+0x54>
 8002cea:	79fb      	ldrb	r3, [r7, #7]
 8002cec:	2b03      	cmp	r3, #3
 8002cee:	d111      	bne.n	8002d14 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002cf0:	4b0e      	ldr	r3, [pc, #56]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a0d      	ldr	r2, [pc, #52]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cf6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002cfa:	6013      	str	r3, [r2, #0]
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4a0a      	ldr	r2, [pc, #40]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002d02:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d06:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002d08:	4b08      	ldr	r3, [pc, #32]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a07      	ldr	r2, [pc, #28]	@ (8002d2c <FLASH_FlushCaches+0x90>)
 8002d0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002d12:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002d14:	4b04      	ldr	r3, [pc, #16]	@ (8002d28 <FLASH_FlushCaches+0x8c>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	771a      	strb	r2, [r3, #28]
}
 8002d1a:	bf00      	nop
 8002d1c:	370c      	adds	r7, #12
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	2000008c 	.word	0x2000008c
 8002d2c:	40022000 	.word	0x40022000

08002d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b087      	sub	sp, #28
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d3e:	e17f      	b.n	8003040 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	2101      	movs	r1, #1
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	f000 8171 	beq.w	800303a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	685b      	ldr	r3, [r3, #4]
 8002d5c:	f003 0303 	and.w	r3, r3, #3
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d005      	beq.n	8002d70 <HAL_GPIO_Init+0x40>
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f003 0303 	and.w	r3, r3, #3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d130      	bne.n	8002dd2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	005b      	lsls	r3, r3, #1
 8002d7a:	2203      	movs	r2, #3
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	43db      	mvns	r3, r3
 8002d82:	693a      	ldr	r2, [r7, #16]
 8002d84:	4013      	ands	r3, r2
 8002d86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	68da      	ldr	r2, [r3, #12]
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	fa02 f303 	lsl.w	r3, r2, r3
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	693a      	ldr	r2, [r7, #16]
 8002d9e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002da6:	2201      	movs	r2, #1
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	fa02 f303 	lsl.w	r3, r2, r3
 8002dae:	43db      	mvns	r3, r3
 8002db0:	693a      	ldr	r2, [r7, #16]
 8002db2:	4013      	ands	r3, r2
 8002db4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	091b      	lsrs	r3, r3, #4
 8002dbc:	f003 0201 	and.w	r2, r3, #1
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc6:	693a      	ldr	r2, [r7, #16]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	693a      	ldr	r2, [r7, #16]
 8002dd0:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f003 0303 	and.w	r3, r3, #3
 8002dda:	2b03      	cmp	r3, #3
 8002ddc:	d118      	bne.n	8002e10 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002de4:	2201      	movs	r2, #1
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	43db      	mvns	r3, r3
 8002dee:	693a      	ldr	r2, [r7, #16]
 8002df0:	4013      	ands	r3, r2
 8002df2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	08db      	lsrs	r3, r3, #3
 8002dfa:	f003 0201 	and.w	r2, r3, #1
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	f003 0303 	and.w	r3, r3, #3
 8002e18:	2b03      	cmp	r3, #3
 8002e1a:	d017      	beq.n	8002e4c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	005b      	lsls	r3, r3, #1
 8002e26:	2203      	movs	r2, #3
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	4013      	ands	r3, r2
 8002e32:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	693a      	ldr	r2, [r7, #16]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	693a      	ldr	r2, [r7, #16]
 8002e4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	f003 0303 	and.w	r3, r3, #3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d123      	bne.n	8002ea0 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	08da      	lsrs	r2, r3, #3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3208      	adds	r2, #8
 8002e60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e64:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	009b      	lsls	r3, r3, #2
 8002e6e:	220f      	movs	r2, #15
 8002e70:	fa02 f303 	lsl.w	r3, r2, r3
 8002e74:	43db      	mvns	r3, r3
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	691a      	ldr	r2, [r3, #16]
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	f003 0307 	and.w	r3, r3, #7
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	08da      	lsrs	r2, r3, #3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	3208      	adds	r2, #8
 8002e9a:	6939      	ldr	r1, [r7, #16]
 8002e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	005b      	lsls	r3, r3, #1
 8002eaa:	2203      	movs	r2, #3
 8002eac:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	693a      	ldr	r2, [r7, #16]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f003 0203 	and.w	r2, r3, #3
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	005b      	lsls	r3, r3, #1
 8002ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec8:	693a      	ldr	r2, [r7, #16]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	f000 80ac 	beq.w	800303a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ee2:	4b5f      	ldr	r3, [pc, #380]	@ (8003060 <HAL_GPIO_Init+0x330>)
 8002ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ee6:	4a5e      	ldr	r2, [pc, #376]	@ (8003060 <HAL_GPIO_Init+0x330>)
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	6613      	str	r3, [r2, #96]	@ 0x60
 8002eee:	4b5c      	ldr	r3, [pc, #368]	@ (8003060 <HAL_GPIO_Init+0x330>)
 8002ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ef2:	f003 0301 	and.w	r3, r3, #1
 8002ef6:	60bb      	str	r3, [r7, #8]
 8002ef8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002efa:	4a5a      	ldr	r2, [pc, #360]	@ (8003064 <HAL_GPIO_Init+0x334>)
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	089b      	lsrs	r3, r3, #2
 8002f00:	3302      	adds	r3, #2
 8002f02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f06:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	f003 0303 	and.w	r3, r3, #3
 8002f0e:	009b      	lsls	r3, r3, #2
 8002f10:	220f      	movs	r2, #15
 8002f12:	fa02 f303 	lsl.w	r3, r2, r3
 8002f16:	43db      	mvns	r3, r3
 8002f18:	693a      	ldr	r2, [r7, #16]
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f24:	d025      	beq.n	8002f72 <HAL_GPIO_Init+0x242>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	4a4f      	ldr	r2, [pc, #316]	@ (8003068 <HAL_GPIO_Init+0x338>)
 8002f2a:	4293      	cmp	r3, r2
 8002f2c:	d01f      	beq.n	8002f6e <HAL_GPIO_Init+0x23e>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a4e      	ldr	r2, [pc, #312]	@ (800306c <HAL_GPIO_Init+0x33c>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d019      	beq.n	8002f6a <HAL_GPIO_Init+0x23a>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a4d      	ldr	r2, [pc, #308]	@ (8003070 <HAL_GPIO_Init+0x340>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d013      	beq.n	8002f66 <HAL_GPIO_Init+0x236>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a4c      	ldr	r2, [pc, #304]	@ (8003074 <HAL_GPIO_Init+0x344>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d00d      	beq.n	8002f62 <HAL_GPIO_Init+0x232>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a4b      	ldr	r2, [pc, #300]	@ (8003078 <HAL_GPIO_Init+0x348>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d007      	beq.n	8002f5e <HAL_GPIO_Init+0x22e>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a4a      	ldr	r2, [pc, #296]	@ (800307c <HAL_GPIO_Init+0x34c>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d101      	bne.n	8002f5a <HAL_GPIO_Init+0x22a>
 8002f56:	2306      	movs	r3, #6
 8002f58:	e00c      	b.n	8002f74 <HAL_GPIO_Init+0x244>
 8002f5a:	2307      	movs	r3, #7
 8002f5c:	e00a      	b.n	8002f74 <HAL_GPIO_Init+0x244>
 8002f5e:	2305      	movs	r3, #5
 8002f60:	e008      	b.n	8002f74 <HAL_GPIO_Init+0x244>
 8002f62:	2304      	movs	r3, #4
 8002f64:	e006      	b.n	8002f74 <HAL_GPIO_Init+0x244>
 8002f66:	2303      	movs	r3, #3
 8002f68:	e004      	b.n	8002f74 <HAL_GPIO_Init+0x244>
 8002f6a:	2302      	movs	r3, #2
 8002f6c:	e002      	b.n	8002f74 <HAL_GPIO_Init+0x244>
 8002f6e:	2301      	movs	r3, #1
 8002f70:	e000      	b.n	8002f74 <HAL_GPIO_Init+0x244>
 8002f72:	2300      	movs	r3, #0
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	f002 0203 	and.w	r2, r2, #3
 8002f7a:	0092      	lsls	r2, r2, #2
 8002f7c:	4093      	lsls	r3, r2
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f84:	4937      	ldr	r1, [pc, #220]	@ (8003064 <HAL_GPIO_Init+0x334>)
 8002f86:	697b      	ldr	r3, [r7, #20]
 8002f88:	089b      	lsrs	r3, r3, #2
 8002f8a:	3302      	adds	r3, #2
 8002f8c:	693a      	ldr	r2, [r7, #16]
 8002f8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002f92:	4b3b      	ldr	r3, [pc, #236]	@ (8003080 <HAL_GPIO_Init+0x350>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	43db      	mvns	r3, r3
 8002f9c:	693a      	ldr	r2, [r7, #16]
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	685b      	ldr	r3, [r3, #4]
 8002fa6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d003      	beq.n	8002fb6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002fb6:	4a32      	ldr	r2, [pc, #200]	@ (8003080 <HAL_GPIO_Init+0x350>)
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002fbc:	4b30      	ldr	r3, [pc, #192]	@ (8003080 <HAL_GPIO_Init+0x350>)
 8002fbe:	68db      	ldr	r3, [r3, #12]
 8002fc0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	43db      	mvns	r3, r3
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d003      	beq.n	8002fe0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002fd8:	693a      	ldr	r2, [r7, #16]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002fe0:	4a27      	ldr	r2, [pc, #156]	@ (8003080 <HAL_GPIO_Init+0x350>)
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002fe6:	4b26      	ldr	r3, [pc, #152]	@ (8003080 <HAL_GPIO_Init+0x350>)
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	43db      	mvns	r3, r3
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d003      	beq.n	800300a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	4313      	orrs	r3, r2
 8003008:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800300a:	4a1d      	ldr	r2, [pc, #116]	@ (8003080 <HAL_GPIO_Init+0x350>)
 800300c:	693b      	ldr	r3, [r7, #16]
 800300e:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003010:	4b1b      	ldr	r3, [pc, #108]	@ (8003080 <HAL_GPIO_Init+0x350>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	43db      	mvns	r3, r3
 800301a:	693a      	ldr	r2, [r7, #16]
 800301c:	4013      	ands	r3, r2
 800301e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d003      	beq.n	8003034 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800302c:	693a      	ldr	r2, [r7, #16]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	4313      	orrs	r3, r2
 8003032:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003034:	4a12      	ldr	r2, [pc, #72]	@ (8003080 <HAL_GPIO_Init+0x350>)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800303a:	697b      	ldr	r3, [r7, #20]
 800303c:	3301      	adds	r3, #1
 800303e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	fa22 f303 	lsr.w	r3, r2, r3
 800304a:	2b00      	cmp	r3, #0
 800304c:	f47f ae78 	bne.w	8002d40 <HAL_GPIO_Init+0x10>
  }
}
 8003050:	bf00      	nop
 8003052:	bf00      	nop
 8003054:	371c      	adds	r7, #28
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	40021000 	.word	0x40021000
 8003064:	40010000 	.word	0x40010000
 8003068:	48000400 	.word	0x48000400
 800306c:	48000800 	.word	0x48000800
 8003070:	48000c00 	.word	0x48000c00
 8003074:	48001000 	.word	0x48001000
 8003078:	48001400 	.word	0x48001400
 800307c:	48001800 	.word	0x48001800
 8003080:	40010400 	.word	0x40010400

08003084 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	460b      	mov	r3, r1
 800308e:	807b      	strh	r3, [r7, #2]
 8003090:	4613      	mov	r3, r2
 8003092:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003094:	787b      	ldrb	r3, [r7, #1]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d003      	beq.n	80030a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800309a:	887a      	ldrh	r2, [r7, #2]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030a0:	e002      	b.n	80030a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030a2:	887a      	ldrh	r2, [r7, #2]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80030a8:	bf00      	nop
 80030aa:	370c      	adds	r7, #12
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr

080030b4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	4603      	mov	r3, r0
 80030bc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80030be:	4b08      	ldr	r3, [pc, #32]	@ (80030e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030c0:	695a      	ldr	r2, [r3, #20]
 80030c2:	88fb      	ldrh	r3, [r7, #6]
 80030c4:	4013      	ands	r3, r2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d006      	beq.n	80030d8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80030ca:	4a05      	ldr	r2, [pc, #20]	@ (80030e0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030cc:	88fb      	ldrh	r3, [r7, #6]
 80030ce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030d0:	88fb      	ldrh	r3, [r7, #6]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd fc42 	bl	800095c <HAL_GPIO_EXTI_Callback>
  }
}
 80030d8:	bf00      	nop
 80030da:	3708      	adds	r7, #8
 80030dc:	46bd      	mov	sp, r7
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	40010400 	.word	0x40010400

080030e4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b082      	sub	sp, #8
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e08d      	b.n	8003212 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d106      	bne.n	8003110 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2200      	movs	r2, #0
 8003106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f7fe ff04 	bl	8001f18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	2224      	movs	r2, #36	@ 0x24
 8003114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f022 0201 	bic.w	r2, r2, #1
 8003126:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685a      	ldr	r2, [r3, #4]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003134:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689a      	ldr	r2, [r3, #8]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003144:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	2b01      	cmp	r3, #1
 800314c:	d107      	bne.n	800315e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800315a:	609a      	str	r2, [r3, #8]
 800315c:	e006      	b.n	800316c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689a      	ldr	r2, [r3, #8]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800316a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	2b02      	cmp	r3, #2
 8003172:	d108      	bne.n	8003186 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003182:	605a      	str	r2, [r3, #4]
 8003184:	e007      	b.n	8003196 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	685a      	ldr	r2, [r3, #4]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003194:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	68da      	ldr	r2, [r3, #12]
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80031b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	699b      	ldr	r3, [r3, #24]
 80031ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	430a      	orrs	r2, r1
 80031d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69d9      	ldr	r1, [r3, #28]
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a1a      	ldr	r2, [r3, #32]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f042 0201 	orr.w	r2, r2, #1
 80031f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2220      	movs	r2, #32
 80031fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2200      	movs	r2, #0
 800320c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003210:	2300      	movs	r3, #0
}
 8003212:	4618      	mov	r0, r3
 8003214:	3708      	adds	r7, #8
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}

0800321a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800321a:	b480      	push	{r7}
 800321c:	b083      	sub	sp, #12
 800321e:	af00      	add	r7, sp, #0
 8003220:	6078      	str	r0, [r7, #4]
 8003222:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b20      	cmp	r3, #32
 800322e:	d138      	bne.n	80032a2 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003236:	2b01      	cmp	r3, #1
 8003238:	d101      	bne.n	800323e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800323a:	2302      	movs	r3, #2
 800323c:	e032      	b.n	80032a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2224      	movs	r2, #36	@ 0x24
 800324a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681a      	ldr	r2, [r3, #0]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f022 0201 	bic.w	r2, r2, #1
 800325c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681a      	ldr	r2, [r3, #0]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800326c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6819      	ldr	r1, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	683a      	ldr	r2, [r7, #0]
 800327a:	430a      	orrs	r2, r1
 800327c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f042 0201 	orr.w	r2, r2, #1
 800328c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2220      	movs	r2, #32
 8003292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2200      	movs	r2, #0
 800329a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800329e:	2300      	movs	r3, #0
 80032a0:	e000      	b.n	80032a4 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80032a2:	2302      	movs	r3, #2
  }
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	370c      	adds	r7, #12
 80032a8:	46bd      	mov	sp, r7
 80032aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ae:	4770      	bx	lr

080032b0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032b0:	b480      	push	{r7}
 80032b2:	b085      	sub	sp, #20
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b20      	cmp	r3, #32
 80032c4:	d139      	bne.n	800333a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d101      	bne.n	80032d4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032d0:	2302      	movs	r3, #2
 80032d2:	e033      	b.n	800333c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2224      	movs	r2, #36	@ 0x24
 80032e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 0201 	bic.w	r2, r2, #1
 80032f2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003302:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	021b      	lsls	r3, r3, #8
 8003308:	68fa      	ldr	r2, [r7, #12]
 800330a:	4313      	orrs	r3, r2
 800330c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68fa      	ldr	r2, [r7, #12]
 8003314:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f042 0201 	orr.w	r2, r2, #1
 8003324:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2220      	movs	r2, #32
 800332a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	e000      	b.n	800333c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800333a:	2302      	movs	r3, #2
  }
}
 800333c:	4618      	mov	r0, r3
 800333e:	3714      	adds	r7, #20
 8003340:	46bd      	mov	sp, r7
 8003342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003346:	4770      	bx	lr

08003348 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800334c:	4b04      	ldr	r3, [pc, #16]	@ (8003360 <HAL_PWREx_GetVoltageRange+0x18>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003354:	4618      	mov	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335c:	4770      	bx	lr
 800335e:	bf00      	nop
 8003360:	40007000 	.word	0x40007000

08003364 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003364:	b480      	push	{r7}
 8003366:	b085      	sub	sp, #20
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003372:	d130      	bne.n	80033d6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003374:	4b23      	ldr	r3, [pc, #140]	@ (8003404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800337c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003380:	d038      	beq.n	80033f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003382:	4b20      	ldr	r3, [pc, #128]	@ (8003404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800338a:	4a1e      	ldr	r2, [pc, #120]	@ (8003404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800338c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003390:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003392:	4b1d      	ldr	r3, [pc, #116]	@ (8003408 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2232      	movs	r2, #50	@ 0x32
 8003398:	fb02 f303 	mul.w	r3, r2, r3
 800339c:	4a1b      	ldr	r2, [pc, #108]	@ (800340c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800339e:	fba2 2303 	umull	r2, r3, r2, r3
 80033a2:	0c9b      	lsrs	r3, r3, #18
 80033a4:	3301      	adds	r3, #1
 80033a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033a8:	e002      	b.n	80033b0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	3b01      	subs	r3, #1
 80033ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033b0:	4b14      	ldr	r3, [pc, #80]	@ (8003404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033b2:	695b      	ldr	r3, [r3, #20]
 80033b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033bc:	d102      	bne.n	80033c4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1f2      	bne.n	80033aa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033c6:	695b      	ldr	r3, [r3, #20]
 80033c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033d0:	d110      	bne.n	80033f4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e00f      	b.n	80033f6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80033d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033e2:	d007      	beq.n	80033f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80033e4:	4b07      	ldr	r3, [pc, #28]	@ (8003404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033ec:	4a05      	ldr	r2, [pc, #20]	@ (8003404 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80033f2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80033f4:	2300      	movs	r3, #0
}
 80033f6:	4618      	mov	r0, r3
 80033f8:	3714      	adds	r7, #20
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop
 8003404:	40007000 	.word	0x40007000
 8003408:	20000080 	.word	0x20000080
 800340c:	431bde83 	.word	0x431bde83

08003410 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b088      	sub	sp, #32
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d101      	bne.n	8003422 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e3ca      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003422:	4b97      	ldr	r3, [pc, #604]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f003 030c 	and.w	r3, r3, #12
 800342a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800342c:	4b94      	ldr	r3, [pc, #592]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	f003 0303 	and.w	r3, r3, #3
 8003434:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 0310 	and.w	r3, r3, #16
 800343e:	2b00      	cmp	r3, #0
 8003440:	f000 80e4 	beq.w	800360c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d007      	beq.n	800345a <HAL_RCC_OscConfig+0x4a>
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	2b0c      	cmp	r3, #12
 800344e:	f040 808b 	bne.w	8003568 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	2b01      	cmp	r3, #1
 8003456:	f040 8087 	bne.w	8003568 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800345a:	4b89      	ldr	r3, [pc, #548]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d005      	beq.n	8003472 <HAL_RCC_OscConfig+0x62>
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e3a2      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6a1a      	ldr	r2, [r3, #32]
 8003476:	4b82      	ldr	r3, [pc, #520]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	2b00      	cmp	r3, #0
 8003480:	d004      	beq.n	800348c <HAL_RCC_OscConfig+0x7c>
 8003482:	4b7f      	ldr	r3, [pc, #508]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800348a:	e005      	b.n	8003498 <HAL_RCC_OscConfig+0x88>
 800348c:	4b7c      	ldr	r3, [pc, #496]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 800348e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003492:	091b      	lsrs	r3, r3, #4
 8003494:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003498:	4293      	cmp	r3, r2
 800349a:	d223      	bcs.n	80034e4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6a1b      	ldr	r3, [r3, #32]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f000 fd55 	bl	8003f50 <RCC_SetFlashLatencyFromMSIRange>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e383      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034b0:	4b73      	ldr	r3, [pc, #460]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a72      	ldr	r2, [pc, #456]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034b6:	f043 0308 	orr.w	r3, r3, #8
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	4b70      	ldr	r3, [pc, #448]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6a1b      	ldr	r3, [r3, #32]
 80034c8:	496d      	ldr	r1, [pc, #436]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034ca:	4313      	orrs	r3, r2
 80034cc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034ce:	4b6c      	ldr	r3, [pc, #432]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	69db      	ldr	r3, [r3, #28]
 80034da:	021b      	lsls	r3, r3, #8
 80034dc:	4968      	ldr	r1, [pc, #416]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034de:	4313      	orrs	r3, r2
 80034e0:	604b      	str	r3, [r1, #4]
 80034e2:	e025      	b.n	8003530 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034e4:	4b66      	ldr	r3, [pc, #408]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a65      	ldr	r2, [pc, #404]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034ea:	f043 0308 	orr.w	r3, r3, #8
 80034ee:	6013      	str	r3, [r2, #0]
 80034f0:	4b63      	ldr	r3, [pc, #396]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6a1b      	ldr	r3, [r3, #32]
 80034fc:	4960      	ldr	r1, [pc, #384]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003502:	4b5f      	ldr	r3, [pc, #380]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	69db      	ldr	r3, [r3, #28]
 800350e:	021b      	lsls	r3, r3, #8
 8003510:	495b      	ldr	r1, [pc, #364]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003512:	4313      	orrs	r3, r2
 8003514:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d109      	bne.n	8003530 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a1b      	ldr	r3, [r3, #32]
 8003520:	4618      	mov	r0, r3
 8003522:	f000 fd15 	bl	8003f50 <RCC_SetFlashLatencyFromMSIRange>
 8003526:	4603      	mov	r3, r0
 8003528:	2b00      	cmp	r3, #0
 800352a:	d001      	beq.n	8003530 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e343      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003530:	f000 fc4a 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
 8003534:	4602      	mov	r2, r0
 8003536:	4b52      	ldr	r3, [pc, #328]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	091b      	lsrs	r3, r3, #4
 800353c:	f003 030f 	and.w	r3, r3, #15
 8003540:	4950      	ldr	r1, [pc, #320]	@ (8003684 <HAL_RCC_OscConfig+0x274>)
 8003542:	5ccb      	ldrb	r3, [r1, r3]
 8003544:	f003 031f 	and.w	r3, r3, #31
 8003548:	fa22 f303 	lsr.w	r3, r2, r3
 800354c:	4a4e      	ldr	r2, [pc, #312]	@ (8003688 <HAL_RCC_OscConfig+0x278>)
 800354e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003550:	4b4e      	ldr	r3, [pc, #312]	@ (800368c <HAL_RCC_OscConfig+0x27c>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4618      	mov	r0, r3
 8003556:	f7fe ff47 	bl	80023e8 <HAL_InitTick>
 800355a:	4603      	mov	r3, r0
 800355c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800355e:	7bfb      	ldrb	r3, [r7, #15]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d052      	beq.n	800360a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003564:	7bfb      	ldrb	r3, [r7, #15]
 8003566:	e327      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d032      	beq.n	80035d6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003570:	4b43      	ldr	r3, [pc, #268]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a42      	ldr	r2, [pc, #264]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003576:	f043 0301 	orr.w	r3, r3, #1
 800357a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800357c:	f7fe ff84 	bl	8002488 <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003582:	e008      	b.n	8003596 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003584:	f7fe ff80 	bl	8002488 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b02      	cmp	r3, #2
 8003590:	d901      	bls.n	8003596 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e310      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003596:	4b3a      	ldr	r3, [pc, #232]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d0f0      	beq.n	8003584 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035a2:	4b37      	ldr	r3, [pc, #220]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a36      	ldr	r2, [pc, #216]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80035a8:	f043 0308 	orr.w	r3, r3, #8
 80035ac:	6013      	str	r3, [r2, #0]
 80035ae:	4b34      	ldr	r3, [pc, #208]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6a1b      	ldr	r3, [r3, #32]
 80035ba:	4931      	ldr	r1, [pc, #196]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035c0:	4b2f      	ldr	r3, [pc, #188]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	69db      	ldr	r3, [r3, #28]
 80035cc:	021b      	lsls	r3, r3, #8
 80035ce:	492c      	ldr	r1, [pc, #176]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80035d0:	4313      	orrs	r3, r2
 80035d2:	604b      	str	r3, [r1, #4]
 80035d4:	e01a      	b.n	800360c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80035d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a29      	ldr	r2, [pc, #164]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80035dc:	f023 0301 	bic.w	r3, r3, #1
 80035e0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035e2:	f7fe ff51 	bl	8002488 <HAL_GetTick>
 80035e6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80035e8:	e008      	b.n	80035fc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035ea:	f7fe ff4d 	bl	8002488 <HAL_GetTick>
 80035ee:	4602      	mov	r2, r0
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	1ad3      	subs	r3, r2, r3
 80035f4:	2b02      	cmp	r3, #2
 80035f6:	d901      	bls.n	80035fc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80035f8:	2303      	movs	r3, #3
 80035fa:	e2dd      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80035fc:	4b20      	ldr	r3, [pc, #128]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b00      	cmp	r3, #0
 8003606:	d1f0      	bne.n	80035ea <HAL_RCC_OscConfig+0x1da>
 8003608:	e000      	b.n	800360c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800360a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	d074      	beq.n	8003702 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	2b08      	cmp	r3, #8
 800361c:	d005      	beq.n	800362a <HAL_RCC_OscConfig+0x21a>
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	2b0c      	cmp	r3, #12
 8003622:	d10e      	bne.n	8003642 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	2b03      	cmp	r3, #3
 8003628:	d10b      	bne.n	8003642 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800362a:	4b15      	ldr	r3, [pc, #84]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d064      	beq.n	8003700 <HAL_RCC_OscConfig+0x2f0>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d160      	bne.n	8003700 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e2ba      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800364a:	d106      	bne.n	800365a <HAL_RCC_OscConfig+0x24a>
 800364c:	4b0c      	ldr	r3, [pc, #48]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a0b      	ldr	r2, [pc, #44]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003652:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003656:	6013      	str	r3, [r2, #0]
 8003658:	e026      	b.n	80036a8 <HAL_RCC_OscConfig+0x298>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003662:	d115      	bne.n	8003690 <HAL_RCC_OscConfig+0x280>
 8003664:	4b06      	ldr	r3, [pc, #24]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a05      	ldr	r2, [pc, #20]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 800366a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800366e:	6013      	str	r3, [r2, #0]
 8003670:	4b03      	ldr	r3, [pc, #12]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a02      	ldr	r2, [pc, #8]	@ (8003680 <HAL_RCC_OscConfig+0x270>)
 8003676:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800367a:	6013      	str	r3, [r2, #0]
 800367c:	e014      	b.n	80036a8 <HAL_RCC_OscConfig+0x298>
 800367e:	bf00      	nop
 8003680:	40021000 	.word	0x40021000
 8003684:	0800a34c 	.word	0x0800a34c
 8003688:	20000080 	.word	0x20000080
 800368c:	20000084 	.word	0x20000084
 8003690:	4ba0      	ldr	r3, [pc, #640]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a9f      	ldr	r2, [pc, #636]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003696:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800369a:	6013      	str	r3, [r2, #0]
 800369c:	4b9d      	ldr	r3, [pc, #628]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a9c      	ldr	r2, [pc, #624]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80036a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d013      	beq.n	80036d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036b0:	f7fe feea 	bl	8002488 <HAL_GetTick>
 80036b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036b6:	e008      	b.n	80036ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036b8:	f7fe fee6 	bl	8002488 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	2b64      	cmp	r3, #100	@ 0x64
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e276      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036ca:	4b92      	ldr	r3, [pc, #584]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d0f0      	beq.n	80036b8 <HAL_RCC_OscConfig+0x2a8>
 80036d6:	e014      	b.n	8003702 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036d8:	f7fe fed6 	bl	8002488 <HAL_GetTick>
 80036dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036de:	e008      	b.n	80036f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036e0:	f7fe fed2 	bl	8002488 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b64      	cmp	r3, #100	@ 0x64
 80036ec:	d901      	bls.n	80036f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e262      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036f2:	4b88      	ldr	r3, [pc, #544]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1f0      	bne.n	80036e0 <HAL_RCC_OscConfig+0x2d0>
 80036fe:	e000      	b.n	8003702 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003700:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f003 0302 	and.w	r3, r3, #2
 800370a:	2b00      	cmp	r3, #0
 800370c:	d060      	beq.n	80037d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800370e:	69bb      	ldr	r3, [r7, #24]
 8003710:	2b04      	cmp	r3, #4
 8003712:	d005      	beq.n	8003720 <HAL_RCC_OscConfig+0x310>
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	2b0c      	cmp	r3, #12
 8003718:	d119      	bne.n	800374e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	2b02      	cmp	r3, #2
 800371e:	d116      	bne.n	800374e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003720:	4b7c      	ldr	r3, [pc, #496]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003728:	2b00      	cmp	r3, #0
 800372a:	d005      	beq.n	8003738 <HAL_RCC_OscConfig+0x328>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d101      	bne.n	8003738 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003734:	2301      	movs	r3, #1
 8003736:	e23f      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003738:	4b76      	ldr	r3, [pc, #472]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	061b      	lsls	r3, r3, #24
 8003746:	4973      	ldr	r1, [pc, #460]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003748:	4313      	orrs	r3, r2
 800374a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800374c:	e040      	b.n	80037d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d023      	beq.n	800379e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003756:	4b6f      	ldr	r3, [pc, #444]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a6e      	ldr	r2, [pc, #440]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 800375c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003762:	f7fe fe91 	bl	8002488 <HAL_GetTick>
 8003766:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003768:	e008      	b.n	800377c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800376a:	f7fe fe8d 	bl	8002488 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b02      	cmp	r3, #2
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e21d      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800377c:	4b65      	ldr	r3, [pc, #404]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003784:	2b00      	cmp	r3, #0
 8003786:	d0f0      	beq.n	800376a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003788:	4b62      	ldr	r3, [pc, #392]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	691b      	ldr	r3, [r3, #16]
 8003794:	061b      	lsls	r3, r3, #24
 8003796:	495f      	ldr	r1, [pc, #380]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003798:	4313      	orrs	r3, r2
 800379a:	604b      	str	r3, [r1, #4]
 800379c:	e018      	b.n	80037d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800379e:	4b5d      	ldr	r3, [pc, #372]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a5c      	ldr	r2, [pc, #368]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80037a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037aa:	f7fe fe6d 	bl	8002488 <HAL_GetTick>
 80037ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037b0:	e008      	b.n	80037c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037b2:	f7fe fe69 	bl	8002488 <HAL_GetTick>
 80037b6:	4602      	mov	r2, r0
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	1ad3      	subs	r3, r2, r3
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d901      	bls.n	80037c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e1f9      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037c4:	4b53      	ldr	r3, [pc, #332]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d1f0      	bne.n	80037b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0308 	and.w	r3, r3, #8
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d03c      	beq.n	8003856 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	695b      	ldr	r3, [r3, #20]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d01c      	beq.n	800381e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037e4:	4b4b      	ldr	r3, [pc, #300]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80037e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037ea:	4a4a      	ldr	r2, [pc, #296]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80037ec:	f043 0301 	orr.w	r3, r3, #1
 80037f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037f4:	f7fe fe48 	bl	8002488 <HAL_GetTick>
 80037f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80037fa:	e008      	b.n	800380e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80037fc:	f7fe fe44 	bl	8002488 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	693b      	ldr	r3, [r7, #16]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	2b02      	cmp	r3, #2
 8003808:	d901      	bls.n	800380e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800380a:	2303      	movs	r3, #3
 800380c:	e1d4      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800380e:	4b41      	ldr	r3, [pc, #260]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003810:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003814:	f003 0302 	and.w	r3, r3, #2
 8003818:	2b00      	cmp	r3, #0
 800381a:	d0ef      	beq.n	80037fc <HAL_RCC_OscConfig+0x3ec>
 800381c:	e01b      	b.n	8003856 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800381e:	4b3d      	ldr	r3, [pc, #244]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003820:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003824:	4a3b      	ldr	r2, [pc, #236]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003826:	f023 0301 	bic.w	r3, r3, #1
 800382a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800382e:	f7fe fe2b 	bl	8002488 <HAL_GetTick>
 8003832:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003834:	e008      	b.n	8003848 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003836:	f7fe fe27 	bl	8002488 <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d901      	bls.n	8003848 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003844:	2303      	movs	r3, #3
 8003846:	e1b7      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003848:	4b32      	ldr	r3, [pc, #200]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 800384a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800384e:	f003 0302 	and.w	r3, r3, #2
 8003852:	2b00      	cmp	r3, #0
 8003854:	d1ef      	bne.n	8003836 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f003 0304 	and.w	r3, r3, #4
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 80a6 	beq.w	80039b0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003864:	2300      	movs	r3, #0
 8003866:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003868:	4b2a      	ldr	r3, [pc, #168]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 800386a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800386c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003870:	2b00      	cmp	r3, #0
 8003872:	d10d      	bne.n	8003890 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003874:	4b27      	ldr	r3, [pc, #156]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003878:	4a26      	ldr	r2, [pc, #152]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 800387a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800387e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003880:	4b24      	ldr	r3, [pc, #144]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003884:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003888:	60bb      	str	r3, [r7, #8]
 800388a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800388c:	2301      	movs	r3, #1
 800388e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003890:	4b21      	ldr	r3, [pc, #132]	@ (8003918 <HAL_RCC_OscConfig+0x508>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003898:	2b00      	cmp	r3, #0
 800389a:	d118      	bne.n	80038ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800389c:	4b1e      	ldr	r3, [pc, #120]	@ (8003918 <HAL_RCC_OscConfig+0x508>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003918 <HAL_RCC_OscConfig+0x508>)
 80038a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038a8:	f7fe fdee 	bl	8002488 <HAL_GetTick>
 80038ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038ae:	e008      	b.n	80038c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038b0:	f7fe fdea 	bl	8002488 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	1ad3      	subs	r3, r2, r3
 80038ba:	2b02      	cmp	r3, #2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e17a      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038c2:	4b15      	ldr	r3, [pc, #84]	@ (8003918 <HAL_RCC_OscConfig+0x508>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d0f0      	beq.n	80038b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d108      	bne.n	80038e8 <HAL_RCC_OscConfig+0x4d8>
 80038d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80038d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80038de:	f043 0301 	orr.w	r3, r3, #1
 80038e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80038e6:	e029      	b.n	800393c <HAL_RCC_OscConfig+0x52c>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	2b05      	cmp	r3, #5
 80038ee:	d115      	bne.n	800391c <HAL_RCC_OscConfig+0x50c>
 80038f0:	4b08      	ldr	r3, [pc, #32]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80038f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f6:	4a07      	ldr	r2, [pc, #28]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 80038f8:	f043 0304 	orr.w	r3, r3, #4
 80038fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003900:	4b04      	ldr	r3, [pc, #16]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003906:	4a03      	ldr	r2, [pc, #12]	@ (8003914 <HAL_RCC_OscConfig+0x504>)
 8003908:	f043 0301 	orr.w	r3, r3, #1
 800390c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003910:	e014      	b.n	800393c <HAL_RCC_OscConfig+0x52c>
 8003912:	bf00      	nop
 8003914:	40021000 	.word	0x40021000
 8003918:	40007000 	.word	0x40007000
 800391c:	4b9c      	ldr	r3, [pc, #624]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 800391e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003922:	4a9b      	ldr	r2, [pc, #620]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003924:	f023 0301 	bic.w	r3, r3, #1
 8003928:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800392c:	4b98      	ldr	r3, [pc, #608]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003932:	4a97      	ldr	r2, [pc, #604]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003934:	f023 0304 	bic.w	r3, r3, #4
 8003938:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d016      	beq.n	8003972 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003944:	f7fe fda0 	bl	8002488 <HAL_GetTick>
 8003948:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800394a:	e00a      	b.n	8003962 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800394c:	f7fe fd9c 	bl	8002488 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800395a:	4293      	cmp	r3, r2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e12a      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003962:	4b8b      	ldr	r3, [pc, #556]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003964:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003968:	f003 0302 	and.w	r3, r3, #2
 800396c:	2b00      	cmp	r3, #0
 800396e:	d0ed      	beq.n	800394c <HAL_RCC_OscConfig+0x53c>
 8003970:	e015      	b.n	800399e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003972:	f7fe fd89 	bl	8002488 <HAL_GetTick>
 8003976:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003978:	e00a      	b.n	8003990 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800397a:	f7fe fd85 	bl	8002488 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003988:	4293      	cmp	r3, r2
 800398a:	d901      	bls.n	8003990 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e113      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003990:	4b7f      	ldr	r3, [pc, #508]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003992:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003996:	f003 0302 	and.w	r3, r3, #2
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1ed      	bne.n	800397a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800399e:	7ffb      	ldrb	r3, [r7, #31]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d105      	bne.n	80039b0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039a4:	4b7a      	ldr	r3, [pc, #488]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 80039a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a8:	4a79      	ldr	r2, [pc, #484]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 80039aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039ae:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 80fe 	beq.w	8003bb6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039be:	2b02      	cmp	r3, #2
 80039c0:	f040 80d0 	bne.w	8003b64 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80039c4:	4b72      	ldr	r3, [pc, #456]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039ca:	697b      	ldr	r3, [r7, #20]
 80039cc:	f003 0203 	and.w	r2, r3, #3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d130      	bne.n	8003a3a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039e2:	3b01      	subs	r3, #1
 80039e4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d127      	bne.n	8003a3a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80039f6:	429a      	cmp	r2, r3
 80039f8:	d11f      	bne.n	8003a3a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a00:	687a      	ldr	r2, [r7, #4]
 8003a02:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a04:	2a07      	cmp	r2, #7
 8003a06:	bf14      	ite	ne
 8003a08:	2201      	movne	r2, #1
 8003a0a:	2200      	moveq	r2, #0
 8003a0c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d113      	bne.n	8003a3a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a1c:	085b      	lsrs	r3, r3, #1
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d109      	bne.n	8003a3a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a30:	085b      	lsrs	r3, r3, #1
 8003a32:	3b01      	subs	r3, #1
 8003a34:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a36:	429a      	cmp	r2, r3
 8003a38:	d06e      	beq.n	8003b18 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a3a:	69bb      	ldr	r3, [r7, #24]
 8003a3c:	2b0c      	cmp	r3, #12
 8003a3e:	d069      	beq.n	8003b14 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a40:	4b53      	ldr	r3, [pc, #332]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d105      	bne.n	8003a58 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003a4c:	4b50      	ldr	r3, [pc, #320]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d001      	beq.n	8003a5c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e0ad      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a5c:	4b4c      	ldr	r3, [pc, #304]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a4b      	ldr	r2, [pc, #300]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003a62:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a66:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a68:	f7fe fd0e 	bl	8002488 <HAL_GetTick>
 8003a6c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a6e:	e008      	b.n	8003a82 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a70:	f7fe fd0a 	bl	8002488 <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	2b02      	cmp	r3, #2
 8003a7c:	d901      	bls.n	8003a82 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e09a      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a82:	4b43      	ldr	r3, [pc, #268]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f0      	bne.n	8003a70 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a8e:	4b40      	ldr	r3, [pc, #256]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003a90:	68da      	ldr	r2, [r3, #12]
 8003a92:	4b40      	ldr	r3, [pc, #256]	@ (8003b94 <HAL_RCC_OscConfig+0x784>)
 8003a94:	4013      	ands	r3, r2
 8003a96:	687a      	ldr	r2, [r7, #4]
 8003a98:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a9e:	3a01      	subs	r2, #1
 8003aa0:	0112      	lsls	r2, r2, #4
 8003aa2:	4311      	orrs	r1, r2
 8003aa4:	687a      	ldr	r2, [r7, #4]
 8003aa6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003aa8:	0212      	lsls	r2, r2, #8
 8003aaa:	4311      	orrs	r1, r2
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ab0:	0852      	lsrs	r2, r2, #1
 8003ab2:	3a01      	subs	r2, #1
 8003ab4:	0552      	lsls	r2, r2, #21
 8003ab6:	4311      	orrs	r1, r2
 8003ab8:	687a      	ldr	r2, [r7, #4]
 8003aba:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003abc:	0852      	lsrs	r2, r2, #1
 8003abe:	3a01      	subs	r2, #1
 8003ac0:	0652      	lsls	r2, r2, #25
 8003ac2:	4311      	orrs	r1, r2
 8003ac4:	687a      	ldr	r2, [r7, #4]
 8003ac6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003ac8:	0912      	lsrs	r2, r2, #4
 8003aca:	0452      	lsls	r2, r2, #17
 8003acc:	430a      	orrs	r2, r1
 8003ace:	4930      	ldr	r1, [pc, #192]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003ad4:	4b2e      	ldr	r3, [pc, #184]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a2d      	ldr	r2, [pc, #180]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003ada:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ade:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ae0:	4b2b      	ldr	r3, [pc, #172]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	4a2a      	ldr	r2, [pc, #168]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003ae6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aea:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003aec:	f7fe fccc 	bl	8002488 <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af4:	f7fe fcc8 	bl	8002488 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e058      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b06:	4b22      	ldr	r3, [pc, #136]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d0f0      	beq.n	8003af4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b12:	e050      	b.n	8003bb6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b14:	2301      	movs	r3, #1
 8003b16:	e04f      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b18:	4b1d      	ldr	r3, [pc, #116]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d148      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b24:	4b1a      	ldr	r3, [pc, #104]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a19      	ldr	r2, [pc, #100]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003b2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b2e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b30:	4b17      	ldr	r3, [pc, #92]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003b32:	68db      	ldr	r3, [r3, #12]
 8003b34:	4a16      	ldr	r2, [pc, #88]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003b36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b3a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b3c:	f7fe fca4 	bl	8002488 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b44:	f7fe fca0 	bl	8002488 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e030      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b56:	4b0e      	ldr	r3, [pc, #56]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d0f0      	beq.n	8003b44 <HAL_RCC_OscConfig+0x734>
 8003b62:	e028      	b.n	8003bb6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	2b0c      	cmp	r3, #12
 8003b68:	d023      	beq.n	8003bb2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b6a:	4b09      	ldr	r3, [pc, #36]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a08      	ldr	r2, [pc, #32]	@ (8003b90 <HAL_RCC_OscConfig+0x780>)
 8003b70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b76:	f7fe fc87 	bl	8002488 <HAL_GetTick>
 8003b7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b7c:	e00c      	b.n	8003b98 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b7e:	f7fe fc83 	bl	8002488 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d905      	bls.n	8003b98 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e013      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
 8003b90:	40021000 	.word	0x40021000
 8003b94:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b98:	4b09      	ldr	r3, [pc, #36]	@ (8003bc0 <HAL_RCC_OscConfig+0x7b0>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1ec      	bne.n	8003b7e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003ba4:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <HAL_RCC_OscConfig+0x7b0>)
 8003ba6:	68da      	ldr	r2, [r3, #12]
 8003ba8:	4905      	ldr	r1, [pc, #20]	@ (8003bc0 <HAL_RCC_OscConfig+0x7b0>)
 8003baa:	4b06      	ldr	r3, [pc, #24]	@ (8003bc4 <HAL_RCC_OscConfig+0x7b4>)
 8003bac:	4013      	ands	r3, r2
 8003bae:	60cb      	str	r3, [r1, #12]
 8003bb0:	e001      	b.n	8003bb6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e000      	b.n	8003bb8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3720      	adds	r7, #32
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	feeefffc 	.word	0xfeeefffc

08003bc8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d101      	bne.n	8003bdc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e0e7      	b.n	8003dac <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003bdc:	4b75      	ldr	r3, [pc, #468]	@ (8003db4 <HAL_RCC_ClockConfig+0x1ec>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0307 	and.w	r3, r3, #7
 8003be4:	683a      	ldr	r2, [r7, #0]
 8003be6:	429a      	cmp	r2, r3
 8003be8:	d910      	bls.n	8003c0c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bea:	4b72      	ldr	r3, [pc, #456]	@ (8003db4 <HAL_RCC_ClockConfig+0x1ec>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f023 0207 	bic.w	r2, r3, #7
 8003bf2:	4970      	ldr	r1, [pc, #448]	@ (8003db4 <HAL_RCC_ClockConfig+0x1ec>)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bfa:	4b6e      	ldr	r3, [pc, #440]	@ (8003db4 <HAL_RCC_ClockConfig+0x1ec>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f003 0307 	and.w	r3, r3, #7
 8003c02:	683a      	ldr	r2, [r7, #0]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d001      	beq.n	8003c0c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	e0cf      	b.n	8003dac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0302 	and.w	r3, r3, #2
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d010      	beq.n	8003c3a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689a      	ldr	r2, [r3, #8]
 8003c1c:	4b66      	ldr	r3, [pc, #408]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c1e:	689b      	ldr	r3, [r3, #8]
 8003c20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c24:	429a      	cmp	r2, r3
 8003c26:	d908      	bls.n	8003c3a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c28:	4b63      	ldr	r3, [pc, #396]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	4960      	ldr	r1, [pc, #384]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d04c      	beq.n	8003ce0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	2b03      	cmp	r3, #3
 8003c4c:	d107      	bne.n	8003c5e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c4e:	4b5a      	ldr	r3, [pc, #360]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d121      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	e0a6      	b.n	8003dac <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d107      	bne.n	8003c76 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c66:	4b54      	ldr	r3, [pc, #336]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d115      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e09a      	b.n	8003dac <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d107      	bne.n	8003c8e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c7e:	4b4e      	ldr	r3, [pc, #312]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f003 0302 	and.w	r3, r3, #2
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d109      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e08e      	b.n	8003dac <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c8e:	4b4a      	ldr	r3, [pc, #296]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d101      	bne.n	8003c9e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e086      	b.n	8003dac <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c9e:	4b46      	ldr	r3, [pc, #280]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	f023 0203 	bic.w	r2, r3, #3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	4943      	ldr	r1, [pc, #268]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cb0:	f7fe fbea 	bl	8002488 <HAL_GetTick>
 8003cb4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb6:	e00a      	b.n	8003cce <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb8:	f7fe fbe6 	bl	8002488 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e06e      	b.n	8003dac <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cce:	4b3a      	ldr	r3, [pc, #232]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	f003 020c 	and.w	r2, r3, #12
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d1eb      	bne.n	8003cb8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d010      	beq.n	8003d0e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689a      	ldr	r2, [r3, #8]
 8003cf0:	4b31      	ldr	r3, [pc, #196]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d208      	bcs.n	8003d0e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cfc:	4b2e      	ldr	r3, [pc, #184]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	492b      	ldr	r1, [pc, #172]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d0e:	4b29      	ldr	r3, [pc, #164]	@ (8003db4 <HAL_RCC_ClockConfig+0x1ec>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0307 	and.w	r3, r3, #7
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	429a      	cmp	r2, r3
 8003d1a:	d210      	bcs.n	8003d3e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d1c:	4b25      	ldr	r3, [pc, #148]	@ (8003db4 <HAL_RCC_ClockConfig+0x1ec>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f023 0207 	bic.w	r2, r3, #7
 8003d24:	4923      	ldr	r1, [pc, #140]	@ (8003db4 <HAL_RCC_ClockConfig+0x1ec>)
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d2c:	4b21      	ldr	r3, [pc, #132]	@ (8003db4 <HAL_RCC_ClockConfig+0x1ec>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	683a      	ldr	r2, [r7, #0]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d001      	beq.n	8003d3e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	e036      	b.n	8003dac <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f003 0304 	and.w	r3, r3, #4
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d008      	beq.n	8003d5c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	4918      	ldr	r1, [pc, #96]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f003 0308 	and.w	r3, r3, #8
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d009      	beq.n	8003d7c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d68:	4b13      	ldr	r3, [pc, #76]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	691b      	ldr	r3, [r3, #16]
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	4910      	ldr	r1, [pc, #64]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d7c:	f000 f824 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
 8003d80:	4602      	mov	r2, r0
 8003d82:	4b0d      	ldr	r3, [pc, #52]	@ (8003db8 <HAL_RCC_ClockConfig+0x1f0>)
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	091b      	lsrs	r3, r3, #4
 8003d88:	f003 030f 	and.w	r3, r3, #15
 8003d8c:	490b      	ldr	r1, [pc, #44]	@ (8003dbc <HAL_RCC_ClockConfig+0x1f4>)
 8003d8e:	5ccb      	ldrb	r3, [r1, r3]
 8003d90:	f003 031f 	and.w	r3, r3, #31
 8003d94:	fa22 f303 	lsr.w	r3, r2, r3
 8003d98:	4a09      	ldr	r2, [pc, #36]	@ (8003dc0 <HAL_RCC_ClockConfig+0x1f8>)
 8003d9a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003d9c:	4b09      	ldr	r3, [pc, #36]	@ (8003dc4 <HAL_RCC_ClockConfig+0x1fc>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7fe fb21 	bl	80023e8 <HAL_InitTick>
 8003da6:	4603      	mov	r3, r0
 8003da8:	72fb      	strb	r3, [r7, #11]

  return status;
 8003daa:	7afb      	ldrb	r3, [r7, #11]
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3710      	adds	r7, #16
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	40022000 	.word	0x40022000
 8003db8:	40021000 	.word	0x40021000
 8003dbc:	0800a34c 	.word	0x0800a34c
 8003dc0:	20000080 	.word	0x20000080
 8003dc4:	20000084 	.word	0x20000084

08003dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b089      	sub	sp, #36	@ 0x24
 8003dcc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003dce:	2300      	movs	r3, #0
 8003dd0:	61fb      	str	r3, [r7, #28]
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dd6:	4b3e      	ldr	r3, [pc, #248]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f003 030c 	and.w	r3, r3, #12
 8003dde:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003de0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	f003 0303 	and.w	r3, r3, #3
 8003de8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d005      	beq.n	8003dfc <HAL_RCC_GetSysClockFreq+0x34>
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	2b0c      	cmp	r3, #12
 8003df4:	d121      	bne.n	8003e3a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d11e      	bne.n	8003e3a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003dfc:	4b34      	ldr	r3, [pc, #208]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 0308 	and.w	r3, r3, #8
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d107      	bne.n	8003e18 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e08:	4b31      	ldr	r3, [pc, #196]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e0e:	0a1b      	lsrs	r3, r3, #8
 8003e10:	f003 030f 	and.w	r3, r3, #15
 8003e14:	61fb      	str	r3, [r7, #28]
 8003e16:	e005      	b.n	8003e24 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e18:	4b2d      	ldr	r3, [pc, #180]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	091b      	lsrs	r3, r3, #4
 8003e1e:	f003 030f 	and.w	r3, r3, #15
 8003e22:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e24:	4a2b      	ldr	r2, [pc, #172]	@ (8003ed4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e26:	69fb      	ldr	r3, [r7, #28]
 8003e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e2c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d10d      	bne.n	8003e50 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e38:	e00a      	b.n	8003e50 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	2b04      	cmp	r3, #4
 8003e3e:	d102      	bne.n	8003e46 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e40:	4b25      	ldr	r3, [pc, #148]	@ (8003ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e42:	61bb      	str	r3, [r7, #24]
 8003e44:	e004      	b.n	8003e50 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	2b08      	cmp	r3, #8
 8003e4a:	d101      	bne.n	8003e50 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e4c:	4b23      	ldr	r3, [pc, #140]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x114>)
 8003e4e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	2b0c      	cmp	r3, #12
 8003e54:	d134      	bne.n	8003ec0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e56:	4b1e      	ldr	r3, [pc, #120]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e58:	68db      	ldr	r3, [r3, #12]
 8003e5a:	f003 0303 	and.w	r3, r3, #3
 8003e5e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d003      	beq.n	8003e6e <HAL_RCC_GetSysClockFreq+0xa6>
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	2b03      	cmp	r3, #3
 8003e6a:	d003      	beq.n	8003e74 <HAL_RCC_GetSysClockFreq+0xac>
 8003e6c:	e005      	b.n	8003e7a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e6e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ed8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e70:	617b      	str	r3, [r7, #20]
      break;
 8003e72:	e005      	b.n	8003e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003e74:	4b19      	ldr	r3, [pc, #100]	@ (8003edc <HAL_RCC_GetSysClockFreq+0x114>)
 8003e76:	617b      	str	r3, [r7, #20]
      break;
 8003e78:	e002      	b.n	8003e80 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	617b      	str	r3, [r7, #20]
      break;
 8003e7e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e80:	4b13      	ldr	r3, [pc, #76]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	091b      	lsrs	r3, r3, #4
 8003e86:	f003 0307 	and.w	r3, r3, #7
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003e8e:	4b10      	ldr	r3, [pc, #64]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	0a1b      	lsrs	r3, r3, #8
 8003e94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e98:	697a      	ldr	r2, [r7, #20]
 8003e9a:	fb03 f202 	mul.w	r2, r3, r2
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ea6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	0e5b      	lsrs	r3, r3, #25
 8003eac:	f003 0303 	and.w	r3, r3, #3
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	005b      	lsls	r3, r3, #1
 8003eb4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003eb6:	697a      	ldr	r2, [r7, #20]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ebe:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ec0:	69bb      	ldr	r3, [r7, #24]
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3724      	adds	r7, #36	@ 0x24
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	0800a364 	.word	0x0800a364
 8003ed8:	00f42400 	.word	0x00f42400
 8003edc:	007a1200 	.word	0x007a1200

08003ee0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ee4:	4b03      	ldr	r3, [pc, #12]	@ (8003ef4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr
 8003ef2:	bf00      	nop
 8003ef4:	20000080 	.word	0x20000080

08003ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003efc:	f7ff fff0 	bl	8003ee0 <HAL_RCC_GetHCLKFreq>
 8003f00:	4602      	mov	r2, r0
 8003f02:	4b06      	ldr	r3, [pc, #24]	@ (8003f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	0a1b      	lsrs	r3, r3, #8
 8003f08:	f003 0307 	and.w	r3, r3, #7
 8003f0c:	4904      	ldr	r1, [pc, #16]	@ (8003f20 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f0e:	5ccb      	ldrb	r3, [r1, r3]
 8003f10:	f003 031f 	and.w	r3, r3, #31
 8003f14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	40021000 	.word	0x40021000
 8003f20:	0800a35c 	.word	0x0800a35c

08003f24 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f28:	f7ff ffda 	bl	8003ee0 <HAL_RCC_GetHCLKFreq>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	4b06      	ldr	r3, [pc, #24]	@ (8003f48 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	0adb      	lsrs	r3, r3, #11
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	4904      	ldr	r1, [pc, #16]	@ (8003f4c <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f3a:	5ccb      	ldrb	r3, [r1, r3]
 8003f3c:	f003 031f 	and.w	r3, r3, #31
 8003f40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f44:	4618      	mov	r0, r3
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	40021000 	.word	0x40021000
 8003f4c:	0800a35c 	.word	0x0800a35c

08003f50 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f58:	2300      	movs	r3, #0
 8003f5a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f5c:	4b2a      	ldr	r3, [pc, #168]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d003      	beq.n	8003f70 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f68:	f7ff f9ee 	bl	8003348 <HAL_PWREx_GetVoltageRange>
 8003f6c:	6178      	str	r0, [r7, #20]
 8003f6e:	e014      	b.n	8003f9a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f70:	4b25      	ldr	r3, [pc, #148]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f74:	4a24      	ldr	r2, [pc, #144]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f7c:	4b22      	ldr	r3, [pc, #136]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f80:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f84:	60fb      	str	r3, [r7, #12]
 8003f86:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003f88:	f7ff f9de 	bl	8003348 <HAL_PWREx_GetVoltageRange>
 8003f8c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f92:	4a1d      	ldr	r2, [pc, #116]	@ (8004008 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f98:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003fa0:	d10b      	bne.n	8003fba <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2b80      	cmp	r3, #128	@ 0x80
 8003fa6:	d919      	bls.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2ba0      	cmp	r3, #160	@ 0xa0
 8003fac:	d902      	bls.n	8003fb4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fae:	2302      	movs	r3, #2
 8003fb0:	613b      	str	r3, [r7, #16]
 8003fb2:	e013      	b.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	613b      	str	r3, [r7, #16]
 8003fb8:	e010      	b.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	2b80      	cmp	r3, #128	@ 0x80
 8003fbe:	d902      	bls.n	8003fc6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003fc0:	2303      	movs	r3, #3
 8003fc2:	613b      	str	r3, [r7, #16]
 8003fc4:	e00a      	b.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2b80      	cmp	r3, #128	@ 0x80
 8003fca:	d102      	bne.n	8003fd2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003fcc:	2302      	movs	r3, #2
 8003fce:	613b      	str	r3, [r7, #16]
 8003fd0:	e004      	b.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2b70      	cmp	r3, #112	@ 0x70
 8003fd6:	d101      	bne.n	8003fdc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fd8:	2301      	movs	r3, #1
 8003fda:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f023 0207 	bic.w	r2, r3, #7
 8003fe4:	4909      	ldr	r1, [pc, #36]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fe6:	693b      	ldr	r3, [r7, #16]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003fec:	4b07      	ldr	r3, [pc, #28]	@ (800400c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0307 	and.w	r3, r3, #7
 8003ff4:	693a      	ldr	r2, [r7, #16]
 8003ff6:	429a      	cmp	r2, r3
 8003ff8:	d001      	beq.n	8003ffe <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e000      	b.n	8004000 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	3718      	adds	r7, #24
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	40021000 	.word	0x40021000
 800400c:	40022000 	.word	0x40022000

08004010 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b086      	sub	sp, #24
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004018:	2300      	movs	r3, #0
 800401a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800401c:	2300      	movs	r3, #0
 800401e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004028:	2b00      	cmp	r3, #0
 800402a:	d041      	beq.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004030:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004034:	d02a      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004036:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800403a:	d824      	bhi.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800403c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004040:	d008      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004042:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004046:	d81e      	bhi.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00a      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800404c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004050:	d010      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004052:	e018      	b.n	8004086 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004054:	4b86      	ldr	r3, [pc, #536]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	4a85      	ldr	r2, [pc, #532]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800405a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800405e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004060:	e015      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	3304      	adds	r3, #4
 8004066:	2100      	movs	r1, #0
 8004068:	4618      	mov	r0, r3
 800406a:	f000 fabb 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 800406e:	4603      	mov	r3, r0
 8004070:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004072:	e00c      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	3320      	adds	r3, #32
 8004078:	2100      	movs	r1, #0
 800407a:	4618      	mov	r0, r3
 800407c:	f000 fba6 	bl	80047cc <RCCEx_PLLSAI2_Config>
 8004080:	4603      	mov	r3, r0
 8004082:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004084:	e003      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	74fb      	strb	r3, [r7, #19]
      break;
 800408a:	e000      	b.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800408c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800408e:	7cfb      	ldrb	r3, [r7, #19]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d10b      	bne.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004094:	4b76      	ldr	r3, [pc, #472]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800409a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80040a2:	4973      	ldr	r1, [pc, #460]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80040aa:	e001      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ac:	7cfb      	ldrb	r3, [r7, #19]
 80040ae:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d041      	beq.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040c0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040c4:	d02a      	beq.n	800411c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80040c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80040ca:	d824      	bhi.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040d0:	d008      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80040d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80040d6:	d81e      	bhi.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d00a      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80040dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040e0:	d010      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040e2:	e018      	b.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040e4:	4b62      	ldr	r3, [pc, #392]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	4a61      	ldr	r2, [pc, #388]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040ee:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040f0:	e015      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	3304      	adds	r3, #4
 80040f6:	2100      	movs	r1, #0
 80040f8:	4618      	mov	r0, r3
 80040fa:	f000 fa73 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 80040fe:	4603      	mov	r3, r0
 8004100:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004102:	e00c      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3320      	adds	r3, #32
 8004108:	2100      	movs	r1, #0
 800410a:	4618      	mov	r0, r3
 800410c:	f000 fb5e 	bl	80047cc <RCCEx_PLLSAI2_Config>
 8004110:	4603      	mov	r3, r0
 8004112:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004114:	e003      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004116:	2301      	movs	r3, #1
 8004118:	74fb      	strb	r3, [r7, #19]
      break;
 800411a:	e000      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800411c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800411e:	7cfb      	ldrb	r3, [r7, #19]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d10b      	bne.n	800413c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004124:	4b52      	ldr	r3, [pc, #328]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800412a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004132:	494f      	ldr	r1, [pc, #316]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004134:	4313      	orrs	r3, r2
 8004136:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800413a:	e001      	b.n	8004140 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800413c:	7cfb      	ldrb	r3, [r7, #19]
 800413e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004148:	2b00      	cmp	r3, #0
 800414a:	f000 80a0 	beq.w	800428e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800414e:	2300      	movs	r3, #0
 8004150:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004152:	4b47      	ldr	r3, [pc, #284]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004154:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d101      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800415e:	2301      	movs	r3, #1
 8004160:	e000      	b.n	8004164 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004162:	2300      	movs	r3, #0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00d      	beq.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004168:	4b41      	ldr	r3, [pc, #260]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800416a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800416c:	4a40      	ldr	r2, [pc, #256]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800416e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004172:	6593      	str	r3, [r2, #88]	@ 0x58
 8004174:	4b3e      	ldr	r3, [pc, #248]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004176:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004178:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800417c:	60bb      	str	r3, [r7, #8]
 800417e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004180:	2301      	movs	r3, #1
 8004182:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004184:	4b3b      	ldr	r3, [pc, #236]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a3a      	ldr	r2, [pc, #232]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800418a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800418e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004190:	f7fe f97a 	bl	8002488 <HAL_GetTick>
 8004194:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004196:	e009      	b.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004198:	f7fe f976 	bl	8002488 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	2b02      	cmp	r3, #2
 80041a4:	d902      	bls.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	74fb      	strb	r3, [r7, #19]
        break;
 80041aa:	e005      	b.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80041ac:	4b31      	ldr	r3, [pc, #196]	@ (8004274 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d0ef      	beq.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80041b8:	7cfb      	ldrb	r3, [r7, #19]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d15c      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80041be:	4b2c      	ldr	r3, [pc, #176]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041c8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d01f      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80041d6:	697a      	ldr	r2, [r7, #20]
 80041d8:	429a      	cmp	r2, r3
 80041da:	d019      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041dc:	4b24      	ldr	r3, [pc, #144]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041e8:	4b21      	ldr	r3, [pc, #132]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ee:	4a20      	ldr	r2, [pc, #128]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041f8:	4b1d      	ldr	r3, [pc, #116]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041fe:	4a1c      	ldr	r2, [pc, #112]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004200:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004208:	4a19      	ldr	r2, [pc, #100]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	f003 0301 	and.w	r3, r3, #1
 8004216:	2b00      	cmp	r3, #0
 8004218:	d016      	beq.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800421a:	f7fe f935 	bl	8002488 <HAL_GetTick>
 800421e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004220:	e00b      	b.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004222:	f7fe f931 	bl	8002488 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004230:	4293      	cmp	r3, r2
 8004232:	d902      	bls.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	74fb      	strb	r3, [r7, #19]
            break;
 8004238:	e006      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800423a:	4b0d      	ldr	r3, [pc, #52]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800423c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d0ec      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004248:	7cfb      	ldrb	r3, [r7, #19]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d10c      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800424e:	4b08      	ldr	r3, [pc, #32]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004250:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004254:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800425e:	4904      	ldr	r1, [pc, #16]	@ (8004270 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004260:	4313      	orrs	r3, r2
 8004262:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004266:	e009      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004268:	7cfb      	ldrb	r3, [r7, #19]
 800426a:	74bb      	strb	r3, [r7, #18]
 800426c:	e006      	b.n	800427c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800426e:	bf00      	nop
 8004270:	40021000 	.word	0x40021000
 8004274:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004278:	7cfb      	ldrb	r3, [r7, #19]
 800427a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800427c:	7c7b      	ldrb	r3, [r7, #17]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d105      	bne.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004282:	4b9e      	ldr	r3, [pc, #632]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004286:	4a9d      	ldr	r2, [pc, #628]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004288:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800428c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f003 0301 	and.w	r3, r3, #1
 8004296:	2b00      	cmp	r3, #0
 8004298:	d00a      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800429a:	4b98      	ldr	r3, [pc, #608]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800429c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042a0:	f023 0203 	bic.w	r2, r3, #3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a8:	4994      	ldr	r1, [pc, #592]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0302 	and.w	r3, r3, #2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00a      	beq.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80042bc:	4b8f      	ldr	r3, [pc, #572]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042c2:	f023 020c 	bic.w	r2, r3, #12
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ca:	498c      	ldr	r1, [pc, #560]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0304 	and.w	r3, r3, #4
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d00a      	beq.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042de:	4b87      	ldr	r3, [pc, #540]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042e4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ec:	4983      	ldr	r1, [pc, #524]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0308 	and.w	r3, r3, #8
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00a      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004300:	4b7e      	ldr	r3, [pc, #504]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004302:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004306:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430e:	497b      	ldr	r1, [pc, #492]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004310:	4313      	orrs	r3, r2
 8004312:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 0310 	and.w	r3, r3, #16
 800431e:	2b00      	cmp	r3, #0
 8004320:	d00a      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004322:	4b76      	ldr	r3, [pc, #472]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004324:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004328:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004330:	4972      	ldr	r1, [pc, #456]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004332:	4313      	orrs	r3, r2
 8004334:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0320 	and.w	r3, r3, #32
 8004340:	2b00      	cmp	r3, #0
 8004342:	d00a      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004344:	4b6d      	ldr	r3, [pc, #436]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004352:	496a      	ldr	r1, [pc, #424]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004354:	4313      	orrs	r3, r2
 8004356:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004362:	2b00      	cmp	r3, #0
 8004364:	d00a      	beq.n	800437c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004366:	4b65      	ldr	r3, [pc, #404]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004374:	4961      	ldr	r1, [pc, #388]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004376:	4313      	orrs	r3, r2
 8004378:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004384:	2b00      	cmp	r3, #0
 8004386:	d00a      	beq.n	800439e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004388:	4b5c      	ldr	r3, [pc, #368]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800438a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800438e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004396:	4959      	ldr	r1, [pc, #356]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004398:	4313      	orrs	r3, r2
 800439a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00a      	beq.n	80043c0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80043aa:	4b54      	ldr	r3, [pc, #336]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043b8:	4950      	ldr	r1, [pc, #320]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ba:	4313      	orrs	r3, r2
 80043bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d00a      	beq.n	80043e2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80043cc:	4b4b      	ldr	r3, [pc, #300]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043da:	4948      	ldr	r1, [pc, #288]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00a      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043ee:	4b43      	ldr	r3, [pc, #268]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043fc:	493f      	ldr	r1, [pc, #252]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800440c:	2b00      	cmp	r3, #0
 800440e:	d028      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004410:	4b3a      	ldr	r3, [pc, #232]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004412:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004416:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800441e:	4937      	ldr	r1, [pc, #220]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004420:	4313      	orrs	r3, r2
 8004422:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800442a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800442e:	d106      	bne.n	800443e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004430:	4b32      	ldr	r3, [pc, #200]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	4a31      	ldr	r2, [pc, #196]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004436:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800443a:	60d3      	str	r3, [r2, #12]
 800443c:	e011      	b.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004442:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004446:	d10c      	bne.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	3304      	adds	r3, #4
 800444c:	2101      	movs	r1, #1
 800444e:	4618      	mov	r0, r3
 8004450:	f000 f8c8 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 8004454:	4603      	mov	r3, r0
 8004456:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004458:	7cfb      	ldrb	r3, [r7, #19]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d001      	beq.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800445e:	7cfb      	ldrb	r3, [r7, #19]
 8004460:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800446a:	2b00      	cmp	r3, #0
 800446c:	d028      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800446e:	4b23      	ldr	r3, [pc, #140]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004470:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004474:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800447c:	491f      	ldr	r1, [pc, #124]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800447e:	4313      	orrs	r3, r2
 8004480:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004488:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800448c:	d106      	bne.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800448e:	4b1b      	ldr	r3, [pc, #108]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	4a1a      	ldr	r2, [pc, #104]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004494:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004498:	60d3      	str	r3, [r2, #12]
 800449a:	e011      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044a4:	d10c      	bne.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	3304      	adds	r3, #4
 80044aa:	2101      	movs	r1, #1
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 f899 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 80044b2:	4603      	mov	r3, r0
 80044b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044b6:	7cfb      	ldrb	r3, [r7, #19]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d001      	beq.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80044bc:	7cfb      	ldrb	r3, [r7, #19]
 80044be:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d02b      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044cc:	4b0b      	ldr	r3, [pc, #44]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044d2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044da:	4908      	ldr	r1, [pc, #32]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044ea:	d109      	bne.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044ec:	4b03      	ldr	r3, [pc, #12]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ee:	68db      	ldr	r3, [r3, #12]
 80044f0:	4a02      	ldr	r2, [pc, #8]	@ (80044fc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044f6:	60d3      	str	r3, [r2, #12]
 80044f8:	e014      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80044fa:	bf00      	nop
 80044fc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004504:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004508:	d10c      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	3304      	adds	r3, #4
 800450e:	2101      	movs	r1, #1
 8004510:	4618      	mov	r0, r3
 8004512:	f000 f867 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 8004516:	4603      	mov	r3, r0
 8004518:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800451a:	7cfb      	ldrb	r3, [r7, #19]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8004520:	7cfb      	ldrb	r3, [r7, #19]
 8004522:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d02f      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004530:	4b2b      	ldr	r3, [pc, #172]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004532:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004536:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800453e:	4928      	ldr	r1, [pc, #160]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004540:	4313      	orrs	r3, r2
 8004542:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800454a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800454e:	d10d      	bne.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	3304      	adds	r3, #4
 8004554:	2102      	movs	r1, #2
 8004556:	4618      	mov	r0, r3
 8004558:	f000 f844 	bl	80045e4 <RCCEx_PLLSAI1_Config>
 800455c:	4603      	mov	r3, r0
 800455e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004560:	7cfb      	ldrb	r3, [r7, #19]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d014      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004566:	7cfb      	ldrb	r3, [r7, #19]
 8004568:	74bb      	strb	r3, [r7, #18]
 800456a:	e011      	b.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004570:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004574:	d10c      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	3320      	adds	r3, #32
 800457a:	2102      	movs	r1, #2
 800457c:	4618      	mov	r0, r3
 800457e:	f000 f925 	bl	80047cc <RCCEx_PLLSAI2_Config>
 8004582:	4603      	mov	r3, r0
 8004584:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004586:	7cfb      	ldrb	r3, [r7, #19]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d001      	beq.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800458c:	7cfb      	ldrb	r3, [r7, #19]
 800458e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00a      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800459c:	4b10      	ldr	r3, [pc, #64]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800459e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045a2:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045aa:	490d      	ldr	r1, [pc, #52]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045ac:	4313      	orrs	r3, r2
 80045ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00b      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80045be:	4b08      	ldr	r3, [pc, #32]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045c4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80045ce:	4904      	ldr	r1, [pc, #16]	@ (80045e0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80045d6:	7cbb      	ldrb	r3, [r7, #18]
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	40021000 	.word	0x40021000

080045e4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045ee:	2300      	movs	r3, #0
 80045f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045f2:	4b75      	ldr	r3, [pc, #468]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	f003 0303 	and.w	r3, r3, #3
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d018      	beq.n	8004630 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80045fe:	4b72      	ldr	r3, [pc, #456]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	f003 0203 	and.w	r2, r3, #3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d10d      	bne.n	800462a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
       ||
 8004612:	2b00      	cmp	r3, #0
 8004614:	d009      	beq.n	800462a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004616:	4b6c      	ldr	r3, [pc, #432]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	091b      	lsrs	r3, r3, #4
 800461c:	f003 0307 	and.w	r3, r3, #7
 8004620:	1c5a      	adds	r2, r3, #1
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
       ||
 8004626:	429a      	cmp	r2, r3
 8004628:	d047      	beq.n	80046ba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	73fb      	strb	r3, [r7, #15]
 800462e:	e044      	b.n	80046ba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2b03      	cmp	r3, #3
 8004636:	d018      	beq.n	800466a <RCCEx_PLLSAI1_Config+0x86>
 8004638:	2b03      	cmp	r3, #3
 800463a:	d825      	bhi.n	8004688 <RCCEx_PLLSAI1_Config+0xa4>
 800463c:	2b01      	cmp	r3, #1
 800463e:	d002      	beq.n	8004646 <RCCEx_PLLSAI1_Config+0x62>
 8004640:	2b02      	cmp	r3, #2
 8004642:	d009      	beq.n	8004658 <RCCEx_PLLSAI1_Config+0x74>
 8004644:	e020      	b.n	8004688 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004646:	4b60      	ldr	r3, [pc, #384]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d11d      	bne.n	800468e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004656:	e01a      	b.n	800468e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004658:	4b5b      	ldr	r3, [pc, #364]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004660:	2b00      	cmp	r3, #0
 8004662:	d116      	bne.n	8004692 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004668:	e013      	b.n	8004692 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800466a:	4b57      	ldr	r3, [pc, #348]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004672:	2b00      	cmp	r3, #0
 8004674:	d10f      	bne.n	8004696 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004676:	4b54      	ldr	r3, [pc, #336]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d109      	bne.n	8004696 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004682:	2301      	movs	r3, #1
 8004684:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004686:	e006      	b.n	8004696 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	73fb      	strb	r3, [r7, #15]
      break;
 800468c:	e004      	b.n	8004698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800468e:	bf00      	nop
 8004690:	e002      	b.n	8004698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004692:	bf00      	nop
 8004694:	e000      	b.n	8004698 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004696:	bf00      	nop
    }

    if(status == HAL_OK)
 8004698:	7bfb      	ldrb	r3, [r7, #15]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10d      	bne.n	80046ba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800469e:	4b4a      	ldr	r3, [pc, #296]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6819      	ldr	r1, [r3, #0]
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	3b01      	subs	r3, #1
 80046b0:	011b      	lsls	r3, r3, #4
 80046b2:	430b      	orrs	r3, r1
 80046b4:	4944      	ldr	r1, [pc, #272]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80046ba:	7bfb      	ldrb	r3, [r7, #15]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d17d      	bne.n	80047bc <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80046c0:	4b41      	ldr	r3, [pc, #260]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a40      	ldr	r2, [pc, #256]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046cc:	f7fd fedc 	bl	8002488 <HAL_GetTick>
 80046d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046d2:	e009      	b.n	80046e8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80046d4:	f7fd fed8 	bl	8002488 <HAL_GetTick>
 80046d8:	4602      	mov	r2, r0
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	1ad3      	subs	r3, r2, r3
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d902      	bls.n	80046e8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046e2:	2303      	movs	r3, #3
 80046e4:	73fb      	strb	r3, [r7, #15]
        break;
 80046e6:	e005      	b.n	80046f4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046e8:	4b37      	ldr	r3, [pc, #220]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1ef      	bne.n	80046d4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046f4:	7bfb      	ldrb	r3, [r7, #15]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d160      	bne.n	80047bc <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d111      	bne.n	8004724 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004700:	4b31      	ldr	r3, [pc, #196]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004708:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	6892      	ldr	r2, [r2, #8]
 8004710:	0211      	lsls	r1, r2, #8
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	68d2      	ldr	r2, [r2, #12]
 8004716:	0912      	lsrs	r2, r2, #4
 8004718:	0452      	lsls	r2, r2, #17
 800471a:	430a      	orrs	r2, r1
 800471c:	492a      	ldr	r1, [pc, #168]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800471e:	4313      	orrs	r3, r2
 8004720:	610b      	str	r3, [r1, #16]
 8004722:	e027      	b.n	8004774 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b01      	cmp	r3, #1
 8004728:	d112      	bne.n	8004750 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800472a:	4b27      	ldr	r3, [pc, #156]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004732:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	6892      	ldr	r2, [r2, #8]
 800473a:	0211      	lsls	r1, r2, #8
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	6912      	ldr	r2, [r2, #16]
 8004740:	0852      	lsrs	r2, r2, #1
 8004742:	3a01      	subs	r2, #1
 8004744:	0552      	lsls	r2, r2, #21
 8004746:	430a      	orrs	r2, r1
 8004748:	491f      	ldr	r1, [pc, #124]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800474a:	4313      	orrs	r3, r2
 800474c:	610b      	str	r3, [r1, #16]
 800474e:	e011      	b.n	8004774 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004750:	4b1d      	ldr	r3, [pc, #116]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004758:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6892      	ldr	r2, [r2, #8]
 8004760:	0211      	lsls	r1, r2, #8
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	6952      	ldr	r2, [r2, #20]
 8004766:	0852      	lsrs	r2, r2, #1
 8004768:	3a01      	subs	r2, #1
 800476a:	0652      	lsls	r2, r2, #25
 800476c:	430a      	orrs	r2, r1
 800476e:	4916      	ldr	r1, [pc, #88]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004770:	4313      	orrs	r3, r2
 8004772:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004774:	4b14      	ldr	r3, [pc, #80]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a13      	ldr	r2, [pc, #76]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800477a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800477e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004780:	f7fd fe82 	bl	8002488 <HAL_GetTick>
 8004784:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004786:	e009      	b.n	800479c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004788:	f7fd fe7e 	bl	8002488 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b02      	cmp	r3, #2
 8004794:	d902      	bls.n	800479c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	73fb      	strb	r3, [r7, #15]
          break;
 800479a:	e005      	b.n	80047a8 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800479c:	4b0a      	ldr	r3, [pc, #40]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d0ef      	beq.n	8004788 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80047a8:	7bfb      	ldrb	r3, [r7, #15]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d106      	bne.n	80047bc <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80047ae:	4b06      	ldr	r3, [pc, #24]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047b0:	691a      	ldr	r2, [r3, #16]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	699b      	ldr	r3, [r3, #24]
 80047b6:	4904      	ldr	r1, [pc, #16]	@ (80047c8 <RCCEx_PLLSAI1_Config+0x1e4>)
 80047b8:	4313      	orrs	r3, r2
 80047ba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80047bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3710      	adds	r7, #16
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	40021000 	.word	0x40021000

080047cc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047d6:	2300      	movs	r3, #0
 80047d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047da:	4b6a      	ldr	r3, [pc, #424]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	f003 0303 	and.w	r3, r3, #3
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d018      	beq.n	8004818 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80047e6:	4b67      	ldr	r3, [pc, #412]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80047e8:	68db      	ldr	r3, [r3, #12]
 80047ea:	f003 0203 	and.w	r2, r3, #3
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	429a      	cmp	r2, r3
 80047f4:	d10d      	bne.n	8004812 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
       ||
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d009      	beq.n	8004812 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80047fe:	4b61      	ldr	r3, [pc, #388]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004800:	68db      	ldr	r3, [r3, #12]
 8004802:	091b      	lsrs	r3, r3, #4
 8004804:	f003 0307 	and.w	r3, r3, #7
 8004808:	1c5a      	adds	r2, r3, #1
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	685b      	ldr	r3, [r3, #4]
       ||
 800480e:	429a      	cmp	r2, r3
 8004810:	d047      	beq.n	80048a2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	73fb      	strb	r3, [r7, #15]
 8004816:	e044      	b.n	80048a2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2b03      	cmp	r3, #3
 800481e:	d018      	beq.n	8004852 <RCCEx_PLLSAI2_Config+0x86>
 8004820:	2b03      	cmp	r3, #3
 8004822:	d825      	bhi.n	8004870 <RCCEx_PLLSAI2_Config+0xa4>
 8004824:	2b01      	cmp	r3, #1
 8004826:	d002      	beq.n	800482e <RCCEx_PLLSAI2_Config+0x62>
 8004828:	2b02      	cmp	r3, #2
 800482a:	d009      	beq.n	8004840 <RCCEx_PLLSAI2_Config+0x74>
 800482c:	e020      	b.n	8004870 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800482e:	4b55      	ldr	r3, [pc, #340]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d11d      	bne.n	8004876 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800483e:	e01a      	b.n	8004876 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004840:	4b50      	ldr	r3, [pc, #320]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004848:	2b00      	cmp	r3, #0
 800484a:	d116      	bne.n	800487a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004850:	e013      	b.n	800487a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004852:	4b4c      	ldr	r3, [pc, #304]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d10f      	bne.n	800487e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800485e:	4b49      	ldr	r3, [pc, #292]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d109      	bne.n	800487e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800486e:	e006      	b.n	800487e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	73fb      	strb	r3, [r7, #15]
      break;
 8004874:	e004      	b.n	8004880 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004876:	bf00      	nop
 8004878:	e002      	b.n	8004880 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800487a:	bf00      	nop
 800487c:	e000      	b.n	8004880 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800487e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004880:	7bfb      	ldrb	r3, [r7, #15]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d10d      	bne.n	80048a2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004886:	4b3f      	ldr	r3, [pc, #252]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6819      	ldr	r1, [r3, #0]
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	3b01      	subs	r3, #1
 8004898:	011b      	lsls	r3, r3, #4
 800489a:	430b      	orrs	r3, r1
 800489c:	4939      	ldr	r1, [pc, #228]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048a2:	7bfb      	ldrb	r3, [r7, #15]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d167      	bne.n	8004978 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80048a8:	4b36      	ldr	r3, [pc, #216]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a35      	ldr	r2, [pc, #212]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80048b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048b4:	f7fd fde8 	bl	8002488 <HAL_GetTick>
 80048b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048ba:	e009      	b.n	80048d0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80048bc:	f7fd fde4 	bl	8002488 <HAL_GetTick>
 80048c0:	4602      	mov	r2, r0
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	1ad3      	subs	r3, r2, r3
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d902      	bls.n	80048d0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	73fb      	strb	r3, [r7, #15]
        break;
 80048ce:	e005      	b.n	80048dc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80048d0:	4b2c      	ldr	r3, [pc, #176]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1ef      	bne.n	80048bc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048dc:	7bfb      	ldrb	r3, [r7, #15]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d14a      	bne.n	8004978 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d111      	bne.n	800490c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048e8:	4b26      	ldr	r3, [pc, #152]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80048f0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	6892      	ldr	r2, [r2, #8]
 80048f8:	0211      	lsls	r1, r2, #8
 80048fa:	687a      	ldr	r2, [r7, #4]
 80048fc:	68d2      	ldr	r2, [r2, #12]
 80048fe:	0912      	lsrs	r2, r2, #4
 8004900:	0452      	lsls	r2, r2, #17
 8004902:	430a      	orrs	r2, r1
 8004904:	491f      	ldr	r1, [pc, #124]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004906:	4313      	orrs	r3, r2
 8004908:	614b      	str	r3, [r1, #20]
 800490a:	e011      	b.n	8004930 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800490c:	4b1d      	ldr	r3, [pc, #116]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004914:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004918:	687a      	ldr	r2, [r7, #4]
 800491a:	6892      	ldr	r2, [r2, #8]
 800491c:	0211      	lsls	r1, r2, #8
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	6912      	ldr	r2, [r2, #16]
 8004922:	0852      	lsrs	r2, r2, #1
 8004924:	3a01      	subs	r2, #1
 8004926:	0652      	lsls	r2, r2, #25
 8004928:	430a      	orrs	r2, r1
 800492a:	4916      	ldr	r1, [pc, #88]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800492c:	4313      	orrs	r3, r2
 800492e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004930:	4b14      	ldr	r3, [pc, #80]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a13      	ldr	r2, [pc, #76]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004936:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800493a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800493c:	f7fd fda4 	bl	8002488 <HAL_GetTick>
 8004940:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004942:	e009      	b.n	8004958 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004944:	f7fd fda0 	bl	8002488 <HAL_GetTick>
 8004948:	4602      	mov	r2, r0
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	1ad3      	subs	r3, r2, r3
 800494e:	2b02      	cmp	r3, #2
 8004950:	d902      	bls.n	8004958 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	73fb      	strb	r3, [r7, #15]
          break;
 8004956:	e005      	b.n	8004964 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004958:	4b0a      	ldr	r3, [pc, #40]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d0ef      	beq.n	8004944 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004964:	7bfb      	ldrb	r3, [r7, #15]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d106      	bne.n	8004978 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800496a:	4b06      	ldr	r3, [pc, #24]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 800496c:	695a      	ldr	r2, [r3, #20]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	695b      	ldr	r3, [r3, #20]
 8004972:	4904      	ldr	r1, [pc, #16]	@ (8004984 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004974:	4313      	orrs	r3, r2
 8004976:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004978:	7bfb      	ldrb	r3, [r7, #15]
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	40021000 	.word	0x40021000

08004988 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e095      	b.n	8004ac6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d108      	bne.n	80049b4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049aa:	d009      	beq.n	80049c0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2200      	movs	r2, #0
 80049b0:	61da      	str	r2, [r3, #28]
 80049b2:	e005      	b.n	80049c0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2200      	movs	r2, #0
 80049b8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	2200      	movs	r2, #0
 80049be:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2200      	movs	r2, #0
 80049c4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d106      	bne.n	80049e0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7fd fafa 	bl	8001fd4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2202      	movs	r2, #2
 80049e4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049f6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	68db      	ldr	r3, [r3, #12]
 80049fc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a00:	d902      	bls.n	8004a08 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004a02:	2300      	movs	r3, #0
 8004a04:	60fb      	str	r3, [r7, #12]
 8004a06:	e002      	b.n	8004a0e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004a08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a0c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004a16:	d007      	beq.n	8004a28 <HAL_SPI_Init+0xa0>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a20:	d002      	beq.n	8004a28 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004a38:	431a      	orrs	r2, r3
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	691b      	ldr	r3, [r3, #16]
 8004a3e:	f003 0302 	and.w	r3, r3, #2
 8004a42:	431a      	orrs	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	695b      	ldr	r3, [r3, #20]
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	431a      	orrs	r2, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a56:	431a      	orrs	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	69db      	ldr	r3, [r3, #28]
 8004a5c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a60:	431a      	orrs	r2, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6a1b      	ldr	r3, [r3, #32]
 8004a66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a6a:	ea42 0103 	orr.w	r1, r2, r3
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a72:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	430a      	orrs	r2, r1
 8004a7c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	0c1b      	lsrs	r3, r3, #16
 8004a84:	f003 0204 	and.w	r2, r3, #4
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8c:	f003 0310 	and.w	r3, r3, #16
 8004a90:	431a      	orrs	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a96:	f003 0308 	and.w	r3, r3, #8
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004aa4:	ea42 0103 	orr.w	r1, r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004ac4:	2300      	movs	r3, #0
}
 8004ac6:	4618      	mov	r0, r3
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b088      	sub	sp, #32
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	60f8      	str	r0, [r7, #12]
 8004ad6:	60b9      	str	r1, [r7, #8]
 8004ad8:	603b      	str	r3, [r7, #0]
 8004ada:	4613      	mov	r3, r2
 8004adc:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004ade:	f7fd fcd3 	bl	8002488 <HAL_GetTick>
 8004ae2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004ae4:	88fb      	ldrh	r3, [r7, #6]
 8004ae6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d001      	beq.n	8004af8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004af4:	2302      	movs	r3, #2
 8004af6:	e15c      	b.n	8004db2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004af8:	68bb      	ldr	r3, [r7, #8]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_SPI_Transmit+0x36>
 8004afe:	88fb      	ldrh	r3, [r7, #6]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d101      	bne.n	8004b08 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e154      	b.n	8004db2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	d101      	bne.n	8004b16 <HAL_SPI_Transmit+0x48>
 8004b12:	2302      	movs	r3, #2
 8004b14:	e14d      	b.n	8004db2 <HAL_SPI_Transmit+0x2e4>
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2201      	movs	r2, #1
 8004b1a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2203      	movs	r2, #3
 8004b22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	88fa      	ldrh	r2, [r7, #6]
 8004b36:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	88fa      	ldrh	r2, [r7, #6]
 8004b3c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2200      	movs	r2, #0
 8004b58:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b68:	d10f      	bne.n	8004b8a <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b78:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b88:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b94:	2b40      	cmp	r3, #64	@ 0x40
 8004b96:	d007      	beq.n	8004ba8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ba6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004bb0:	d952      	bls.n	8004c58 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d002      	beq.n	8004bc0 <HAL_SPI_Transmit+0xf2>
 8004bba:	8b7b      	ldrh	r3, [r7, #26]
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d145      	bne.n	8004c4c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc4:	881a      	ldrh	r2, [r3, #0]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bd0:	1c9a      	adds	r2, r3, #2
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bda:	b29b      	uxth	r3, r3
 8004bdc:	3b01      	subs	r3, #1
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004be4:	e032      	b.n	8004c4c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	689b      	ldr	r3, [r3, #8]
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d112      	bne.n	8004c1a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bf8:	881a      	ldrh	r2, [r3, #0]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c04:	1c9a      	adds	r2, r3, #2
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c0e:	b29b      	uxth	r3, r3
 8004c10:	3b01      	subs	r3, #1
 8004c12:	b29a      	uxth	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c18:	e018      	b.n	8004c4c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c1a:	f7fd fc35 	bl	8002488 <HAL_GetTick>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	1ad3      	subs	r3, r2, r3
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d803      	bhi.n	8004c32 <HAL_SPI_Transmit+0x164>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c30:	d102      	bne.n	8004c38 <HAL_SPI_Transmit+0x16a>
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d109      	bne.n	8004c4c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2200      	movs	r2, #0
 8004c44:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e0b2      	b.n	8004db2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1c7      	bne.n	8004be6 <HAL_SPI_Transmit+0x118>
 8004c56:	e083      	b.n	8004d60 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d002      	beq.n	8004c66 <HAL_SPI_Transmit+0x198>
 8004c60:	8b7b      	ldrh	r3, [r7, #26]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d177      	bne.n	8004d56 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c6a:	b29b      	uxth	r3, r3
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d912      	bls.n	8004c96 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c74:	881a      	ldrh	r2, [r3, #0]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c80:	1c9a      	adds	r2, r3, #2
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	3b02      	subs	r3, #2
 8004c8e:	b29a      	uxth	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c94:	e05f      	b.n	8004d56 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	330c      	adds	r3, #12
 8004ca0:	7812      	ldrb	r2, [r2, #0]
 8004ca2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ca8:	1c5a      	adds	r2, r3, #1
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cb2:	b29b      	uxth	r3, r3
 8004cb4:	3b01      	subs	r3, #1
 8004cb6:	b29a      	uxth	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004cbc:	e04b      	b.n	8004d56 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	689b      	ldr	r3, [r3, #8]
 8004cc4:	f003 0302 	and.w	r3, r3, #2
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d12b      	bne.n	8004d24 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d912      	bls.n	8004cfc <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cda:	881a      	ldrh	r2, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce6:	1c9a      	adds	r2, r3, #2
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004cf0:	b29b      	uxth	r3, r3
 8004cf2:	3b02      	subs	r3, #2
 8004cf4:	b29a      	uxth	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004cfa:	e02c      	b.n	8004d56 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	330c      	adds	r3, #12
 8004d06:	7812      	ldrb	r2, [r2, #0]
 8004d08:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0e:	1c5a      	adds	r2, r3, #1
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	b29a      	uxth	r2, r3
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004d22:	e018      	b.n	8004d56 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004d24:	f7fd fbb0 	bl	8002488 <HAL_GetTick>
 8004d28:	4602      	mov	r2, r0
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	1ad3      	subs	r3, r2, r3
 8004d2e:	683a      	ldr	r2, [r7, #0]
 8004d30:	429a      	cmp	r2, r3
 8004d32:	d803      	bhi.n	8004d3c <HAL_SPI_Transmit+0x26e>
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3a:	d102      	bne.n	8004d42 <HAL_SPI_Transmit+0x274>
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d109      	bne.n	8004d56 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e02d      	b.n	8004db2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d1ae      	bne.n	8004cbe <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d60:	69fa      	ldr	r2, [r7, #28]
 8004d62:	6839      	ldr	r1, [r7, #0]
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 f947 	bl	8004ff8 <SPI_EndRxTxTransaction>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d002      	beq.n	8004d76 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2220      	movs	r2, #32
 8004d74:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d10a      	bne.n	8004d94 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d7e:	2300      	movs	r3, #0
 8004d80:	617b      	str	r3, [r7, #20]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68db      	ldr	r3, [r3, #12]
 8004d88:	617b      	str	r3, [r7, #20]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	689b      	ldr	r3, [r3, #8]
 8004d90:	617b      	str	r3, [r7, #20]
 8004d92:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2201      	movs	r2, #1
 8004d98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2200      	movs	r2, #0
 8004da0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e000      	b.n	8004db2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004db0:	2300      	movs	r3, #0
  }
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3720      	adds	r7, #32
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
	...

08004dbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b088      	sub	sp, #32
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	603b      	str	r3, [r7, #0]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004dcc:	f7fd fb5c 	bl	8002488 <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dd4:	1a9b      	subs	r3, r3, r2
 8004dd6:	683a      	ldr	r2, [r7, #0]
 8004dd8:	4413      	add	r3, r2
 8004dda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004ddc:	f7fd fb54 	bl	8002488 <HAL_GetTick>
 8004de0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004de2:	4b39      	ldr	r3, [pc, #228]	@ (8004ec8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	015b      	lsls	r3, r3, #5
 8004de8:	0d1b      	lsrs	r3, r3, #20
 8004dea:	69fa      	ldr	r2, [r7, #28]
 8004dec:	fb02 f303 	mul.w	r3, r2, r3
 8004df0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004df2:	e054      	b.n	8004e9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dfa:	d050      	beq.n	8004e9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004dfc:	f7fd fb44 	bl	8002488 <HAL_GetTick>
 8004e00:	4602      	mov	r2, r0
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	1ad3      	subs	r3, r2, r3
 8004e06:	69fa      	ldr	r2, [r7, #28]
 8004e08:	429a      	cmp	r2, r3
 8004e0a:	d902      	bls.n	8004e12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d13d      	bne.n	8004e8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	685a      	ldr	r2, [r3, #4]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e2a:	d111      	bne.n	8004e50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e34:	d004      	beq.n	8004e40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e3e:	d107      	bne.n	8004e50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e58:	d10f      	bne.n	8004e7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e68:	601a      	str	r2, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	681a      	ldr	r2, [r3, #0]
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2200      	movs	r2, #0
 8004e86:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004e8a:	2303      	movs	r3, #3
 8004e8c:	e017      	b.n	8004ebe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d101      	bne.n	8004e98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e94:	2300      	movs	r3, #0
 8004e96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689a      	ldr	r2, [r3, #8]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	4013      	ands	r3, r2
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	429a      	cmp	r2, r3
 8004eac:	bf0c      	ite	eq
 8004eae:	2301      	moveq	r3, #1
 8004eb0:	2300      	movne	r3, #0
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	79fb      	ldrb	r3, [r7, #7]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d19b      	bne.n	8004df4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3720      	adds	r7, #32
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000080 	.word	0x20000080

08004ecc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b08a      	sub	sp, #40	@ 0x28
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
 8004ed8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004eda:	2300      	movs	r3, #0
 8004edc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004ede:	f7fd fad3 	bl	8002488 <HAL_GetTick>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ee6:	1a9b      	subs	r3, r3, r2
 8004ee8:	683a      	ldr	r2, [r7, #0]
 8004eea:	4413      	add	r3, r2
 8004eec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004eee:	f7fd facb 	bl	8002488 <HAL_GetTick>
 8004ef2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	330c      	adds	r3, #12
 8004efa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004efc:	4b3d      	ldr	r3, [pc, #244]	@ (8004ff4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	4613      	mov	r3, r2
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	4413      	add	r3, r2
 8004f06:	00da      	lsls	r2, r3, #3
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	0d1b      	lsrs	r3, r3, #20
 8004f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f0e:	fb02 f303 	mul.w	r3, r2, r3
 8004f12:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004f14:	e060      	b.n	8004fd8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004f1c:	d107      	bne.n	8004f2e <SPI_WaitFifoStateUntilTimeout+0x62>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d104      	bne.n	8004f2e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004f2c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f34:	d050      	beq.n	8004fd8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f36:	f7fd faa7 	bl	8002488 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	6a3b      	ldr	r3, [r7, #32]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f42:	429a      	cmp	r2, r3
 8004f44:	d902      	bls.n	8004f4c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d13d      	bne.n	8004fc8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	685a      	ldr	r2, [r3, #4]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f5a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f64:	d111      	bne.n	8004f8a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f6e:	d004      	beq.n	8004f7a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	689b      	ldr	r3, [r3, #8]
 8004f74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f78:	d107      	bne.n	8004f8a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004f88:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f92:	d10f      	bne.n	8004fb4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fa2:	601a      	str	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fb2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004fc4:	2303      	movs	r3, #3
 8004fc6:	e010      	b.n	8004fea <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	689a      	ldr	r2, [r3, #8]
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	687a      	ldr	r2, [r7, #4]
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d196      	bne.n	8004f16 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	3728      	adds	r7, #40	@ 0x28
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	20000080 	.word	0x20000080

08004ff8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b086      	sub	sp, #24
 8004ffc:	af02      	add	r7, sp, #8
 8004ffe:	60f8      	str	r0, [r7, #12]
 8005000:	60b9      	str	r1, [r7, #8]
 8005002:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	9300      	str	r3, [sp, #0]
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	2200      	movs	r2, #0
 800500c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005010:	68f8      	ldr	r0, [r7, #12]
 8005012:	f7ff ff5b 	bl	8004ecc <SPI_WaitFifoStateUntilTimeout>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d007      	beq.n	800502c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005020:	f043 0220 	orr.w	r2, r3, #32
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005028:	2303      	movs	r3, #3
 800502a:	e027      	b.n	800507c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	2200      	movs	r2, #0
 8005034:	2180      	movs	r1, #128	@ 0x80
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f7ff fec0 	bl	8004dbc <SPI_WaitFlagStateUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d007      	beq.n	8005052 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005046:	f043 0220 	orr.w	r2, r3, #32
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e014      	b.n	800507c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	9300      	str	r3, [sp, #0]
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	2200      	movs	r2, #0
 800505a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f7ff ff34 	bl	8004ecc <SPI_WaitFifoStateUntilTimeout>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d007      	beq.n	800507a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800506e:	f043 0220 	orr.w	r2, r3, #32
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e000      	b.n	800507c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3710      	adds	r7, #16
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b082      	sub	sp, #8
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d101      	bne.n	8005096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005092:	2301      	movs	r3, #1
 8005094:	e040      	b.n	8005118 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800509a:	2b00      	cmp	r3, #0
 800509c:	d106      	bne.n	80050ac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7fc ffd6 	bl	8002058 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2224      	movs	r2, #36	@ 0x24
 80050b0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f022 0201 	bic.w	r2, r2, #1
 80050c0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d002      	beq.n	80050d0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 fedc 	bl	8005e88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050d0:	6878      	ldr	r0, [r7, #4]
 80050d2:	f000 fc21 	bl	8005918 <UART_SetConfig>
 80050d6:	4603      	mov	r3, r0
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d101      	bne.n	80050e0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e01b      	b.n	8005118 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80050ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	689a      	ldr	r2, [r3, #8]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80050fe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	681a      	ldr	r2, [r3, #0]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f042 0201 	orr.w	r2, r2, #1
 800510e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 ff5b 	bl	8005fcc <UART_CheckIdleState>
 8005116:	4603      	mov	r3, r0
}
 8005118:	4618      	mov	r0, r3
 800511a:	3708      	adds	r7, #8
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}

08005120 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b08a      	sub	sp, #40	@ 0x28
 8005124:	af02      	add	r7, sp, #8
 8005126:	60f8      	str	r0, [r7, #12]
 8005128:	60b9      	str	r1, [r7, #8]
 800512a:	603b      	str	r3, [r7, #0]
 800512c:	4613      	mov	r3, r2
 800512e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005134:	2b20      	cmp	r3, #32
 8005136:	d177      	bne.n	8005228 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d002      	beq.n	8005144 <HAL_UART_Transmit+0x24>
 800513e:	88fb      	ldrh	r3, [r7, #6]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d101      	bne.n	8005148 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e070      	b.n	800522a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2221      	movs	r2, #33	@ 0x21
 8005154:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005156:	f7fd f997 	bl	8002488 <HAL_GetTick>
 800515a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	88fa      	ldrh	r2, [r7, #6]
 8005160:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	88fa      	ldrh	r2, [r7, #6]
 8005168:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005174:	d108      	bne.n	8005188 <HAL_UART_Transmit+0x68>
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d104      	bne.n	8005188 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800517e:	2300      	movs	r3, #0
 8005180:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	61bb      	str	r3, [r7, #24]
 8005186:	e003      	b.n	8005190 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800518c:	2300      	movs	r3, #0
 800518e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005190:	e02f      	b.n	80051f2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	2200      	movs	r2, #0
 800519a:	2180      	movs	r1, #128	@ 0x80
 800519c:	68f8      	ldr	r0, [r7, #12]
 800519e:	f000 ffbd 	bl	800611c <UART_WaitOnFlagUntilTimeout>
 80051a2:	4603      	mov	r3, r0
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d004      	beq.n	80051b2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	2220      	movs	r2, #32
 80051ac:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80051ae:	2303      	movs	r3, #3
 80051b0:	e03b      	b.n	800522a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d10b      	bne.n	80051d0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	881a      	ldrh	r2, [r3, #0]
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051c4:	b292      	uxth	r2, r2
 80051c6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80051c8:	69bb      	ldr	r3, [r7, #24]
 80051ca:	3302      	adds	r3, #2
 80051cc:	61bb      	str	r3, [r7, #24]
 80051ce:	e007      	b.n	80051e0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	781a      	ldrb	r2, [r3, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80051da:	69fb      	ldr	r3, [r7, #28]
 80051dc:	3301      	adds	r3, #1
 80051de:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051e6:	b29b      	uxth	r3, r3
 80051e8:	3b01      	subs	r3, #1
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1c9      	bne.n	8005192 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	9300      	str	r3, [sp, #0]
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	2200      	movs	r2, #0
 8005206:	2140      	movs	r1, #64	@ 0x40
 8005208:	68f8      	ldr	r0, [r7, #12]
 800520a:	f000 ff87 	bl	800611c <UART_WaitOnFlagUntilTimeout>
 800520e:	4603      	mov	r3, r0
 8005210:	2b00      	cmp	r3, #0
 8005212:	d004      	beq.n	800521e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	2220      	movs	r2, #32
 8005218:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e005      	b.n	800522a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2220      	movs	r2, #32
 8005222:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005224:	2300      	movs	r3, #0
 8005226:	e000      	b.n	800522a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8005228:	2302      	movs	r3, #2
  }
}
 800522a:	4618      	mov	r0, r3
 800522c:	3720      	adds	r7, #32
 800522e:	46bd      	mov	sp, r7
 8005230:	bd80      	pop	{r7, pc}
	...

08005234 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b08a      	sub	sp, #40	@ 0x28
 8005238:	af00      	add	r7, sp, #0
 800523a:	60f8      	str	r0, [r7, #12]
 800523c:	60b9      	str	r1, [r7, #8]
 800523e:	4613      	mov	r3, r2
 8005240:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005248:	2b20      	cmp	r3, #32
 800524a:	d137      	bne.n	80052bc <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d002      	beq.n	8005258 <HAL_UART_Receive_IT+0x24>
 8005252:	88fb      	ldrh	r3, [r7, #6]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d101      	bne.n	800525c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	e030      	b.n	80052be <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a18      	ldr	r2, [pc, #96]	@ (80052c8 <HAL_UART_Receive_IT+0x94>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d01f      	beq.n	80052ac <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	685b      	ldr	r3, [r3, #4]
 8005272:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d018      	beq.n	80052ac <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	e853 3f00 	ldrex	r3, [r3]
 8005286:	613b      	str	r3, [r7, #16]
   return(result);
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800528e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	461a      	mov	r2, r3
 8005296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005298:	623b      	str	r3, [r7, #32]
 800529a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529c:	69f9      	ldr	r1, [r7, #28]
 800529e:	6a3a      	ldr	r2, [r7, #32]
 80052a0:	e841 2300 	strex	r3, r2, [r1]
 80052a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80052a6:	69bb      	ldr	r3, [r7, #24]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d1e6      	bne.n	800527a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80052ac:	88fb      	ldrh	r3, [r7, #6]
 80052ae:	461a      	mov	r2, r3
 80052b0:	68b9      	ldr	r1, [r7, #8]
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	f000 ffa0 	bl	80061f8 <UART_Start_Receive_IT>
 80052b8:	4603      	mov	r3, r0
 80052ba:	e000      	b.n	80052be <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80052bc:	2302      	movs	r3, #2
  }
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3728      	adds	r7, #40	@ 0x28
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	40008000 	.word	0x40008000

080052cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b0ba      	sub	sp, #232	@ 0xe8
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80052f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80052f6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80052fa:	4013      	ands	r3, r2
 80052fc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005300:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005304:	2b00      	cmp	r3, #0
 8005306:	d115      	bne.n	8005334 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800530c:	f003 0320 	and.w	r3, r3, #32
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00f      	beq.n	8005334 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005318:	f003 0320 	and.w	r3, r3, #32
 800531c:	2b00      	cmp	r3, #0
 800531e:	d009      	beq.n	8005334 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005324:	2b00      	cmp	r3, #0
 8005326:	f000 82ca 	beq.w	80058be <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	4798      	blx	r3
      }
      return;
 8005332:	e2c4      	b.n	80058be <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005334:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005338:	2b00      	cmp	r3, #0
 800533a:	f000 8117 	beq.w	800556c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800533e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b00      	cmp	r3, #0
 8005348:	d106      	bne.n	8005358 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800534a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800534e:	4b85      	ldr	r3, [pc, #532]	@ (8005564 <HAL_UART_IRQHandler+0x298>)
 8005350:	4013      	ands	r3, r2
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 810a 	beq.w	800556c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005358:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b00      	cmp	r3, #0
 8005362:	d011      	beq.n	8005388 <HAL_UART_IRQHandler+0xbc>
 8005364:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800536c:	2b00      	cmp	r3, #0
 800536e:	d00b      	beq.n	8005388 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2201      	movs	r2, #1
 8005376:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800537e:	f043 0201 	orr.w	r2, r3, #1
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d011      	beq.n	80053b8 <HAL_UART_IRQHandler+0xec>
 8005394:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005398:	f003 0301 	and.w	r3, r3, #1
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00b      	beq.n	80053b8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2202      	movs	r2, #2
 80053a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053ae:	f043 0204 	orr.w	r2, r3, #4
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80053b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053bc:	f003 0304 	and.w	r3, r3, #4
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d011      	beq.n	80053e8 <HAL_UART_IRQHandler+0x11c>
 80053c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80053c8:	f003 0301 	and.w	r3, r3, #1
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00b      	beq.n	80053e8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2204      	movs	r2, #4
 80053d6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053de:	f043 0202 	orr.w	r2, r3, #2
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80053e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80053ec:	f003 0308 	and.w	r3, r3, #8
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d017      	beq.n	8005424 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80053f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80053f8:	f003 0320 	and.w	r3, r3, #32
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d105      	bne.n	800540c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005400:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005404:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00b      	beq.n	8005424 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2208      	movs	r2, #8
 8005412:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800541a:	f043 0208 	orr.w	r2, r3, #8
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005424:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800542c:	2b00      	cmp	r3, #0
 800542e:	d012      	beq.n	8005456 <HAL_UART_IRQHandler+0x18a>
 8005430:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005434:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00c      	beq.n	8005456 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005444:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800544c:	f043 0220 	orr.w	r2, r3, #32
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 8230 	beq.w	80058c2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005462:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005466:	f003 0320 	and.w	r3, r3, #32
 800546a:	2b00      	cmp	r3, #0
 800546c:	d00d      	beq.n	800548a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800546e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005472:	f003 0320 	and.w	r3, r3, #32
 8005476:	2b00      	cmp	r3, #0
 8005478:	d007      	beq.n	800548a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800547e:	2b00      	cmp	r3, #0
 8005480:	d003      	beq.n	800548a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005490:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800549e:	2b40      	cmp	r3, #64	@ 0x40
 80054a0:	d005      	beq.n	80054ae <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80054a2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80054a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d04f      	beq.n	800554e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f000 ff68 	bl	8006384 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80054be:	2b40      	cmp	r3, #64	@ 0x40
 80054c0:	d141      	bne.n	8005546 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	3308      	adds	r3, #8
 80054c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054d0:	e853 3f00 	ldrex	r3, [r3]
 80054d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80054d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	3308      	adds	r3, #8
 80054ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80054ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80054f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80054fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80054fe:	e841 2300 	strex	r3, r2, [r1]
 8005502:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005506:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1d9      	bne.n	80054c2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005512:	2b00      	cmp	r3, #0
 8005514:	d013      	beq.n	800553e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800551a:	4a13      	ldr	r2, [pc, #76]	@ (8005568 <HAL_UART_IRQHandler+0x29c>)
 800551c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005522:	4618      	mov	r0, r3
 8005524:	f7fd f92f 	bl	8002786 <HAL_DMA_Abort_IT>
 8005528:	4603      	mov	r3, r0
 800552a:	2b00      	cmp	r3, #0
 800552c:	d017      	beq.n	800555e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005534:	687a      	ldr	r2, [r7, #4]
 8005536:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005538:	4610      	mov	r0, r2
 800553a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800553c:	e00f      	b.n	800555e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 f9d4 	bl	80058ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005544:	e00b      	b.n	800555e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f9d0 	bl	80058ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800554c:	e007      	b.n	800555e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 f9cc 	bl	80058ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800555c:	e1b1      	b.n	80058c2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800555e:	bf00      	nop
    return;
 8005560:	e1af      	b.n	80058c2 <HAL_UART_IRQHandler+0x5f6>
 8005562:	bf00      	nop
 8005564:	04000120 	.word	0x04000120
 8005568:	0800644d 	.word	0x0800644d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005570:	2b01      	cmp	r3, #1
 8005572:	f040 816a 	bne.w	800584a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005576:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800557a:	f003 0310 	and.w	r3, r3, #16
 800557e:	2b00      	cmp	r3, #0
 8005580:	f000 8163 	beq.w	800584a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005588:	f003 0310 	and.w	r3, r3, #16
 800558c:	2b00      	cmp	r3, #0
 800558e:	f000 815c 	beq.w	800584a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2210      	movs	r2, #16
 8005598:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055a4:	2b40      	cmp	r3, #64	@ 0x40
 80055a6:	f040 80d4 	bne.w	8005752 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	685b      	ldr	r3, [r3, #4]
 80055b2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055b6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	f000 80ad 	beq.w	800571a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80055c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055ca:	429a      	cmp	r2, r3
 80055cc:	f080 80a5 	bcs.w	800571a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80055d6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f003 0320 	and.w	r3, r3, #32
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	f040 8086 	bne.w	80056f8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80055f8:	e853 3f00 	ldrex	r3, [r3]
 80055fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005600:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005604:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005608:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	461a      	mov	r2, r3
 8005612:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005616:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800561a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800561e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005622:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005626:	e841 2300 	strex	r3, r2, [r1]
 800562a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800562e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005632:	2b00      	cmp	r3, #0
 8005634:	d1da      	bne.n	80055ec <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	3308      	adds	r3, #8
 800563c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005640:	e853 3f00 	ldrex	r3, [r3]
 8005644:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005646:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005648:	f023 0301 	bic.w	r3, r3, #1
 800564c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	3308      	adds	r3, #8
 8005656:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800565a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800565e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005660:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005662:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005666:	e841 2300 	strex	r3, r2, [r1]
 800566a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800566c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800566e:	2b00      	cmp	r3, #0
 8005670:	d1e1      	bne.n	8005636 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	3308      	adds	r3, #8
 8005678:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800567c:	e853 3f00 	ldrex	r3, [r3]
 8005680:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005682:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005684:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005688:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3308      	adds	r3, #8
 8005692:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005696:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005698:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800569c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80056a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e3      	bne.n	8005672 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2220      	movs	r2, #32
 80056ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	2200      	movs	r2, #0
 80056b6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056c0:	e853 3f00 	ldrex	r3, [r3]
 80056c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80056c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80056c8:	f023 0310 	bic.w	r3, r3, #16
 80056cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	461a      	mov	r2, r3
 80056d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80056da:	65bb      	str	r3, [r7, #88]	@ 0x58
 80056dc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80056e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80056e2:	e841 2300 	strex	r3, r2, [r1]
 80056e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80056e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1e4      	bne.n	80056b8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7fd f809 	bl	800270a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2202      	movs	r2, #2
 80056fc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800570a:	b29b      	uxth	r3, r3
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	b29b      	uxth	r3, r3
 8005710:	4619      	mov	r1, r3
 8005712:	6878      	ldr	r0, [r7, #4]
 8005714:	f000 f8f4 	bl	8005900 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005718:	e0d5      	b.n	80058c6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005720:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005724:	429a      	cmp	r2, r3
 8005726:	f040 80ce 	bne.w	80058c6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0320 	and.w	r3, r3, #32
 8005736:	2b20      	cmp	r3, #32
 8005738:	f040 80c5 	bne.w	80058c6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005748:	4619      	mov	r1, r3
 800574a:	6878      	ldr	r0, [r7, #4]
 800574c:	f000 f8d8 	bl	8005900 <HAL_UARTEx_RxEventCallback>
      return;
 8005750:	e0b9      	b.n	80058c6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800575e:	b29b      	uxth	r3, r3
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800576c:	b29b      	uxth	r3, r3
 800576e:	2b00      	cmp	r3, #0
 8005770:	f000 80ab 	beq.w	80058ca <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8005774:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005778:	2b00      	cmp	r3, #0
 800577a:	f000 80a6 	beq.w	80058ca <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005784:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005786:	e853 3f00 	ldrex	r3, [r3]
 800578a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800578c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800578e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005792:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	461a      	mov	r2, r3
 800579c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80057a0:	647b      	str	r3, [r7, #68]	@ 0x44
 80057a2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80057a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80057a8:	e841 2300 	strex	r3, r2, [r1]
 80057ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80057ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1e4      	bne.n	800577e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	3308      	adds	r3, #8
 80057ba:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057be:	e853 3f00 	ldrex	r3, [r3]
 80057c2:	623b      	str	r3, [r7, #32]
   return(result);
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	f023 0301 	bic.w	r3, r3, #1
 80057ca:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3308      	adds	r3, #8
 80057d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80057d8:	633a      	str	r2, [r7, #48]	@ 0x30
 80057da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80057de:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80057e0:	e841 2300 	strex	r3, r2, [r1]
 80057e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80057e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d1e3      	bne.n	80057b4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2220      	movs	r2, #32
 80057f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2200      	movs	r2, #0
 80057f8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2200      	movs	r2, #0
 80057fe:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005806:	693b      	ldr	r3, [r7, #16]
 8005808:	e853 3f00 	ldrex	r3, [r3]
 800580c:	60fb      	str	r3, [r7, #12]
   return(result);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f023 0310 	bic.w	r3, r3, #16
 8005814:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	461a      	mov	r2, r3
 800581e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005822:	61fb      	str	r3, [r7, #28]
 8005824:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005826:	69b9      	ldr	r1, [r7, #24]
 8005828:	69fa      	ldr	r2, [r7, #28]
 800582a:	e841 2300 	strex	r3, r2, [r1]
 800582e:	617b      	str	r3, [r7, #20]
   return(result);
 8005830:	697b      	ldr	r3, [r7, #20]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d1e4      	bne.n	8005800 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2202      	movs	r2, #2
 800583a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800583c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005840:	4619      	mov	r1, r3
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f85c 	bl	8005900 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005848:	e03f      	b.n	80058ca <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800584a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800584e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d00e      	beq.n	8005874 <HAL_UART_IRQHandler+0x5a8>
 8005856:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800585a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d008      	beq.n	8005874 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800586a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 ffe9 	bl	8006844 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005872:	e02d      	b.n	80058d0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800587c:	2b00      	cmp	r3, #0
 800587e:	d00e      	beq.n	800589e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005884:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005888:	2b00      	cmp	r3, #0
 800588a:	d008      	beq.n	800589e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005890:	2b00      	cmp	r3, #0
 8005892:	d01c      	beq.n	80058ce <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	4798      	blx	r3
    }
    return;
 800589c:	e017      	b.n	80058ce <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800589e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d012      	beq.n	80058d0 <HAL_UART_IRQHandler+0x604>
 80058aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d00c      	beq.n	80058d0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 fdde 	bl	8006478 <UART_EndTransmit_IT>
    return;
 80058bc:	e008      	b.n	80058d0 <HAL_UART_IRQHandler+0x604>
      return;
 80058be:	bf00      	nop
 80058c0:	e006      	b.n	80058d0 <HAL_UART_IRQHandler+0x604>
    return;
 80058c2:	bf00      	nop
 80058c4:	e004      	b.n	80058d0 <HAL_UART_IRQHandler+0x604>
      return;
 80058c6:	bf00      	nop
 80058c8:	e002      	b.n	80058d0 <HAL_UART_IRQHandler+0x604>
      return;
 80058ca:	bf00      	nop
 80058cc:	e000      	b.n	80058d0 <HAL_UART_IRQHandler+0x604>
    return;
 80058ce:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80058d0:	37e8      	adds	r7, #232	@ 0xe8
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop

080058d8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80058e0:	bf00      	nop
 80058e2:	370c      	adds	r7, #12
 80058e4:	46bd      	mov	sp, r7
 80058e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ea:	4770      	bx	lr

080058ec <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80058f4:	bf00      	nop
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	460b      	mov	r3, r1
 800590a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800591c:	b08a      	sub	sp, #40	@ 0x28
 800591e:	af00      	add	r7, sp, #0
 8005920:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005922:	2300      	movs	r3, #0
 8005924:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	689a      	ldr	r2, [r3, #8]
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	431a      	orrs	r2, r3
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	695b      	ldr	r3, [r3, #20]
 8005936:	431a      	orrs	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	4313      	orrs	r3, r2
 800593e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	4ba4      	ldr	r3, [pc, #656]	@ (8005bd8 <UART_SetConfig+0x2c0>)
 8005948:	4013      	ands	r3, r2
 800594a:	68fa      	ldr	r2, [r7, #12]
 800594c:	6812      	ldr	r2, [r2, #0]
 800594e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005950:	430b      	orrs	r3, r1
 8005952:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	685b      	ldr	r3, [r3, #4]
 800595a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	68da      	ldr	r2, [r3, #12]
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	430a      	orrs	r2, r1
 8005968:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a99      	ldr	r2, [pc, #612]	@ (8005bdc <UART_SetConfig+0x2c4>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d004      	beq.n	8005984 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005980:	4313      	orrs	r3, r2
 8005982:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005994:	430a      	orrs	r2, r1
 8005996:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a90      	ldr	r2, [pc, #576]	@ (8005be0 <UART_SetConfig+0x2c8>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d126      	bne.n	80059f0 <UART_SetConfig+0xd8>
 80059a2:	4b90      	ldr	r3, [pc, #576]	@ (8005be4 <UART_SetConfig+0x2cc>)
 80059a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059a8:	f003 0303 	and.w	r3, r3, #3
 80059ac:	2b03      	cmp	r3, #3
 80059ae:	d81b      	bhi.n	80059e8 <UART_SetConfig+0xd0>
 80059b0:	a201      	add	r2, pc, #4	@ (adr r2, 80059b8 <UART_SetConfig+0xa0>)
 80059b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059b6:	bf00      	nop
 80059b8:	080059c9 	.word	0x080059c9
 80059bc:	080059d9 	.word	0x080059d9
 80059c0:	080059d1 	.word	0x080059d1
 80059c4:	080059e1 	.word	0x080059e1
 80059c8:	2301      	movs	r3, #1
 80059ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ce:	e116      	b.n	8005bfe <UART_SetConfig+0x2e6>
 80059d0:	2302      	movs	r3, #2
 80059d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059d6:	e112      	b.n	8005bfe <UART_SetConfig+0x2e6>
 80059d8:	2304      	movs	r3, #4
 80059da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059de:	e10e      	b.n	8005bfe <UART_SetConfig+0x2e6>
 80059e0:	2308      	movs	r3, #8
 80059e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059e6:	e10a      	b.n	8005bfe <UART_SetConfig+0x2e6>
 80059e8:	2310      	movs	r3, #16
 80059ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80059ee:	e106      	b.n	8005bfe <UART_SetConfig+0x2e6>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a7c      	ldr	r2, [pc, #496]	@ (8005be8 <UART_SetConfig+0x2d0>)
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d138      	bne.n	8005a6c <UART_SetConfig+0x154>
 80059fa:	4b7a      	ldr	r3, [pc, #488]	@ (8005be4 <UART_SetConfig+0x2cc>)
 80059fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a00:	f003 030c 	and.w	r3, r3, #12
 8005a04:	2b0c      	cmp	r3, #12
 8005a06:	d82d      	bhi.n	8005a64 <UART_SetConfig+0x14c>
 8005a08:	a201      	add	r2, pc, #4	@ (adr r2, 8005a10 <UART_SetConfig+0xf8>)
 8005a0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a0e:	bf00      	nop
 8005a10:	08005a45 	.word	0x08005a45
 8005a14:	08005a65 	.word	0x08005a65
 8005a18:	08005a65 	.word	0x08005a65
 8005a1c:	08005a65 	.word	0x08005a65
 8005a20:	08005a55 	.word	0x08005a55
 8005a24:	08005a65 	.word	0x08005a65
 8005a28:	08005a65 	.word	0x08005a65
 8005a2c:	08005a65 	.word	0x08005a65
 8005a30:	08005a4d 	.word	0x08005a4d
 8005a34:	08005a65 	.word	0x08005a65
 8005a38:	08005a65 	.word	0x08005a65
 8005a3c:	08005a65 	.word	0x08005a65
 8005a40:	08005a5d 	.word	0x08005a5d
 8005a44:	2300      	movs	r3, #0
 8005a46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a4a:	e0d8      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a52:	e0d4      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005a54:	2304      	movs	r3, #4
 8005a56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a5a:	e0d0      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005a5c:	2308      	movs	r3, #8
 8005a5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a62:	e0cc      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005a64:	2310      	movs	r3, #16
 8005a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005a6a:	e0c8      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4a5e      	ldr	r2, [pc, #376]	@ (8005bec <UART_SetConfig+0x2d4>)
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d125      	bne.n	8005ac2 <UART_SetConfig+0x1aa>
 8005a76:	4b5b      	ldr	r3, [pc, #364]	@ (8005be4 <UART_SetConfig+0x2cc>)
 8005a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005a80:	2b30      	cmp	r3, #48	@ 0x30
 8005a82:	d016      	beq.n	8005ab2 <UART_SetConfig+0x19a>
 8005a84:	2b30      	cmp	r3, #48	@ 0x30
 8005a86:	d818      	bhi.n	8005aba <UART_SetConfig+0x1a2>
 8005a88:	2b20      	cmp	r3, #32
 8005a8a:	d00a      	beq.n	8005aa2 <UART_SetConfig+0x18a>
 8005a8c:	2b20      	cmp	r3, #32
 8005a8e:	d814      	bhi.n	8005aba <UART_SetConfig+0x1a2>
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d002      	beq.n	8005a9a <UART_SetConfig+0x182>
 8005a94:	2b10      	cmp	r3, #16
 8005a96:	d008      	beq.n	8005aaa <UART_SetConfig+0x192>
 8005a98:	e00f      	b.n	8005aba <UART_SetConfig+0x1a2>
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa0:	e0ad      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005aa2:	2302      	movs	r3, #2
 8005aa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005aa8:	e0a9      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005aaa:	2304      	movs	r3, #4
 8005aac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab0:	e0a5      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005ab2:	2308      	movs	r3, #8
 8005ab4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ab8:	e0a1      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005aba:	2310      	movs	r3, #16
 8005abc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005ac0:	e09d      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a4a      	ldr	r2, [pc, #296]	@ (8005bf0 <UART_SetConfig+0x2d8>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d125      	bne.n	8005b18 <UART_SetConfig+0x200>
 8005acc:	4b45      	ldr	r3, [pc, #276]	@ (8005be4 <UART_SetConfig+0x2cc>)
 8005ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ad2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005ad6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ad8:	d016      	beq.n	8005b08 <UART_SetConfig+0x1f0>
 8005ada:	2bc0      	cmp	r3, #192	@ 0xc0
 8005adc:	d818      	bhi.n	8005b10 <UART_SetConfig+0x1f8>
 8005ade:	2b80      	cmp	r3, #128	@ 0x80
 8005ae0:	d00a      	beq.n	8005af8 <UART_SetConfig+0x1e0>
 8005ae2:	2b80      	cmp	r3, #128	@ 0x80
 8005ae4:	d814      	bhi.n	8005b10 <UART_SetConfig+0x1f8>
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d002      	beq.n	8005af0 <UART_SetConfig+0x1d8>
 8005aea:	2b40      	cmp	r3, #64	@ 0x40
 8005aec:	d008      	beq.n	8005b00 <UART_SetConfig+0x1e8>
 8005aee:	e00f      	b.n	8005b10 <UART_SetConfig+0x1f8>
 8005af0:	2300      	movs	r3, #0
 8005af2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005af6:	e082      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005af8:	2302      	movs	r3, #2
 8005afa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005afe:	e07e      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005b00:	2304      	movs	r3, #4
 8005b02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b06:	e07a      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005b08:	2308      	movs	r3, #8
 8005b0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b0e:	e076      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005b10:	2310      	movs	r3, #16
 8005b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b16:	e072      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a35      	ldr	r2, [pc, #212]	@ (8005bf4 <UART_SetConfig+0x2dc>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d12a      	bne.n	8005b78 <UART_SetConfig+0x260>
 8005b22:	4b30      	ldr	r3, [pc, #192]	@ (8005be4 <UART_SetConfig+0x2cc>)
 8005b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b30:	d01a      	beq.n	8005b68 <UART_SetConfig+0x250>
 8005b32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b36:	d81b      	bhi.n	8005b70 <UART_SetConfig+0x258>
 8005b38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b3c:	d00c      	beq.n	8005b58 <UART_SetConfig+0x240>
 8005b3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b42:	d815      	bhi.n	8005b70 <UART_SetConfig+0x258>
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d003      	beq.n	8005b50 <UART_SetConfig+0x238>
 8005b48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b4c:	d008      	beq.n	8005b60 <UART_SetConfig+0x248>
 8005b4e:	e00f      	b.n	8005b70 <UART_SetConfig+0x258>
 8005b50:	2300      	movs	r3, #0
 8005b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b56:	e052      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005b58:	2302      	movs	r3, #2
 8005b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b5e:	e04e      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005b60:	2304      	movs	r3, #4
 8005b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b66:	e04a      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005b68:	2308      	movs	r3, #8
 8005b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b6e:	e046      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005b70:	2310      	movs	r3, #16
 8005b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005b76:	e042      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	4a17      	ldr	r2, [pc, #92]	@ (8005bdc <UART_SetConfig+0x2c4>)
 8005b7e:	4293      	cmp	r3, r2
 8005b80:	d13a      	bne.n	8005bf8 <UART_SetConfig+0x2e0>
 8005b82:	4b18      	ldr	r3, [pc, #96]	@ (8005be4 <UART_SetConfig+0x2cc>)
 8005b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005b8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b90:	d01a      	beq.n	8005bc8 <UART_SetConfig+0x2b0>
 8005b92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005b96:	d81b      	bhi.n	8005bd0 <UART_SetConfig+0x2b8>
 8005b98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b9c:	d00c      	beq.n	8005bb8 <UART_SetConfig+0x2a0>
 8005b9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ba2:	d815      	bhi.n	8005bd0 <UART_SetConfig+0x2b8>
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d003      	beq.n	8005bb0 <UART_SetConfig+0x298>
 8005ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bac:	d008      	beq.n	8005bc0 <UART_SetConfig+0x2a8>
 8005bae:	e00f      	b.n	8005bd0 <UART_SetConfig+0x2b8>
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bb6:	e022      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bbe:	e01e      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005bc0:	2304      	movs	r3, #4
 8005bc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bc6:	e01a      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005bc8:	2308      	movs	r3, #8
 8005bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bce:	e016      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005bd0:	2310      	movs	r3, #16
 8005bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005bd6:	e012      	b.n	8005bfe <UART_SetConfig+0x2e6>
 8005bd8:	efff69f3 	.word	0xefff69f3
 8005bdc:	40008000 	.word	0x40008000
 8005be0:	40013800 	.word	0x40013800
 8005be4:	40021000 	.word	0x40021000
 8005be8:	40004400 	.word	0x40004400
 8005bec:	40004800 	.word	0x40004800
 8005bf0:	40004c00 	.word	0x40004c00
 8005bf4:	40005000 	.word	0x40005000
 8005bf8:	2310      	movs	r3, #16
 8005bfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a9f      	ldr	r2, [pc, #636]	@ (8005e80 <UART_SetConfig+0x568>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d17a      	bne.n	8005cfe <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005c0c:	2b08      	cmp	r3, #8
 8005c0e:	d824      	bhi.n	8005c5a <UART_SetConfig+0x342>
 8005c10:	a201      	add	r2, pc, #4	@ (adr r2, 8005c18 <UART_SetConfig+0x300>)
 8005c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c16:	bf00      	nop
 8005c18:	08005c3d 	.word	0x08005c3d
 8005c1c:	08005c5b 	.word	0x08005c5b
 8005c20:	08005c45 	.word	0x08005c45
 8005c24:	08005c5b 	.word	0x08005c5b
 8005c28:	08005c4b 	.word	0x08005c4b
 8005c2c:	08005c5b 	.word	0x08005c5b
 8005c30:	08005c5b 	.word	0x08005c5b
 8005c34:	08005c5b 	.word	0x08005c5b
 8005c38:	08005c53 	.word	0x08005c53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c3c:	f7fe f95c 	bl	8003ef8 <HAL_RCC_GetPCLK1Freq>
 8005c40:	61f8      	str	r0, [r7, #28]
        break;
 8005c42:	e010      	b.n	8005c66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c44:	4b8f      	ldr	r3, [pc, #572]	@ (8005e84 <UART_SetConfig+0x56c>)
 8005c46:	61fb      	str	r3, [r7, #28]
        break;
 8005c48:	e00d      	b.n	8005c66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c4a:	f7fe f8bd 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
 8005c4e:	61f8      	str	r0, [r7, #28]
        break;
 8005c50:	e009      	b.n	8005c66 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c56:	61fb      	str	r3, [r7, #28]
        break;
 8005c58:	e005      	b.n	8005c66 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005c64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	f000 80fb 	beq.w	8005e64 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	685a      	ldr	r2, [r3, #4]
 8005c72:	4613      	mov	r3, r2
 8005c74:	005b      	lsls	r3, r3, #1
 8005c76:	4413      	add	r3, r2
 8005c78:	69fa      	ldr	r2, [r7, #28]
 8005c7a:	429a      	cmp	r2, r3
 8005c7c:	d305      	bcc.n	8005c8a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	685b      	ldr	r3, [r3, #4]
 8005c82:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005c84:	69fa      	ldr	r2, [r7, #28]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d903      	bls.n	8005c92 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005c90:	e0e8      	b.n	8005e64 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	2200      	movs	r2, #0
 8005c96:	461c      	mov	r4, r3
 8005c98:	4615      	mov	r5, r2
 8005c9a:	f04f 0200 	mov.w	r2, #0
 8005c9e:	f04f 0300 	mov.w	r3, #0
 8005ca2:	022b      	lsls	r3, r5, #8
 8005ca4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005ca8:	0222      	lsls	r2, r4, #8
 8005caa:	68f9      	ldr	r1, [r7, #12]
 8005cac:	6849      	ldr	r1, [r1, #4]
 8005cae:	0849      	lsrs	r1, r1, #1
 8005cb0:	2000      	movs	r0, #0
 8005cb2:	4688      	mov	r8, r1
 8005cb4:	4681      	mov	r9, r0
 8005cb6:	eb12 0a08 	adds.w	sl, r2, r8
 8005cba:	eb43 0b09 	adc.w	fp, r3, r9
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	685b      	ldr	r3, [r3, #4]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	603b      	str	r3, [r7, #0]
 8005cc6:	607a      	str	r2, [r7, #4]
 8005cc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005ccc:	4650      	mov	r0, sl
 8005cce:	4659      	mov	r1, fp
 8005cd0:	f7fa fae6 	bl	80002a0 <__aeabi_uldivmod>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	460b      	mov	r3, r1
 8005cd8:	4613      	mov	r3, r2
 8005cda:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005cdc:	69bb      	ldr	r3, [r7, #24]
 8005cde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ce2:	d308      	bcc.n	8005cf6 <UART_SetConfig+0x3de>
 8005ce4:	69bb      	ldr	r3, [r7, #24]
 8005ce6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005cea:	d204      	bcs.n	8005cf6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	69ba      	ldr	r2, [r7, #24]
 8005cf2:	60da      	str	r2, [r3, #12]
 8005cf4:	e0b6      	b.n	8005e64 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005cf6:	2301      	movs	r3, #1
 8005cf8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005cfc:	e0b2      	b.n	8005e64 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	69db      	ldr	r3, [r3, #28]
 8005d02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005d06:	d15e      	bne.n	8005dc6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005d08:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005d0c:	2b08      	cmp	r3, #8
 8005d0e:	d828      	bhi.n	8005d62 <UART_SetConfig+0x44a>
 8005d10:	a201      	add	r2, pc, #4	@ (adr r2, 8005d18 <UART_SetConfig+0x400>)
 8005d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d16:	bf00      	nop
 8005d18:	08005d3d 	.word	0x08005d3d
 8005d1c:	08005d45 	.word	0x08005d45
 8005d20:	08005d4d 	.word	0x08005d4d
 8005d24:	08005d63 	.word	0x08005d63
 8005d28:	08005d53 	.word	0x08005d53
 8005d2c:	08005d63 	.word	0x08005d63
 8005d30:	08005d63 	.word	0x08005d63
 8005d34:	08005d63 	.word	0x08005d63
 8005d38:	08005d5b 	.word	0x08005d5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d3c:	f7fe f8dc 	bl	8003ef8 <HAL_RCC_GetPCLK1Freq>
 8005d40:	61f8      	str	r0, [r7, #28]
        break;
 8005d42:	e014      	b.n	8005d6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d44:	f7fe f8ee 	bl	8003f24 <HAL_RCC_GetPCLK2Freq>
 8005d48:	61f8      	str	r0, [r7, #28]
        break;
 8005d4a:	e010      	b.n	8005d6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d4c:	4b4d      	ldr	r3, [pc, #308]	@ (8005e84 <UART_SetConfig+0x56c>)
 8005d4e:	61fb      	str	r3, [r7, #28]
        break;
 8005d50:	e00d      	b.n	8005d6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d52:	f7fe f839 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
 8005d56:	61f8      	str	r0, [r7, #28]
        break;
 8005d58:	e009      	b.n	8005d6e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d5a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d5e:	61fb      	str	r3, [r7, #28]
        break;
 8005d60:	e005      	b.n	8005d6e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005d62:	2300      	movs	r3, #0
 8005d64:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d66:	2301      	movs	r3, #1
 8005d68:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005d6c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005d6e:	69fb      	ldr	r3, [r7, #28]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d077      	beq.n	8005e64 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	005a      	lsls	r2, r3, #1
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	085b      	lsrs	r3, r3, #1
 8005d7e:	441a      	add	r2, r3
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d88:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	2b0f      	cmp	r3, #15
 8005d8e:	d916      	bls.n	8005dbe <UART_SetConfig+0x4a6>
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d96:	d212      	bcs.n	8005dbe <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d98:	69bb      	ldr	r3, [r7, #24]
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	f023 030f 	bic.w	r3, r3, #15
 8005da0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	085b      	lsrs	r3, r3, #1
 8005da6:	b29b      	uxth	r3, r3
 8005da8:	f003 0307 	and.w	r3, r3, #7
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	8afb      	ldrh	r3, [r7, #22]
 8005db0:	4313      	orrs	r3, r2
 8005db2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	8afa      	ldrh	r2, [r7, #22]
 8005dba:	60da      	str	r2, [r3, #12]
 8005dbc:	e052      	b.n	8005e64 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005dc4:	e04e      	b.n	8005e64 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005dc6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005dca:	2b08      	cmp	r3, #8
 8005dcc:	d827      	bhi.n	8005e1e <UART_SetConfig+0x506>
 8005dce:	a201      	add	r2, pc, #4	@ (adr r2, 8005dd4 <UART_SetConfig+0x4bc>)
 8005dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dd4:	08005df9 	.word	0x08005df9
 8005dd8:	08005e01 	.word	0x08005e01
 8005ddc:	08005e09 	.word	0x08005e09
 8005de0:	08005e1f 	.word	0x08005e1f
 8005de4:	08005e0f 	.word	0x08005e0f
 8005de8:	08005e1f 	.word	0x08005e1f
 8005dec:	08005e1f 	.word	0x08005e1f
 8005df0:	08005e1f 	.word	0x08005e1f
 8005df4:	08005e17 	.word	0x08005e17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005df8:	f7fe f87e 	bl	8003ef8 <HAL_RCC_GetPCLK1Freq>
 8005dfc:	61f8      	str	r0, [r7, #28]
        break;
 8005dfe:	e014      	b.n	8005e2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e00:	f7fe f890 	bl	8003f24 <HAL_RCC_GetPCLK2Freq>
 8005e04:	61f8      	str	r0, [r7, #28]
        break;
 8005e06:	e010      	b.n	8005e2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e08:	4b1e      	ldr	r3, [pc, #120]	@ (8005e84 <UART_SetConfig+0x56c>)
 8005e0a:	61fb      	str	r3, [r7, #28]
        break;
 8005e0c:	e00d      	b.n	8005e2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e0e:	f7fd ffdb 	bl	8003dc8 <HAL_RCC_GetSysClockFreq>
 8005e12:	61f8      	str	r0, [r7, #28]
        break;
 8005e14:	e009      	b.n	8005e2a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e1a:	61fb      	str	r3, [r7, #28]
        break;
 8005e1c:	e005      	b.n	8005e2a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005e28:	bf00      	nop
    }

    if (pclk != 0U)
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d019      	beq.n	8005e64 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	085a      	lsrs	r2, r3, #1
 8005e36:	69fb      	ldr	r3, [r7, #28]
 8005e38:	441a      	add	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e42:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e44:	69bb      	ldr	r3, [r7, #24]
 8005e46:	2b0f      	cmp	r3, #15
 8005e48:	d909      	bls.n	8005e5e <UART_SetConfig+0x546>
 8005e4a:	69bb      	ldr	r3, [r7, #24]
 8005e4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e50:	d205      	bcs.n	8005e5e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	b29a      	uxth	r2, r3
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	60da      	str	r2, [r3, #12]
 8005e5c:	e002      	b.n	8005e64 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005e70:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3728      	adds	r7, #40	@ 0x28
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e7e:	bf00      	nop
 8005e80:	40008000 	.word	0x40008000
 8005e84:	00f42400 	.word	0x00f42400

08005e88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e94:	f003 0308 	and.w	r3, r3, #8
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00a      	beq.n	8005eb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	430a      	orrs	r2, r1
 8005eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb6:	f003 0301 	and.w	r3, r3, #1
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d00a      	beq.n	8005ed4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	430a      	orrs	r2, r1
 8005ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed8:	f003 0302 	and.w	r3, r3, #2
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d00a      	beq.n	8005ef6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	685b      	ldr	r3, [r3, #4]
 8005ee6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	430a      	orrs	r2, r1
 8005ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005efa:	f003 0304 	and.w	r3, r3, #4
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d00a      	beq.n	8005f18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	430a      	orrs	r2, r1
 8005f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f1c:	f003 0310 	and.w	r3, r3, #16
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d00a      	beq.n	8005f3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	430a      	orrs	r2, r1
 8005f38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f3e:	f003 0320 	and.w	r3, r3, #32
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d00a      	beq.n	8005f5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	430a      	orrs	r2, r1
 8005f5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d01a      	beq.n	8005f9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f86:	d10a      	bne.n	8005f9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00a      	beq.n	8005fc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	430a      	orrs	r2, r1
 8005fbe:	605a      	str	r2, [r3, #4]
  }
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b098      	sub	sp, #96	@ 0x60
 8005fd0:	af02      	add	r7, sp, #8
 8005fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fdc:	f7fc fa54 	bl	8002488 <HAL_GetTick>
 8005fe0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0308 	and.w	r3, r3, #8
 8005fec:	2b08      	cmp	r3, #8
 8005fee:	d12e      	bne.n	800604e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ff0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ff4:	9300      	str	r3, [sp, #0]
 8005ff6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f000 f88c 	bl	800611c <UART_WaitOnFlagUntilTimeout>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d021      	beq.n	800604e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006012:	e853 3f00 	ldrex	r3, [r3]
 8006016:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800601a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800601e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	461a      	mov	r2, r3
 8006026:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006028:	647b      	str	r3, [r7, #68]	@ 0x44
 800602a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800602c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800602e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006030:	e841 2300 	strex	r3, r2, [r1]
 8006034:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1e6      	bne.n	800600a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2220      	movs	r2, #32
 8006040:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800604a:	2303      	movs	r3, #3
 800604c:	e062      	b.n	8006114 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f003 0304 	and.w	r3, r3, #4
 8006058:	2b04      	cmp	r3, #4
 800605a:	d149      	bne.n	80060f0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800605c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006060:	9300      	str	r3, [sp, #0]
 8006062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006064:	2200      	movs	r2, #0
 8006066:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800606a:	6878      	ldr	r0, [r7, #4]
 800606c:	f000 f856 	bl	800611c <UART_WaitOnFlagUntilTimeout>
 8006070:	4603      	mov	r3, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d03c      	beq.n	80060f0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607e:	e853 3f00 	ldrex	r3, [r3]
 8006082:	623b      	str	r3, [r7, #32]
   return(result);
 8006084:	6a3b      	ldr	r3, [r7, #32]
 8006086:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800608a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	461a      	mov	r2, r3
 8006092:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006094:	633b      	str	r3, [r7, #48]	@ 0x30
 8006096:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006098:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800609a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800609c:	e841 2300 	strex	r3, r2, [r1]
 80060a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80060a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d1e6      	bne.n	8006076 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	3308      	adds	r3, #8
 80060ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	e853 3f00 	ldrex	r3, [r3]
 80060b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f023 0301 	bic.w	r3, r3, #1
 80060be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	3308      	adds	r3, #8
 80060c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80060c8:	61fa      	str	r2, [r7, #28]
 80060ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060cc:	69b9      	ldr	r1, [r7, #24]
 80060ce:	69fa      	ldr	r2, [r7, #28]
 80060d0:	e841 2300 	strex	r3, r2, [r1]
 80060d4:	617b      	str	r3, [r7, #20]
   return(result);
 80060d6:	697b      	ldr	r3, [r7, #20]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1e5      	bne.n	80060a8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2220      	movs	r2, #32
 80060e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e011      	b.n	8006114 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2220      	movs	r2, #32
 80060f4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2220      	movs	r2, #32
 80060fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2200      	movs	r2, #0
 8006102:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2200      	movs	r2, #0
 8006108:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2200      	movs	r2, #0
 800610e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3758      	adds	r7, #88	@ 0x58
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	603b      	str	r3, [r7, #0]
 8006128:	4613      	mov	r3, r2
 800612a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800612c:	e04f      	b.n	80061ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800612e:	69bb      	ldr	r3, [r7, #24]
 8006130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006134:	d04b      	beq.n	80061ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006136:	f7fc f9a7 	bl	8002488 <HAL_GetTick>
 800613a:	4602      	mov	r2, r0
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	1ad3      	subs	r3, r2, r3
 8006140:	69ba      	ldr	r2, [r7, #24]
 8006142:	429a      	cmp	r2, r3
 8006144:	d302      	bcc.n	800614c <UART_WaitOnFlagUntilTimeout+0x30>
 8006146:	69bb      	ldr	r3, [r7, #24]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d101      	bne.n	8006150 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e04e      	b.n	80061ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f003 0304 	and.w	r3, r3, #4
 800615a:	2b00      	cmp	r3, #0
 800615c:	d037      	beq.n	80061ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	2b80      	cmp	r3, #128	@ 0x80
 8006162:	d034      	beq.n	80061ce <UART_WaitOnFlagUntilTimeout+0xb2>
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	2b40      	cmp	r3, #64	@ 0x40
 8006168:	d031      	beq.n	80061ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	69db      	ldr	r3, [r3, #28]
 8006170:	f003 0308 	and.w	r3, r3, #8
 8006174:	2b08      	cmp	r3, #8
 8006176:	d110      	bne.n	800619a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	2208      	movs	r2, #8
 800617e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006180:	68f8      	ldr	r0, [r7, #12]
 8006182:	f000 f8ff 	bl	8006384 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2208      	movs	r2, #8
 800618a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006196:	2301      	movs	r3, #1
 8006198:	e029      	b.n	80061ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061a8:	d111      	bne.n	80061ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80061b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80061b4:	68f8      	ldr	r0, [r7, #12]
 80061b6:	f000 f8e5 	bl	8006384 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	2220      	movs	r2, #32
 80061be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2200      	movs	r2, #0
 80061c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80061ca:	2303      	movs	r3, #3
 80061cc:	e00f      	b.n	80061ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	69da      	ldr	r2, [r3, #28]
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	4013      	ands	r3, r2
 80061d8:	68ba      	ldr	r2, [r7, #8]
 80061da:	429a      	cmp	r2, r3
 80061dc:	bf0c      	ite	eq
 80061de:	2301      	moveq	r3, #1
 80061e0:	2300      	movne	r3, #0
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	461a      	mov	r2, r3
 80061e6:	79fb      	ldrb	r3, [r7, #7]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d0a0      	beq.n	800612e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061ec:	2300      	movs	r3, #0
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3710      	adds	r7, #16
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}
	...

080061f8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b097      	sub	sp, #92	@ 0x5c
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	4613      	mov	r3, r2
 8006204:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	68ba      	ldr	r2, [r7, #8]
 800620a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	88fa      	ldrh	r2, [r7, #6]
 8006210:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	88fa      	ldrh	r2, [r7, #6]
 8006218:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2200      	movs	r2, #0
 8006220:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800622a:	d10e      	bne.n	800624a <UART_Start_Receive_IT+0x52>
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	691b      	ldr	r3, [r3, #16]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d105      	bne.n	8006240 <UART_Start_Receive_IT+0x48>
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800623a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800623e:	e02d      	b.n	800629c <UART_Start_Receive_IT+0xa4>
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	22ff      	movs	r2, #255	@ 0xff
 8006244:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006248:	e028      	b.n	800629c <UART_Start_Receive_IT+0xa4>
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	689b      	ldr	r3, [r3, #8]
 800624e:	2b00      	cmp	r3, #0
 8006250:	d10d      	bne.n	800626e <UART_Start_Receive_IT+0x76>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	691b      	ldr	r3, [r3, #16]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d104      	bne.n	8006264 <UART_Start_Receive_IT+0x6c>
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	22ff      	movs	r2, #255	@ 0xff
 800625e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006262:	e01b      	b.n	800629c <UART_Start_Receive_IT+0xa4>
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	227f      	movs	r2, #127	@ 0x7f
 8006268:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800626c:	e016      	b.n	800629c <UART_Start_Receive_IT+0xa4>
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006276:	d10d      	bne.n	8006294 <UART_Start_Receive_IT+0x9c>
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d104      	bne.n	800628a <UART_Start_Receive_IT+0x92>
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	227f      	movs	r2, #127	@ 0x7f
 8006284:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006288:	e008      	b.n	800629c <UART_Start_Receive_IT+0xa4>
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	223f      	movs	r2, #63	@ 0x3f
 800628e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006292:	e003      	b.n	800629c <UART_Start_Receive_IT+0xa4>
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2200      	movs	r2, #0
 80062a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2222      	movs	r2, #34	@ 0x22
 80062a8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	3308      	adds	r3, #8
 80062b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062b6:	e853 3f00 	ldrex	r3, [r3]
 80062ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062be:	f043 0301 	orr.w	r3, r3, #1
 80062c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	3308      	adds	r3, #8
 80062ca:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80062cc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80062ce:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80062d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80062d4:	e841 2300 	strex	r3, r2, [r1]
 80062d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80062da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d1e5      	bne.n	80062ac <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062e8:	d107      	bne.n	80062fa <UART_Start_Receive_IT+0x102>
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d103      	bne.n	80062fa <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	4a21      	ldr	r2, [pc, #132]	@ (800637c <UART_Start_Receive_IT+0x184>)
 80062f6:	669a      	str	r2, [r3, #104]	@ 0x68
 80062f8:	e002      	b.n	8006300 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	4a20      	ldr	r2, [pc, #128]	@ (8006380 <UART_Start_Receive_IT+0x188>)
 80062fe:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d019      	beq.n	800633c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006310:	e853 3f00 	ldrex	r3, [r3]
 8006314:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800631c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	461a      	mov	r2, r3
 8006324:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006326:	637b      	str	r3, [r7, #52]	@ 0x34
 8006328:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800632c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800632e:	e841 2300 	strex	r3, r2, [r1]
 8006332:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006334:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1e6      	bne.n	8006308 <UART_Start_Receive_IT+0x110>
 800633a:	e018      	b.n	800636e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	e853 3f00 	ldrex	r3, [r3]
 8006348:	613b      	str	r3, [r7, #16]
   return(result);
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	f043 0320 	orr.w	r3, r3, #32
 8006350:	653b      	str	r3, [r7, #80]	@ 0x50
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	461a      	mov	r2, r3
 8006358:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800635a:	623b      	str	r3, [r7, #32]
 800635c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800635e:	69f9      	ldr	r1, [r7, #28]
 8006360:	6a3a      	ldr	r2, [r7, #32]
 8006362:	e841 2300 	strex	r3, r2, [r1]
 8006366:	61bb      	str	r3, [r7, #24]
   return(result);
 8006368:	69bb      	ldr	r3, [r7, #24]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1e6      	bne.n	800633c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800636e:	2300      	movs	r3, #0
}
 8006370:	4618      	mov	r0, r3
 8006372:	375c      	adds	r7, #92	@ 0x5c
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr
 800637c:	08006689 	.word	0x08006689
 8006380:	080064cd 	.word	0x080064cd

08006384 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006384:	b480      	push	{r7}
 8006386:	b095      	sub	sp, #84	@ 0x54
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006394:	e853 3f00 	ldrex	r3, [r3]
 8006398:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800639a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80063a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	461a      	mov	r2, r3
 80063a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80063aa:	643b      	str	r3, [r7, #64]	@ 0x40
 80063ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063b2:	e841 2300 	strex	r3, r2, [r1]
 80063b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1e6      	bne.n	800638c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	3308      	adds	r3, #8
 80063c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c6:	6a3b      	ldr	r3, [r7, #32]
 80063c8:	e853 3f00 	ldrex	r3, [r3]
 80063cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	f023 0301 	bic.w	r3, r3, #1
 80063d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	3308      	adds	r3, #8
 80063dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80063de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80063e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80063e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80063e6:	e841 2300 	strex	r3, r2, [r1]
 80063ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80063ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1e5      	bne.n	80063be <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d118      	bne.n	800642c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	e853 3f00 	ldrex	r3, [r3]
 8006406:	60bb      	str	r3, [r7, #8]
   return(result);
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	f023 0310 	bic.w	r3, r3, #16
 800640e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	461a      	mov	r2, r3
 8006416:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006418:	61bb      	str	r3, [r7, #24]
 800641a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641c:	6979      	ldr	r1, [r7, #20]
 800641e:	69ba      	ldr	r2, [r7, #24]
 8006420:	e841 2300 	strex	r3, r2, [r1]
 8006424:	613b      	str	r3, [r7, #16]
   return(result);
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d1e6      	bne.n	80063fa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2220      	movs	r2, #32
 8006430:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	2200      	movs	r2, #0
 800643e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006440:	bf00      	nop
 8006442:	3754      	adds	r7, #84	@ 0x54
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr

0800644c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b084      	sub	sp, #16
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006458:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2200      	movs	r2, #0
 800645e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2200      	movs	r2, #0
 8006466:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f7ff fa3e 	bl	80058ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006470:	bf00      	nop
 8006472:	3710      	adds	r7, #16
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}

08006478 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b088      	sub	sp, #32
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	e853 3f00 	ldrex	r3, [r3]
 800648c:	60bb      	str	r3, [r7, #8]
   return(result);
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006494:	61fb      	str	r3, [r7, #28]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	461a      	mov	r2, r3
 800649c:	69fb      	ldr	r3, [r7, #28]
 800649e:	61bb      	str	r3, [r7, #24]
 80064a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a2:	6979      	ldr	r1, [r7, #20]
 80064a4:	69ba      	ldr	r2, [r7, #24]
 80064a6:	e841 2300 	strex	r3, r2, [r1]
 80064aa:	613b      	str	r3, [r7, #16]
   return(result);
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d1e6      	bne.n	8006480 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2220      	movs	r2, #32
 80064b6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2200      	movs	r2, #0
 80064bc:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	f7ff fa0a 	bl	80058d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80064c4:	bf00      	nop
 80064c6:	3720      	adds	r7, #32
 80064c8:	46bd      	mov	sp, r7
 80064ca:	bd80      	pop	{r7, pc}

080064cc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80064cc:	b580      	push	{r7, lr}
 80064ce:	b09c      	sub	sp, #112	@ 0x70
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80064da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064e4:	2b22      	cmp	r3, #34	@ 0x22
 80064e6:	f040 80be 	bne.w	8006666 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80064f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80064f4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80064f8:	b2d9      	uxtb	r1, r3
 80064fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80064fe:	b2da      	uxtb	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006504:	400a      	ands	r2, r1
 8006506:	b2d2      	uxtb	r2, r2
 8006508:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800650e:	1c5a      	adds	r2, r3, #1
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800651a:	b29b      	uxth	r3, r3
 800651c:	3b01      	subs	r3, #1
 800651e:	b29a      	uxth	r2, r3
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800652c:	b29b      	uxth	r3, r3
 800652e:	2b00      	cmp	r3, #0
 8006530:	f040 80a3 	bne.w	800667a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800653a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800653c:	e853 3f00 	ldrex	r3, [r3]
 8006540:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006542:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006544:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006548:	66bb      	str	r3, [r7, #104]	@ 0x68
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	461a      	mov	r2, r3
 8006550:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006552:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006554:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006556:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006558:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800655a:	e841 2300 	strex	r3, r2, [r1]
 800655e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006560:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006562:	2b00      	cmp	r3, #0
 8006564:	d1e6      	bne.n	8006534 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	3308      	adds	r3, #8
 800656c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800656e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006570:	e853 3f00 	ldrex	r3, [r3]
 8006574:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006578:	f023 0301 	bic.w	r3, r3, #1
 800657c:	667b      	str	r3, [r7, #100]	@ 0x64
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	3308      	adds	r3, #8
 8006584:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006586:	647a      	str	r2, [r7, #68]	@ 0x44
 8006588:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800658a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800658c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800658e:	e841 2300 	strex	r3, r2, [r1]
 8006592:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006594:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006596:	2b00      	cmp	r3, #0
 8006598:	d1e5      	bne.n	8006566 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2220      	movs	r2, #32
 800659e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	2200      	movs	r2, #0
 80065a6:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a34      	ldr	r2, [pc, #208]	@ (8006684 <UART_RxISR_8BIT+0x1b8>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d01f      	beq.n	80065f8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d018      	beq.n	80065f8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ce:	e853 3f00 	ldrex	r3, [r3]
 80065d2:	623b      	str	r3, [r7, #32]
   return(result);
 80065d4:	6a3b      	ldr	r3, [r7, #32]
 80065d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80065da:	663b      	str	r3, [r7, #96]	@ 0x60
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	461a      	mov	r2, r3
 80065e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80065e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80065e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065ec:	e841 2300 	strex	r3, r2, [r1]
 80065f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d1e6      	bne.n	80065c6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	d12e      	bne.n	800665e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	e853 3f00 	ldrex	r3, [r3]
 8006612:	60fb      	str	r3, [r7, #12]
   return(result);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0310 	bic.w	r3, r3, #16
 800661a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	461a      	mov	r2, r3
 8006622:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006624:	61fb      	str	r3, [r7, #28]
 8006626:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006628:	69b9      	ldr	r1, [r7, #24]
 800662a:	69fa      	ldr	r2, [r7, #28]
 800662c:	e841 2300 	strex	r3, r2, [r1]
 8006630:	617b      	str	r3, [r7, #20]
   return(result);
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d1e6      	bne.n	8006606 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	69db      	ldr	r3, [r3, #28]
 800663e:	f003 0310 	and.w	r3, r3, #16
 8006642:	2b10      	cmp	r3, #16
 8006644:	d103      	bne.n	800664e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2210      	movs	r2, #16
 800664c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006654:	4619      	mov	r1, r3
 8006656:	6878      	ldr	r0, [r7, #4]
 8006658:	f7ff f952 	bl	8005900 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800665c:	e00d      	b.n	800667a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800665e:	6878      	ldr	r0, [r7, #4]
 8006660:	f7fa fa02 	bl	8000a68 <HAL_UART_RxCpltCallback>
}
 8006664:	e009      	b.n	800667a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	8b1b      	ldrh	r3, [r3, #24]
 800666c:	b29a      	uxth	r2, r3
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f042 0208 	orr.w	r2, r2, #8
 8006676:	b292      	uxth	r2, r2
 8006678:	831a      	strh	r2, [r3, #24]
}
 800667a:	bf00      	nop
 800667c:	3770      	adds	r7, #112	@ 0x70
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	40008000 	.word	0x40008000

08006688 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b09c      	sub	sp, #112	@ 0x70
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006696:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80066a0:	2b22      	cmp	r3, #34	@ 0x22
 80066a2:	f040 80be 	bne.w	8006822 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80066ac:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80066b6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80066ba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80066be:	4013      	ands	r3, r2
 80066c0:	b29a      	uxth	r2, r3
 80066c2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80066c4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066ca:	1c9a      	adds	r2, r3, #2
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	3b01      	subs	r3, #1
 80066da:	b29a      	uxth	r2, r3
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80066e8:	b29b      	uxth	r3, r3
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f040 80a3 	bne.w	8006836 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066f8:	e853 3f00 	ldrex	r3, [r3]
 80066fc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80066fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006700:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006704:	667b      	str	r3, [r7, #100]	@ 0x64
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	461a      	mov	r2, r3
 800670c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800670e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006710:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006712:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006714:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006716:	e841 2300 	strex	r3, r2, [r1]
 800671a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800671c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800671e:	2b00      	cmp	r3, #0
 8006720:	d1e6      	bne.n	80066f0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	3308      	adds	r3, #8
 8006728:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800672a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800672c:	e853 3f00 	ldrex	r3, [r3]
 8006730:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006734:	f023 0301 	bic.w	r3, r3, #1
 8006738:	663b      	str	r3, [r7, #96]	@ 0x60
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	3308      	adds	r3, #8
 8006740:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006742:	643a      	str	r2, [r7, #64]	@ 0x40
 8006744:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006746:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006748:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800674a:	e841 2300 	strex	r3, r2, [r1]
 800674e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006752:	2b00      	cmp	r3, #0
 8006754:	d1e5      	bne.n	8006722 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2220      	movs	r2, #32
 800675a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2200      	movs	r2, #0
 8006762:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2200      	movs	r2, #0
 8006768:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4a34      	ldr	r2, [pc, #208]	@ (8006840 <UART_RxISR_16BIT+0x1b8>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d01f      	beq.n	80067b4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	685b      	ldr	r3, [r3, #4]
 800677a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800677e:	2b00      	cmp	r3, #0
 8006780:	d018      	beq.n	80067b4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006788:	6a3b      	ldr	r3, [r7, #32]
 800678a:	e853 3f00 	ldrex	r3, [r3]
 800678e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006790:	69fb      	ldr	r3, [r7, #28]
 8006792:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006796:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	461a      	mov	r2, r3
 800679e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80067a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80067a2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067a8:	e841 2300 	strex	r3, r2, [r1]
 80067ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d1e6      	bne.n	8006782 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067b8:	2b01      	cmp	r3, #1
 80067ba:	d12e      	bne.n	800681a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	e853 3f00 	ldrex	r3, [r3]
 80067ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	f023 0310 	bic.w	r3, r3, #16
 80067d6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	461a      	mov	r2, r3
 80067de:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80067e0:	61bb      	str	r3, [r7, #24]
 80067e2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e4:	6979      	ldr	r1, [r7, #20]
 80067e6:	69ba      	ldr	r2, [r7, #24]
 80067e8:	e841 2300 	strex	r3, r2, [r1]
 80067ec:	613b      	str	r3, [r7, #16]
   return(result);
 80067ee:	693b      	ldr	r3, [r7, #16]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d1e6      	bne.n	80067c2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	69db      	ldr	r3, [r3, #28]
 80067fa:	f003 0310 	and.w	r3, r3, #16
 80067fe:	2b10      	cmp	r3, #16
 8006800:	d103      	bne.n	800680a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	2210      	movs	r2, #16
 8006808:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006810:	4619      	mov	r1, r3
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f7ff f874 	bl	8005900 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006818:	e00d      	b.n	8006836 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f7fa f924 	bl	8000a68 <HAL_UART_RxCpltCallback>
}
 8006820:	e009      	b.n	8006836 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	8b1b      	ldrh	r3, [r3, #24]
 8006828:	b29a      	uxth	r2, r3
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f042 0208 	orr.w	r2, r2, #8
 8006832:	b292      	uxth	r2, r2
 8006834:	831a      	strh	r2, [r3, #24]
}
 8006836:	bf00      	nop
 8006838:	3770      	adds	r7, #112	@ 0x70
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	40008000 	.word	0x40008000

08006844 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <atoi>:
 8006858:	220a      	movs	r2, #10
 800685a:	2100      	movs	r1, #0
 800685c:	f000 b8e6 	b.w	8006a2c <strtol>

08006860 <srand>:
 8006860:	b538      	push	{r3, r4, r5, lr}
 8006862:	4b10      	ldr	r3, [pc, #64]	@ (80068a4 <srand+0x44>)
 8006864:	681d      	ldr	r5, [r3, #0]
 8006866:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8006868:	4604      	mov	r4, r0
 800686a:	b9b3      	cbnz	r3, 800689a <srand+0x3a>
 800686c:	2018      	movs	r0, #24
 800686e:	f000 fdb9 	bl	80073e4 <malloc>
 8006872:	4602      	mov	r2, r0
 8006874:	6328      	str	r0, [r5, #48]	@ 0x30
 8006876:	b920      	cbnz	r0, 8006882 <srand+0x22>
 8006878:	4b0b      	ldr	r3, [pc, #44]	@ (80068a8 <srand+0x48>)
 800687a:	480c      	ldr	r0, [pc, #48]	@ (80068ac <srand+0x4c>)
 800687c:	2146      	movs	r1, #70	@ 0x46
 800687e:	f000 fd49 	bl	8007314 <__assert_func>
 8006882:	490b      	ldr	r1, [pc, #44]	@ (80068b0 <srand+0x50>)
 8006884:	4b0b      	ldr	r3, [pc, #44]	@ (80068b4 <srand+0x54>)
 8006886:	e9c0 1300 	strd	r1, r3, [r0]
 800688a:	4b0b      	ldr	r3, [pc, #44]	@ (80068b8 <srand+0x58>)
 800688c:	6083      	str	r3, [r0, #8]
 800688e:	230b      	movs	r3, #11
 8006890:	8183      	strh	r3, [r0, #12]
 8006892:	2100      	movs	r1, #0
 8006894:	2001      	movs	r0, #1
 8006896:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800689a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800689c:	2200      	movs	r2, #0
 800689e:	611c      	str	r4, [r3, #16]
 80068a0:	615a      	str	r2, [r3, #20]
 80068a2:	bd38      	pop	{r3, r4, r5, pc}
 80068a4:	200000b8 	.word	0x200000b8
 80068a8:	0800a394 	.word	0x0800a394
 80068ac:	0800a3ab 	.word	0x0800a3ab
 80068b0:	abcd330e 	.word	0xabcd330e
 80068b4:	e66d1234 	.word	0xe66d1234
 80068b8:	0005deec 	.word	0x0005deec

080068bc <rand>:
 80068bc:	4b16      	ldr	r3, [pc, #88]	@ (8006918 <rand+0x5c>)
 80068be:	b510      	push	{r4, lr}
 80068c0:	681c      	ldr	r4, [r3, #0]
 80068c2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80068c4:	b9b3      	cbnz	r3, 80068f4 <rand+0x38>
 80068c6:	2018      	movs	r0, #24
 80068c8:	f000 fd8c 	bl	80073e4 <malloc>
 80068cc:	4602      	mov	r2, r0
 80068ce:	6320      	str	r0, [r4, #48]	@ 0x30
 80068d0:	b920      	cbnz	r0, 80068dc <rand+0x20>
 80068d2:	4b12      	ldr	r3, [pc, #72]	@ (800691c <rand+0x60>)
 80068d4:	4812      	ldr	r0, [pc, #72]	@ (8006920 <rand+0x64>)
 80068d6:	2152      	movs	r1, #82	@ 0x52
 80068d8:	f000 fd1c 	bl	8007314 <__assert_func>
 80068dc:	4911      	ldr	r1, [pc, #68]	@ (8006924 <rand+0x68>)
 80068de:	4b12      	ldr	r3, [pc, #72]	@ (8006928 <rand+0x6c>)
 80068e0:	e9c0 1300 	strd	r1, r3, [r0]
 80068e4:	4b11      	ldr	r3, [pc, #68]	@ (800692c <rand+0x70>)
 80068e6:	6083      	str	r3, [r0, #8]
 80068e8:	230b      	movs	r3, #11
 80068ea:	8183      	strh	r3, [r0, #12]
 80068ec:	2100      	movs	r1, #0
 80068ee:	2001      	movs	r0, #1
 80068f0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80068f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80068f6:	480e      	ldr	r0, [pc, #56]	@ (8006930 <rand+0x74>)
 80068f8:	690b      	ldr	r3, [r1, #16]
 80068fa:	694c      	ldr	r4, [r1, #20]
 80068fc:	4a0d      	ldr	r2, [pc, #52]	@ (8006934 <rand+0x78>)
 80068fe:	4358      	muls	r0, r3
 8006900:	fb02 0004 	mla	r0, r2, r4, r0
 8006904:	fba3 3202 	umull	r3, r2, r3, r2
 8006908:	3301      	adds	r3, #1
 800690a:	eb40 0002 	adc.w	r0, r0, r2
 800690e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8006912:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006916:	bd10      	pop	{r4, pc}
 8006918:	200000b8 	.word	0x200000b8
 800691c:	0800a394 	.word	0x0800a394
 8006920:	0800a3ab 	.word	0x0800a3ab
 8006924:	abcd330e 	.word	0xabcd330e
 8006928:	e66d1234 	.word	0xe66d1234
 800692c:	0005deec 	.word	0x0005deec
 8006930:	5851f42d 	.word	0x5851f42d
 8006934:	4c957f2d 	.word	0x4c957f2d

08006938 <_strtol_l.isra.0>:
 8006938:	2b24      	cmp	r3, #36	@ 0x24
 800693a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800693e:	4686      	mov	lr, r0
 8006940:	4690      	mov	r8, r2
 8006942:	d801      	bhi.n	8006948 <_strtol_l.isra.0+0x10>
 8006944:	2b01      	cmp	r3, #1
 8006946:	d106      	bne.n	8006956 <_strtol_l.isra.0+0x1e>
 8006948:	f000 fca8 	bl	800729c <__errno>
 800694c:	2316      	movs	r3, #22
 800694e:	6003      	str	r3, [r0, #0]
 8006950:	2000      	movs	r0, #0
 8006952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006956:	4834      	ldr	r0, [pc, #208]	@ (8006a28 <_strtol_l.isra.0+0xf0>)
 8006958:	460d      	mov	r5, r1
 800695a:	462a      	mov	r2, r5
 800695c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006960:	5d06      	ldrb	r6, [r0, r4]
 8006962:	f016 0608 	ands.w	r6, r6, #8
 8006966:	d1f8      	bne.n	800695a <_strtol_l.isra.0+0x22>
 8006968:	2c2d      	cmp	r4, #45	@ 0x2d
 800696a:	d110      	bne.n	800698e <_strtol_l.isra.0+0x56>
 800696c:	782c      	ldrb	r4, [r5, #0]
 800696e:	2601      	movs	r6, #1
 8006970:	1c95      	adds	r5, r2, #2
 8006972:	f033 0210 	bics.w	r2, r3, #16
 8006976:	d115      	bne.n	80069a4 <_strtol_l.isra.0+0x6c>
 8006978:	2c30      	cmp	r4, #48	@ 0x30
 800697a:	d10d      	bne.n	8006998 <_strtol_l.isra.0+0x60>
 800697c:	782a      	ldrb	r2, [r5, #0]
 800697e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006982:	2a58      	cmp	r2, #88	@ 0x58
 8006984:	d108      	bne.n	8006998 <_strtol_l.isra.0+0x60>
 8006986:	786c      	ldrb	r4, [r5, #1]
 8006988:	3502      	adds	r5, #2
 800698a:	2310      	movs	r3, #16
 800698c:	e00a      	b.n	80069a4 <_strtol_l.isra.0+0x6c>
 800698e:	2c2b      	cmp	r4, #43	@ 0x2b
 8006990:	bf04      	itt	eq
 8006992:	782c      	ldrbeq	r4, [r5, #0]
 8006994:	1c95      	addeq	r5, r2, #2
 8006996:	e7ec      	b.n	8006972 <_strtol_l.isra.0+0x3a>
 8006998:	2b00      	cmp	r3, #0
 800699a:	d1f6      	bne.n	800698a <_strtol_l.isra.0+0x52>
 800699c:	2c30      	cmp	r4, #48	@ 0x30
 800699e:	bf14      	ite	ne
 80069a0:	230a      	movne	r3, #10
 80069a2:	2308      	moveq	r3, #8
 80069a4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80069a8:	f10c 3cff 	add.w	ip, ip, #4294967295
 80069ac:	2200      	movs	r2, #0
 80069ae:	fbbc f9f3 	udiv	r9, ip, r3
 80069b2:	4610      	mov	r0, r2
 80069b4:	fb03 ca19 	mls	sl, r3, r9, ip
 80069b8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80069bc:	2f09      	cmp	r7, #9
 80069be:	d80f      	bhi.n	80069e0 <_strtol_l.isra.0+0xa8>
 80069c0:	463c      	mov	r4, r7
 80069c2:	42a3      	cmp	r3, r4
 80069c4:	dd1b      	ble.n	80069fe <_strtol_l.isra.0+0xc6>
 80069c6:	1c57      	adds	r7, r2, #1
 80069c8:	d007      	beq.n	80069da <_strtol_l.isra.0+0xa2>
 80069ca:	4581      	cmp	r9, r0
 80069cc:	d314      	bcc.n	80069f8 <_strtol_l.isra.0+0xc0>
 80069ce:	d101      	bne.n	80069d4 <_strtol_l.isra.0+0x9c>
 80069d0:	45a2      	cmp	sl, r4
 80069d2:	db11      	blt.n	80069f8 <_strtol_l.isra.0+0xc0>
 80069d4:	fb00 4003 	mla	r0, r0, r3, r4
 80069d8:	2201      	movs	r2, #1
 80069da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80069de:	e7eb      	b.n	80069b8 <_strtol_l.isra.0+0x80>
 80069e0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80069e4:	2f19      	cmp	r7, #25
 80069e6:	d801      	bhi.n	80069ec <_strtol_l.isra.0+0xb4>
 80069e8:	3c37      	subs	r4, #55	@ 0x37
 80069ea:	e7ea      	b.n	80069c2 <_strtol_l.isra.0+0x8a>
 80069ec:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80069f0:	2f19      	cmp	r7, #25
 80069f2:	d804      	bhi.n	80069fe <_strtol_l.isra.0+0xc6>
 80069f4:	3c57      	subs	r4, #87	@ 0x57
 80069f6:	e7e4      	b.n	80069c2 <_strtol_l.isra.0+0x8a>
 80069f8:	f04f 32ff 	mov.w	r2, #4294967295
 80069fc:	e7ed      	b.n	80069da <_strtol_l.isra.0+0xa2>
 80069fe:	1c53      	adds	r3, r2, #1
 8006a00:	d108      	bne.n	8006a14 <_strtol_l.isra.0+0xdc>
 8006a02:	2322      	movs	r3, #34	@ 0x22
 8006a04:	f8ce 3000 	str.w	r3, [lr]
 8006a08:	4660      	mov	r0, ip
 8006a0a:	f1b8 0f00 	cmp.w	r8, #0
 8006a0e:	d0a0      	beq.n	8006952 <_strtol_l.isra.0+0x1a>
 8006a10:	1e69      	subs	r1, r5, #1
 8006a12:	e006      	b.n	8006a22 <_strtol_l.isra.0+0xea>
 8006a14:	b106      	cbz	r6, 8006a18 <_strtol_l.isra.0+0xe0>
 8006a16:	4240      	negs	r0, r0
 8006a18:	f1b8 0f00 	cmp.w	r8, #0
 8006a1c:	d099      	beq.n	8006952 <_strtol_l.isra.0+0x1a>
 8006a1e:	2a00      	cmp	r2, #0
 8006a20:	d1f6      	bne.n	8006a10 <_strtol_l.isra.0+0xd8>
 8006a22:	f8c8 1000 	str.w	r1, [r8]
 8006a26:	e794      	b.n	8006952 <_strtol_l.isra.0+0x1a>
 8006a28:	0800a473 	.word	0x0800a473

08006a2c <strtol>:
 8006a2c:	4613      	mov	r3, r2
 8006a2e:	460a      	mov	r2, r1
 8006a30:	4601      	mov	r1, r0
 8006a32:	4802      	ldr	r0, [pc, #8]	@ (8006a3c <strtol+0x10>)
 8006a34:	6800      	ldr	r0, [r0, #0]
 8006a36:	f7ff bf7f 	b.w	8006938 <_strtol_l.isra.0>
 8006a3a:	bf00      	nop
 8006a3c:	200000b8 	.word	0x200000b8

08006a40 <__sflush_r>:
 8006a40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a48:	0716      	lsls	r6, r2, #28
 8006a4a:	4605      	mov	r5, r0
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	d454      	bmi.n	8006afa <__sflush_r+0xba>
 8006a50:	684b      	ldr	r3, [r1, #4]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	dc02      	bgt.n	8006a5c <__sflush_r+0x1c>
 8006a56:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	dd48      	ble.n	8006aee <__sflush_r+0xae>
 8006a5c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a5e:	2e00      	cmp	r6, #0
 8006a60:	d045      	beq.n	8006aee <__sflush_r+0xae>
 8006a62:	2300      	movs	r3, #0
 8006a64:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006a68:	682f      	ldr	r7, [r5, #0]
 8006a6a:	6a21      	ldr	r1, [r4, #32]
 8006a6c:	602b      	str	r3, [r5, #0]
 8006a6e:	d030      	beq.n	8006ad2 <__sflush_r+0x92>
 8006a70:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006a72:	89a3      	ldrh	r3, [r4, #12]
 8006a74:	0759      	lsls	r1, r3, #29
 8006a76:	d505      	bpl.n	8006a84 <__sflush_r+0x44>
 8006a78:	6863      	ldr	r3, [r4, #4]
 8006a7a:	1ad2      	subs	r2, r2, r3
 8006a7c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006a7e:	b10b      	cbz	r3, 8006a84 <__sflush_r+0x44>
 8006a80:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006a82:	1ad2      	subs	r2, r2, r3
 8006a84:	2300      	movs	r3, #0
 8006a86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006a88:	6a21      	ldr	r1, [r4, #32]
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	47b0      	blx	r6
 8006a8e:	1c43      	adds	r3, r0, #1
 8006a90:	89a3      	ldrh	r3, [r4, #12]
 8006a92:	d106      	bne.n	8006aa2 <__sflush_r+0x62>
 8006a94:	6829      	ldr	r1, [r5, #0]
 8006a96:	291d      	cmp	r1, #29
 8006a98:	d82b      	bhi.n	8006af2 <__sflush_r+0xb2>
 8006a9a:	4a2a      	ldr	r2, [pc, #168]	@ (8006b44 <__sflush_r+0x104>)
 8006a9c:	40ca      	lsrs	r2, r1
 8006a9e:	07d6      	lsls	r6, r2, #31
 8006aa0:	d527      	bpl.n	8006af2 <__sflush_r+0xb2>
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	6062      	str	r2, [r4, #4]
 8006aa6:	04d9      	lsls	r1, r3, #19
 8006aa8:	6922      	ldr	r2, [r4, #16]
 8006aaa:	6022      	str	r2, [r4, #0]
 8006aac:	d504      	bpl.n	8006ab8 <__sflush_r+0x78>
 8006aae:	1c42      	adds	r2, r0, #1
 8006ab0:	d101      	bne.n	8006ab6 <__sflush_r+0x76>
 8006ab2:	682b      	ldr	r3, [r5, #0]
 8006ab4:	b903      	cbnz	r3, 8006ab8 <__sflush_r+0x78>
 8006ab6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006ab8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006aba:	602f      	str	r7, [r5, #0]
 8006abc:	b1b9      	cbz	r1, 8006aee <__sflush_r+0xae>
 8006abe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006ac2:	4299      	cmp	r1, r3
 8006ac4:	d002      	beq.n	8006acc <__sflush_r+0x8c>
 8006ac6:	4628      	mov	r0, r5
 8006ac8:	f000 fc42 	bl	8007350 <_free_r>
 8006acc:	2300      	movs	r3, #0
 8006ace:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ad0:	e00d      	b.n	8006aee <__sflush_r+0xae>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	47b0      	blx	r6
 8006ad8:	4602      	mov	r2, r0
 8006ada:	1c50      	adds	r0, r2, #1
 8006adc:	d1c9      	bne.n	8006a72 <__sflush_r+0x32>
 8006ade:	682b      	ldr	r3, [r5, #0]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d0c6      	beq.n	8006a72 <__sflush_r+0x32>
 8006ae4:	2b1d      	cmp	r3, #29
 8006ae6:	d001      	beq.n	8006aec <__sflush_r+0xac>
 8006ae8:	2b16      	cmp	r3, #22
 8006aea:	d11e      	bne.n	8006b2a <__sflush_r+0xea>
 8006aec:	602f      	str	r7, [r5, #0]
 8006aee:	2000      	movs	r0, #0
 8006af0:	e022      	b.n	8006b38 <__sflush_r+0xf8>
 8006af2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006af6:	b21b      	sxth	r3, r3
 8006af8:	e01b      	b.n	8006b32 <__sflush_r+0xf2>
 8006afa:	690f      	ldr	r7, [r1, #16]
 8006afc:	2f00      	cmp	r7, #0
 8006afe:	d0f6      	beq.n	8006aee <__sflush_r+0xae>
 8006b00:	0793      	lsls	r3, r2, #30
 8006b02:	680e      	ldr	r6, [r1, #0]
 8006b04:	bf08      	it	eq
 8006b06:	694b      	ldreq	r3, [r1, #20]
 8006b08:	600f      	str	r7, [r1, #0]
 8006b0a:	bf18      	it	ne
 8006b0c:	2300      	movne	r3, #0
 8006b0e:	eba6 0807 	sub.w	r8, r6, r7
 8006b12:	608b      	str	r3, [r1, #8]
 8006b14:	f1b8 0f00 	cmp.w	r8, #0
 8006b18:	dde9      	ble.n	8006aee <__sflush_r+0xae>
 8006b1a:	6a21      	ldr	r1, [r4, #32]
 8006b1c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006b1e:	4643      	mov	r3, r8
 8006b20:	463a      	mov	r2, r7
 8006b22:	4628      	mov	r0, r5
 8006b24:	47b0      	blx	r6
 8006b26:	2800      	cmp	r0, #0
 8006b28:	dc08      	bgt.n	8006b3c <__sflush_r+0xfc>
 8006b2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b32:	81a3      	strh	r3, [r4, #12]
 8006b34:	f04f 30ff 	mov.w	r0, #4294967295
 8006b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b3c:	4407      	add	r7, r0
 8006b3e:	eba8 0800 	sub.w	r8, r8, r0
 8006b42:	e7e7      	b.n	8006b14 <__sflush_r+0xd4>
 8006b44:	20400001 	.word	0x20400001

08006b48 <_fflush_r>:
 8006b48:	b538      	push	{r3, r4, r5, lr}
 8006b4a:	690b      	ldr	r3, [r1, #16]
 8006b4c:	4605      	mov	r5, r0
 8006b4e:	460c      	mov	r4, r1
 8006b50:	b913      	cbnz	r3, 8006b58 <_fflush_r+0x10>
 8006b52:	2500      	movs	r5, #0
 8006b54:	4628      	mov	r0, r5
 8006b56:	bd38      	pop	{r3, r4, r5, pc}
 8006b58:	b118      	cbz	r0, 8006b62 <_fflush_r+0x1a>
 8006b5a:	6a03      	ldr	r3, [r0, #32]
 8006b5c:	b90b      	cbnz	r3, 8006b62 <_fflush_r+0x1a>
 8006b5e:	f000 f8bb 	bl	8006cd8 <__sinit>
 8006b62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d0f3      	beq.n	8006b52 <_fflush_r+0xa>
 8006b6a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006b6c:	07d0      	lsls	r0, r2, #31
 8006b6e:	d404      	bmi.n	8006b7a <_fflush_r+0x32>
 8006b70:	0599      	lsls	r1, r3, #22
 8006b72:	d402      	bmi.n	8006b7a <_fflush_r+0x32>
 8006b74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b76:	f000 fbbc 	bl	80072f2 <__retarget_lock_acquire_recursive>
 8006b7a:	4628      	mov	r0, r5
 8006b7c:	4621      	mov	r1, r4
 8006b7e:	f7ff ff5f 	bl	8006a40 <__sflush_r>
 8006b82:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b84:	07da      	lsls	r2, r3, #31
 8006b86:	4605      	mov	r5, r0
 8006b88:	d4e4      	bmi.n	8006b54 <_fflush_r+0xc>
 8006b8a:	89a3      	ldrh	r3, [r4, #12]
 8006b8c:	059b      	lsls	r3, r3, #22
 8006b8e:	d4e1      	bmi.n	8006b54 <_fflush_r+0xc>
 8006b90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b92:	f000 fbaf 	bl	80072f4 <__retarget_lock_release_recursive>
 8006b96:	e7dd      	b.n	8006b54 <_fflush_r+0xc>

08006b98 <fflush>:
 8006b98:	4601      	mov	r1, r0
 8006b9a:	b920      	cbnz	r0, 8006ba6 <fflush+0xe>
 8006b9c:	4a04      	ldr	r2, [pc, #16]	@ (8006bb0 <fflush+0x18>)
 8006b9e:	4905      	ldr	r1, [pc, #20]	@ (8006bb4 <fflush+0x1c>)
 8006ba0:	4805      	ldr	r0, [pc, #20]	@ (8006bb8 <fflush+0x20>)
 8006ba2:	f000 b8b1 	b.w	8006d08 <_fwalk_sglue>
 8006ba6:	4b05      	ldr	r3, [pc, #20]	@ (8006bbc <fflush+0x24>)
 8006ba8:	6818      	ldr	r0, [r3, #0]
 8006baa:	f7ff bfcd 	b.w	8006b48 <_fflush_r>
 8006bae:	bf00      	nop
 8006bb0:	200000ac 	.word	0x200000ac
 8006bb4:	08006b49 	.word	0x08006b49
 8006bb8:	200000bc 	.word	0x200000bc
 8006bbc:	200000b8 	.word	0x200000b8

08006bc0 <std>:
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	b510      	push	{r4, lr}
 8006bc4:	4604      	mov	r4, r0
 8006bc6:	e9c0 3300 	strd	r3, r3, [r0]
 8006bca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bce:	6083      	str	r3, [r0, #8]
 8006bd0:	8181      	strh	r1, [r0, #12]
 8006bd2:	6643      	str	r3, [r0, #100]	@ 0x64
 8006bd4:	81c2      	strh	r2, [r0, #14]
 8006bd6:	6183      	str	r3, [r0, #24]
 8006bd8:	4619      	mov	r1, r3
 8006bda:	2208      	movs	r2, #8
 8006bdc:	305c      	adds	r0, #92	@ 0x5c
 8006bde:	f000 fae9 	bl	80071b4 <memset>
 8006be2:	4b0d      	ldr	r3, [pc, #52]	@ (8006c18 <std+0x58>)
 8006be4:	6263      	str	r3, [r4, #36]	@ 0x24
 8006be6:	4b0d      	ldr	r3, [pc, #52]	@ (8006c1c <std+0x5c>)
 8006be8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006bea:	4b0d      	ldr	r3, [pc, #52]	@ (8006c20 <std+0x60>)
 8006bec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006bee:	4b0d      	ldr	r3, [pc, #52]	@ (8006c24 <std+0x64>)
 8006bf0:	6323      	str	r3, [r4, #48]	@ 0x30
 8006bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8006c28 <std+0x68>)
 8006bf4:	6224      	str	r4, [r4, #32]
 8006bf6:	429c      	cmp	r4, r3
 8006bf8:	d006      	beq.n	8006c08 <std+0x48>
 8006bfa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006bfe:	4294      	cmp	r4, r2
 8006c00:	d002      	beq.n	8006c08 <std+0x48>
 8006c02:	33d0      	adds	r3, #208	@ 0xd0
 8006c04:	429c      	cmp	r4, r3
 8006c06:	d105      	bne.n	8006c14 <std+0x54>
 8006c08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006c0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c10:	f000 bb6e 	b.w	80072f0 <__retarget_lock_init_recursive>
 8006c14:	bd10      	pop	{r4, pc}
 8006c16:	bf00      	nop
 8006c18:	08006fd1 	.word	0x08006fd1
 8006c1c:	08006ff3 	.word	0x08006ff3
 8006c20:	0800702b 	.word	0x0800702b
 8006c24:	0800704f 	.word	0x0800704f
 8006c28:	200006cc 	.word	0x200006cc

08006c2c <stdio_exit_handler>:
 8006c2c:	4a02      	ldr	r2, [pc, #8]	@ (8006c38 <stdio_exit_handler+0xc>)
 8006c2e:	4903      	ldr	r1, [pc, #12]	@ (8006c3c <stdio_exit_handler+0x10>)
 8006c30:	4803      	ldr	r0, [pc, #12]	@ (8006c40 <stdio_exit_handler+0x14>)
 8006c32:	f000 b869 	b.w	8006d08 <_fwalk_sglue>
 8006c36:	bf00      	nop
 8006c38:	200000ac 	.word	0x200000ac
 8006c3c:	08006b49 	.word	0x08006b49
 8006c40:	200000bc 	.word	0x200000bc

08006c44 <cleanup_stdio>:
 8006c44:	6841      	ldr	r1, [r0, #4]
 8006c46:	4b0c      	ldr	r3, [pc, #48]	@ (8006c78 <cleanup_stdio+0x34>)
 8006c48:	4299      	cmp	r1, r3
 8006c4a:	b510      	push	{r4, lr}
 8006c4c:	4604      	mov	r4, r0
 8006c4e:	d001      	beq.n	8006c54 <cleanup_stdio+0x10>
 8006c50:	f7ff ff7a 	bl	8006b48 <_fflush_r>
 8006c54:	68a1      	ldr	r1, [r4, #8]
 8006c56:	4b09      	ldr	r3, [pc, #36]	@ (8006c7c <cleanup_stdio+0x38>)
 8006c58:	4299      	cmp	r1, r3
 8006c5a:	d002      	beq.n	8006c62 <cleanup_stdio+0x1e>
 8006c5c:	4620      	mov	r0, r4
 8006c5e:	f7ff ff73 	bl	8006b48 <_fflush_r>
 8006c62:	68e1      	ldr	r1, [r4, #12]
 8006c64:	4b06      	ldr	r3, [pc, #24]	@ (8006c80 <cleanup_stdio+0x3c>)
 8006c66:	4299      	cmp	r1, r3
 8006c68:	d004      	beq.n	8006c74 <cleanup_stdio+0x30>
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c70:	f7ff bf6a 	b.w	8006b48 <_fflush_r>
 8006c74:	bd10      	pop	{r4, pc}
 8006c76:	bf00      	nop
 8006c78:	200006cc 	.word	0x200006cc
 8006c7c:	20000734 	.word	0x20000734
 8006c80:	2000079c 	.word	0x2000079c

08006c84 <global_stdio_init.part.0>:
 8006c84:	b510      	push	{r4, lr}
 8006c86:	4b0b      	ldr	r3, [pc, #44]	@ (8006cb4 <global_stdio_init.part.0+0x30>)
 8006c88:	4c0b      	ldr	r4, [pc, #44]	@ (8006cb8 <global_stdio_init.part.0+0x34>)
 8006c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8006cbc <global_stdio_init.part.0+0x38>)
 8006c8c:	601a      	str	r2, [r3, #0]
 8006c8e:	4620      	mov	r0, r4
 8006c90:	2200      	movs	r2, #0
 8006c92:	2104      	movs	r1, #4
 8006c94:	f7ff ff94 	bl	8006bc0 <std>
 8006c98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	2109      	movs	r1, #9
 8006ca0:	f7ff ff8e 	bl	8006bc0 <std>
 8006ca4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006ca8:	2202      	movs	r2, #2
 8006caa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cae:	2112      	movs	r1, #18
 8006cb0:	f7ff bf86 	b.w	8006bc0 <std>
 8006cb4:	20000804 	.word	0x20000804
 8006cb8:	200006cc 	.word	0x200006cc
 8006cbc:	08006c2d 	.word	0x08006c2d

08006cc0 <__sfp_lock_acquire>:
 8006cc0:	4801      	ldr	r0, [pc, #4]	@ (8006cc8 <__sfp_lock_acquire+0x8>)
 8006cc2:	f000 bb16 	b.w	80072f2 <__retarget_lock_acquire_recursive>
 8006cc6:	bf00      	nop
 8006cc8:	2000080d 	.word	0x2000080d

08006ccc <__sfp_lock_release>:
 8006ccc:	4801      	ldr	r0, [pc, #4]	@ (8006cd4 <__sfp_lock_release+0x8>)
 8006cce:	f000 bb11 	b.w	80072f4 <__retarget_lock_release_recursive>
 8006cd2:	bf00      	nop
 8006cd4:	2000080d 	.word	0x2000080d

08006cd8 <__sinit>:
 8006cd8:	b510      	push	{r4, lr}
 8006cda:	4604      	mov	r4, r0
 8006cdc:	f7ff fff0 	bl	8006cc0 <__sfp_lock_acquire>
 8006ce0:	6a23      	ldr	r3, [r4, #32]
 8006ce2:	b11b      	cbz	r3, 8006cec <__sinit+0x14>
 8006ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ce8:	f7ff bff0 	b.w	8006ccc <__sfp_lock_release>
 8006cec:	4b04      	ldr	r3, [pc, #16]	@ (8006d00 <__sinit+0x28>)
 8006cee:	6223      	str	r3, [r4, #32]
 8006cf0:	4b04      	ldr	r3, [pc, #16]	@ (8006d04 <__sinit+0x2c>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1f5      	bne.n	8006ce4 <__sinit+0xc>
 8006cf8:	f7ff ffc4 	bl	8006c84 <global_stdio_init.part.0>
 8006cfc:	e7f2      	b.n	8006ce4 <__sinit+0xc>
 8006cfe:	bf00      	nop
 8006d00:	08006c45 	.word	0x08006c45
 8006d04:	20000804 	.word	0x20000804

08006d08 <_fwalk_sglue>:
 8006d08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d0c:	4607      	mov	r7, r0
 8006d0e:	4688      	mov	r8, r1
 8006d10:	4614      	mov	r4, r2
 8006d12:	2600      	movs	r6, #0
 8006d14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d18:	f1b9 0901 	subs.w	r9, r9, #1
 8006d1c:	d505      	bpl.n	8006d2a <_fwalk_sglue+0x22>
 8006d1e:	6824      	ldr	r4, [r4, #0]
 8006d20:	2c00      	cmp	r4, #0
 8006d22:	d1f7      	bne.n	8006d14 <_fwalk_sglue+0xc>
 8006d24:	4630      	mov	r0, r6
 8006d26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d2a:	89ab      	ldrh	r3, [r5, #12]
 8006d2c:	2b01      	cmp	r3, #1
 8006d2e:	d907      	bls.n	8006d40 <_fwalk_sglue+0x38>
 8006d30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d34:	3301      	adds	r3, #1
 8006d36:	d003      	beq.n	8006d40 <_fwalk_sglue+0x38>
 8006d38:	4629      	mov	r1, r5
 8006d3a:	4638      	mov	r0, r7
 8006d3c:	47c0      	blx	r8
 8006d3e:	4306      	orrs	r6, r0
 8006d40:	3568      	adds	r5, #104	@ 0x68
 8006d42:	e7e9      	b.n	8006d18 <_fwalk_sglue+0x10>

08006d44 <iprintf>:
 8006d44:	b40f      	push	{r0, r1, r2, r3}
 8006d46:	b507      	push	{r0, r1, r2, lr}
 8006d48:	4906      	ldr	r1, [pc, #24]	@ (8006d64 <iprintf+0x20>)
 8006d4a:	ab04      	add	r3, sp, #16
 8006d4c:	6808      	ldr	r0, [r1, #0]
 8006d4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d52:	6881      	ldr	r1, [r0, #8]
 8006d54:	9301      	str	r3, [sp, #4]
 8006d56:	f000 fd7d 	bl	8007854 <_vfiprintf_r>
 8006d5a:	b003      	add	sp, #12
 8006d5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d60:	b004      	add	sp, #16
 8006d62:	4770      	bx	lr
 8006d64:	200000b8 	.word	0x200000b8

08006d68 <_puts_r>:
 8006d68:	6a03      	ldr	r3, [r0, #32]
 8006d6a:	b570      	push	{r4, r5, r6, lr}
 8006d6c:	6884      	ldr	r4, [r0, #8]
 8006d6e:	4605      	mov	r5, r0
 8006d70:	460e      	mov	r6, r1
 8006d72:	b90b      	cbnz	r3, 8006d78 <_puts_r+0x10>
 8006d74:	f7ff ffb0 	bl	8006cd8 <__sinit>
 8006d78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d7a:	07db      	lsls	r3, r3, #31
 8006d7c:	d405      	bmi.n	8006d8a <_puts_r+0x22>
 8006d7e:	89a3      	ldrh	r3, [r4, #12]
 8006d80:	0598      	lsls	r0, r3, #22
 8006d82:	d402      	bmi.n	8006d8a <_puts_r+0x22>
 8006d84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d86:	f000 fab4 	bl	80072f2 <__retarget_lock_acquire_recursive>
 8006d8a:	89a3      	ldrh	r3, [r4, #12]
 8006d8c:	0719      	lsls	r1, r3, #28
 8006d8e:	d502      	bpl.n	8006d96 <_puts_r+0x2e>
 8006d90:	6923      	ldr	r3, [r4, #16]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d135      	bne.n	8006e02 <_puts_r+0x9a>
 8006d96:	4621      	mov	r1, r4
 8006d98:	4628      	mov	r0, r5
 8006d9a:	f000 f99b 	bl	80070d4 <__swsetup_r>
 8006d9e:	b380      	cbz	r0, 8006e02 <_puts_r+0x9a>
 8006da0:	f04f 35ff 	mov.w	r5, #4294967295
 8006da4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006da6:	07da      	lsls	r2, r3, #31
 8006da8:	d405      	bmi.n	8006db6 <_puts_r+0x4e>
 8006daa:	89a3      	ldrh	r3, [r4, #12]
 8006dac:	059b      	lsls	r3, r3, #22
 8006dae:	d402      	bmi.n	8006db6 <_puts_r+0x4e>
 8006db0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006db2:	f000 fa9f 	bl	80072f4 <__retarget_lock_release_recursive>
 8006db6:	4628      	mov	r0, r5
 8006db8:	bd70      	pop	{r4, r5, r6, pc}
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	da04      	bge.n	8006dc8 <_puts_r+0x60>
 8006dbe:	69a2      	ldr	r2, [r4, #24]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	dc17      	bgt.n	8006df4 <_puts_r+0x8c>
 8006dc4:	290a      	cmp	r1, #10
 8006dc6:	d015      	beq.n	8006df4 <_puts_r+0x8c>
 8006dc8:	6823      	ldr	r3, [r4, #0]
 8006dca:	1c5a      	adds	r2, r3, #1
 8006dcc:	6022      	str	r2, [r4, #0]
 8006dce:	7019      	strb	r1, [r3, #0]
 8006dd0:	68a3      	ldr	r3, [r4, #8]
 8006dd2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	60a3      	str	r3, [r4, #8]
 8006dda:	2900      	cmp	r1, #0
 8006ddc:	d1ed      	bne.n	8006dba <_puts_r+0x52>
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	da11      	bge.n	8006e06 <_puts_r+0x9e>
 8006de2:	4622      	mov	r2, r4
 8006de4:	210a      	movs	r1, #10
 8006de6:	4628      	mov	r0, r5
 8006de8:	f000 f935 	bl	8007056 <__swbuf_r>
 8006dec:	3001      	adds	r0, #1
 8006dee:	d0d7      	beq.n	8006da0 <_puts_r+0x38>
 8006df0:	250a      	movs	r5, #10
 8006df2:	e7d7      	b.n	8006da4 <_puts_r+0x3c>
 8006df4:	4622      	mov	r2, r4
 8006df6:	4628      	mov	r0, r5
 8006df8:	f000 f92d 	bl	8007056 <__swbuf_r>
 8006dfc:	3001      	adds	r0, #1
 8006dfe:	d1e7      	bne.n	8006dd0 <_puts_r+0x68>
 8006e00:	e7ce      	b.n	8006da0 <_puts_r+0x38>
 8006e02:	3e01      	subs	r6, #1
 8006e04:	e7e4      	b.n	8006dd0 <_puts_r+0x68>
 8006e06:	6823      	ldr	r3, [r4, #0]
 8006e08:	1c5a      	adds	r2, r3, #1
 8006e0a:	6022      	str	r2, [r4, #0]
 8006e0c:	220a      	movs	r2, #10
 8006e0e:	701a      	strb	r2, [r3, #0]
 8006e10:	e7ee      	b.n	8006df0 <_puts_r+0x88>
	...

08006e14 <puts>:
 8006e14:	4b02      	ldr	r3, [pc, #8]	@ (8006e20 <puts+0xc>)
 8006e16:	4601      	mov	r1, r0
 8006e18:	6818      	ldr	r0, [r3, #0]
 8006e1a:	f7ff bfa5 	b.w	8006d68 <_puts_r>
 8006e1e:	bf00      	nop
 8006e20:	200000b8 	.word	0x200000b8

08006e24 <setvbuf>:
 8006e24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006e28:	461d      	mov	r5, r3
 8006e2a:	4b57      	ldr	r3, [pc, #348]	@ (8006f88 <setvbuf+0x164>)
 8006e2c:	681f      	ldr	r7, [r3, #0]
 8006e2e:	4604      	mov	r4, r0
 8006e30:	460e      	mov	r6, r1
 8006e32:	4690      	mov	r8, r2
 8006e34:	b127      	cbz	r7, 8006e40 <setvbuf+0x1c>
 8006e36:	6a3b      	ldr	r3, [r7, #32]
 8006e38:	b913      	cbnz	r3, 8006e40 <setvbuf+0x1c>
 8006e3a:	4638      	mov	r0, r7
 8006e3c:	f7ff ff4c 	bl	8006cd8 <__sinit>
 8006e40:	f1b8 0f02 	cmp.w	r8, #2
 8006e44:	d006      	beq.n	8006e54 <setvbuf+0x30>
 8006e46:	f1b8 0f01 	cmp.w	r8, #1
 8006e4a:	f200 809a 	bhi.w	8006f82 <setvbuf+0x15e>
 8006e4e:	2d00      	cmp	r5, #0
 8006e50:	f2c0 8097 	blt.w	8006f82 <setvbuf+0x15e>
 8006e54:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e56:	07d9      	lsls	r1, r3, #31
 8006e58:	d405      	bmi.n	8006e66 <setvbuf+0x42>
 8006e5a:	89a3      	ldrh	r3, [r4, #12]
 8006e5c:	059a      	lsls	r2, r3, #22
 8006e5e:	d402      	bmi.n	8006e66 <setvbuf+0x42>
 8006e60:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e62:	f000 fa46 	bl	80072f2 <__retarget_lock_acquire_recursive>
 8006e66:	4621      	mov	r1, r4
 8006e68:	4638      	mov	r0, r7
 8006e6a:	f7ff fe6d 	bl	8006b48 <_fflush_r>
 8006e6e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e70:	b141      	cbz	r1, 8006e84 <setvbuf+0x60>
 8006e72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e76:	4299      	cmp	r1, r3
 8006e78:	d002      	beq.n	8006e80 <setvbuf+0x5c>
 8006e7a:	4638      	mov	r0, r7
 8006e7c:	f000 fa68 	bl	8007350 <_free_r>
 8006e80:	2300      	movs	r3, #0
 8006e82:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e84:	2300      	movs	r3, #0
 8006e86:	61a3      	str	r3, [r4, #24]
 8006e88:	6063      	str	r3, [r4, #4]
 8006e8a:	89a3      	ldrh	r3, [r4, #12]
 8006e8c:	061b      	lsls	r3, r3, #24
 8006e8e:	d503      	bpl.n	8006e98 <setvbuf+0x74>
 8006e90:	6921      	ldr	r1, [r4, #16]
 8006e92:	4638      	mov	r0, r7
 8006e94:	f000 fa5c 	bl	8007350 <_free_r>
 8006e98:	89a3      	ldrh	r3, [r4, #12]
 8006e9a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006e9e:	f023 0303 	bic.w	r3, r3, #3
 8006ea2:	f1b8 0f02 	cmp.w	r8, #2
 8006ea6:	81a3      	strh	r3, [r4, #12]
 8006ea8:	d061      	beq.n	8006f6e <setvbuf+0x14a>
 8006eaa:	ab01      	add	r3, sp, #4
 8006eac:	466a      	mov	r2, sp
 8006eae:	4621      	mov	r1, r4
 8006eb0:	4638      	mov	r0, r7
 8006eb2:	f000 ff85 	bl	8007dc0 <__swhatbuf_r>
 8006eb6:	89a3      	ldrh	r3, [r4, #12]
 8006eb8:	4318      	orrs	r0, r3
 8006eba:	81a0      	strh	r0, [r4, #12]
 8006ebc:	bb2d      	cbnz	r5, 8006f0a <setvbuf+0xe6>
 8006ebe:	9d00      	ldr	r5, [sp, #0]
 8006ec0:	4628      	mov	r0, r5
 8006ec2:	f000 fa8f 	bl	80073e4 <malloc>
 8006ec6:	4606      	mov	r6, r0
 8006ec8:	2800      	cmp	r0, #0
 8006eca:	d152      	bne.n	8006f72 <setvbuf+0x14e>
 8006ecc:	f8dd 9000 	ldr.w	r9, [sp]
 8006ed0:	45a9      	cmp	r9, r5
 8006ed2:	d140      	bne.n	8006f56 <setvbuf+0x132>
 8006ed4:	f04f 35ff 	mov.w	r5, #4294967295
 8006ed8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006edc:	f043 0202 	orr.w	r2, r3, #2
 8006ee0:	81a2      	strh	r2, [r4, #12]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	60a2      	str	r2, [r4, #8]
 8006ee6:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006eea:	6022      	str	r2, [r4, #0]
 8006eec:	6122      	str	r2, [r4, #16]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	6162      	str	r2, [r4, #20]
 8006ef2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ef4:	07d6      	lsls	r6, r2, #31
 8006ef6:	d404      	bmi.n	8006f02 <setvbuf+0xde>
 8006ef8:	0598      	lsls	r0, r3, #22
 8006efa:	d402      	bmi.n	8006f02 <setvbuf+0xde>
 8006efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006efe:	f000 f9f9 	bl	80072f4 <__retarget_lock_release_recursive>
 8006f02:	4628      	mov	r0, r5
 8006f04:	b003      	add	sp, #12
 8006f06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006f0a:	2e00      	cmp	r6, #0
 8006f0c:	d0d8      	beq.n	8006ec0 <setvbuf+0x9c>
 8006f0e:	6a3b      	ldr	r3, [r7, #32]
 8006f10:	b913      	cbnz	r3, 8006f18 <setvbuf+0xf4>
 8006f12:	4638      	mov	r0, r7
 8006f14:	f7ff fee0 	bl	8006cd8 <__sinit>
 8006f18:	f1b8 0f01 	cmp.w	r8, #1
 8006f1c:	bf08      	it	eq
 8006f1e:	89a3      	ldrheq	r3, [r4, #12]
 8006f20:	6026      	str	r6, [r4, #0]
 8006f22:	bf04      	itt	eq
 8006f24:	f043 0301 	orreq.w	r3, r3, #1
 8006f28:	81a3      	strheq	r3, [r4, #12]
 8006f2a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f2e:	f013 0208 	ands.w	r2, r3, #8
 8006f32:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006f36:	d01e      	beq.n	8006f76 <setvbuf+0x152>
 8006f38:	07d9      	lsls	r1, r3, #31
 8006f3a:	bf41      	itttt	mi
 8006f3c:	2200      	movmi	r2, #0
 8006f3e:	426d      	negmi	r5, r5
 8006f40:	60a2      	strmi	r2, [r4, #8]
 8006f42:	61a5      	strmi	r5, [r4, #24]
 8006f44:	bf58      	it	pl
 8006f46:	60a5      	strpl	r5, [r4, #8]
 8006f48:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f4a:	07d2      	lsls	r2, r2, #31
 8006f4c:	d401      	bmi.n	8006f52 <setvbuf+0x12e>
 8006f4e:	059b      	lsls	r3, r3, #22
 8006f50:	d513      	bpl.n	8006f7a <setvbuf+0x156>
 8006f52:	2500      	movs	r5, #0
 8006f54:	e7d5      	b.n	8006f02 <setvbuf+0xde>
 8006f56:	4648      	mov	r0, r9
 8006f58:	f000 fa44 	bl	80073e4 <malloc>
 8006f5c:	4606      	mov	r6, r0
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	d0b8      	beq.n	8006ed4 <setvbuf+0xb0>
 8006f62:	89a3      	ldrh	r3, [r4, #12]
 8006f64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f68:	81a3      	strh	r3, [r4, #12]
 8006f6a:	464d      	mov	r5, r9
 8006f6c:	e7cf      	b.n	8006f0e <setvbuf+0xea>
 8006f6e:	2500      	movs	r5, #0
 8006f70:	e7b2      	b.n	8006ed8 <setvbuf+0xb4>
 8006f72:	46a9      	mov	r9, r5
 8006f74:	e7f5      	b.n	8006f62 <setvbuf+0x13e>
 8006f76:	60a2      	str	r2, [r4, #8]
 8006f78:	e7e6      	b.n	8006f48 <setvbuf+0x124>
 8006f7a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f7c:	f000 f9ba 	bl	80072f4 <__retarget_lock_release_recursive>
 8006f80:	e7e7      	b.n	8006f52 <setvbuf+0x12e>
 8006f82:	f04f 35ff 	mov.w	r5, #4294967295
 8006f86:	e7bc      	b.n	8006f02 <setvbuf+0xde>
 8006f88:	200000b8 	.word	0x200000b8

08006f8c <siprintf>:
 8006f8c:	b40e      	push	{r1, r2, r3}
 8006f8e:	b510      	push	{r4, lr}
 8006f90:	b09d      	sub	sp, #116	@ 0x74
 8006f92:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006f94:	9002      	str	r0, [sp, #8]
 8006f96:	9006      	str	r0, [sp, #24]
 8006f98:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006f9c:	480a      	ldr	r0, [pc, #40]	@ (8006fc8 <siprintf+0x3c>)
 8006f9e:	9107      	str	r1, [sp, #28]
 8006fa0:	9104      	str	r1, [sp, #16]
 8006fa2:	490a      	ldr	r1, [pc, #40]	@ (8006fcc <siprintf+0x40>)
 8006fa4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006fa8:	9105      	str	r1, [sp, #20]
 8006faa:	2400      	movs	r4, #0
 8006fac:	a902      	add	r1, sp, #8
 8006fae:	6800      	ldr	r0, [r0, #0]
 8006fb0:	9301      	str	r3, [sp, #4]
 8006fb2:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006fb4:	f000 fb28 	bl	8007608 <_svfiprintf_r>
 8006fb8:	9b02      	ldr	r3, [sp, #8]
 8006fba:	701c      	strb	r4, [r3, #0]
 8006fbc:	b01d      	add	sp, #116	@ 0x74
 8006fbe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fc2:	b003      	add	sp, #12
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	200000b8 	.word	0x200000b8
 8006fcc:	ffff0208 	.word	0xffff0208

08006fd0 <__sread>:
 8006fd0:	b510      	push	{r4, lr}
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fd8:	f000 f93c 	bl	8007254 <_read_r>
 8006fdc:	2800      	cmp	r0, #0
 8006fde:	bfab      	itete	ge
 8006fe0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006fe2:	89a3      	ldrhlt	r3, [r4, #12]
 8006fe4:	181b      	addge	r3, r3, r0
 8006fe6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006fea:	bfac      	ite	ge
 8006fec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006fee:	81a3      	strhlt	r3, [r4, #12]
 8006ff0:	bd10      	pop	{r4, pc}

08006ff2 <__swrite>:
 8006ff2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ff6:	461f      	mov	r7, r3
 8006ff8:	898b      	ldrh	r3, [r1, #12]
 8006ffa:	05db      	lsls	r3, r3, #23
 8006ffc:	4605      	mov	r5, r0
 8006ffe:	460c      	mov	r4, r1
 8007000:	4616      	mov	r6, r2
 8007002:	d505      	bpl.n	8007010 <__swrite+0x1e>
 8007004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007008:	2302      	movs	r3, #2
 800700a:	2200      	movs	r2, #0
 800700c:	f000 f910 	bl	8007230 <_lseek_r>
 8007010:	89a3      	ldrh	r3, [r4, #12]
 8007012:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007016:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800701a:	81a3      	strh	r3, [r4, #12]
 800701c:	4632      	mov	r2, r6
 800701e:	463b      	mov	r3, r7
 8007020:	4628      	mov	r0, r5
 8007022:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007026:	f000 b927 	b.w	8007278 <_write_r>

0800702a <__sseek>:
 800702a:	b510      	push	{r4, lr}
 800702c:	460c      	mov	r4, r1
 800702e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007032:	f000 f8fd 	bl	8007230 <_lseek_r>
 8007036:	1c43      	adds	r3, r0, #1
 8007038:	89a3      	ldrh	r3, [r4, #12]
 800703a:	bf15      	itete	ne
 800703c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800703e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007042:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007046:	81a3      	strheq	r3, [r4, #12]
 8007048:	bf18      	it	ne
 800704a:	81a3      	strhne	r3, [r4, #12]
 800704c:	bd10      	pop	{r4, pc}

0800704e <__sclose>:
 800704e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007052:	f000 b8dd 	b.w	8007210 <_close_r>

08007056 <__swbuf_r>:
 8007056:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007058:	460e      	mov	r6, r1
 800705a:	4614      	mov	r4, r2
 800705c:	4605      	mov	r5, r0
 800705e:	b118      	cbz	r0, 8007068 <__swbuf_r+0x12>
 8007060:	6a03      	ldr	r3, [r0, #32]
 8007062:	b90b      	cbnz	r3, 8007068 <__swbuf_r+0x12>
 8007064:	f7ff fe38 	bl	8006cd8 <__sinit>
 8007068:	69a3      	ldr	r3, [r4, #24]
 800706a:	60a3      	str	r3, [r4, #8]
 800706c:	89a3      	ldrh	r3, [r4, #12]
 800706e:	071a      	lsls	r2, r3, #28
 8007070:	d501      	bpl.n	8007076 <__swbuf_r+0x20>
 8007072:	6923      	ldr	r3, [r4, #16]
 8007074:	b943      	cbnz	r3, 8007088 <__swbuf_r+0x32>
 8007076:	4621      	mov	r1, r4
 8007078:	4628      	mov	r0, r5
 800707a:	f000 f82b 	bl	80070d4 <__swsetup_r>
 800707e:	b118      	cbz	r0, 8007088 <__swbuf_r+0x32>
 8007080:	f04f 37ff 	mov.w	r7, #4294967295
 8007084:	4638      	mov	r0, r7
 8007086:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007088:	6823      	ldr	r3, [r4, #0]
 800708a:	6922      	ldr	r2, [r4, #16]
 800708c:	1a98      	subs	r0, r3, r2
 800708e:	6963      	ldr	r3, [r4, #20]
 8007090:	b2f6      	uxtb	r6, r6
 8007092:	4283      	cmp	r3, r0
 8007094:	4637      	mov	r7, r6
 8007096:	dc05      	bgt.n	80070a4 <__swbuf_r+0x4e>
 8007098:	4621      	mov	r1, r4
 800709a:	4628      	mov	r0, r5
 800709c:	f7ff fd54 	bl	8006b48 <_fflush_r>
 80070a0:	2800      	cmp	r0, #0
 80070a2:	d1ed      	bne.n	8007080 <__swbuf_r+0x2a>
 80070a4:	68a3      	ldr	r3, [r4, #8]
 80070a6:	3b01      	subs	r3, #1
 80070a8:	60a3      	str	r3, [r4, #8]
 80070aa:	6823      	ldr	r3, [r4, #0]
 80070ac:	1c5a      	adds	r2, r3, #1
 80070ae:	6022      	str	r2, [r4, #0]
 80070b0:	701e      	strb	r6, [r3, #0]
 80070b2:	6962      	ldr	r2, [r4, #20]
 80070b4:	1c43      	adds	r3, r0, #1
 80070b6:	429a      	cmp	r2, r3
 80070b8:	d004      	beq.n	80070c4 <__swbuf_r+0x6e>
 80070ba:	89a3      	ldrh	r3, [r4, #12]
 80070bc:	07db      	lsls	r3, r3, #31
 80070be:	d5e1      	bpl.n	8007084 <__swbuf_r+0x2e>
 80070c0:	2e0a      	cmp	r6, #10
 80070c2:	d1df      	bne.n	8007084 <__swbuf_r+0x2e>
 80070c4:	4621      	mov	r1, r4
 80070c6:	4628      	mov	r0, r5
 80070c8:	f7ff fd3e 	bl	8006b48 <_fflush_r>
 80070cc:	2800      	cmp	r0, #0
 80070ce:	d0d9      	beq.n	8007084 <__swbuf_r+0x2e>
 80070d0:	e7d6      	b.n	8007080 <__swbuf_r+0x2a>
	...

080070d4 <__swsetup_r>:
 80070d4:	b538      	push	{r3, r4, r5, lr}
 80070d6:	4b29      	ldr	r3, [pc, #164]	@ (800717c <__swsetup_r+0xa8>)
 80070d8:	4605      	mov	r5, r0
 80070da:	6818      	ldr	r0, [r3, #0]
 80070dc:	460c      	mov	r4, r1
 80070de:	b118      	cbz	r0, 80070e8 <__swsetup_r+0x14>
 80070e0:	6a03      	ldr	r3, [r0, #32]
 80070e2:	b90b      	cbnz	r3, 80070e8 <__swsetup_r+0x14>
 80070e4:	f7ff fdf8 	bl	8006cd8 <__sinit>
 80070e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070ec:	0719      	lsls	r1, r3, #28
 80070ee:	d422      	bmi.n	8007136 <__swsetup_r+0x62>
 80070f0:	06da      	lsls	r2, r3, #27
 80070f2:	d407      	bmi.n	8007104 <__swsetup_r+0x30>
 80070f4:	2209      	movs	r2, #9
 80070f6:	602a      	str	r2, [r5, #0]
 80070f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070fc:	81a3      	strh	r3, [r4, #12]
 80070fe:	f04f 30ff 	mov.w	r0, #4294967295
 8007102:	e033      	b.n	800716c <__swsetup_r+0x98>
 8007104:	0758      	lsls	r0, r3, #29
 8007106:	d512      	bpl.n	800712e <__swsetup_r+0x5a>
 8007108:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800710a:	b141      	cbz	r1, 800711e <__swsetup_r+0x4a>
 800710c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007110:	4299      	cmp	r1, r3
 8007112:	d002      	beq.n	800711a <__swsetup_r+0x46>
 8007114:	4628      	mov	r0, r5
 8007116:	f000 f91b 	bl	8007350 <_free_r>
 800711a:	2300      	movs	r3, #0
 800711c:	6363      	str	r3, [r4, #52]	@ 0x34
 800711e:	89a3      	ldrh	r3, [r4, #12]
 8007120:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007124:	81a3      	strh	r3, [r4, #12]
 8007126:	2300      	movs	r3, #0
 8007128:	6063      	str	r3, [r4, #4]
 800712a:	6923      	ldr	r3, [r4, #16]
 800712c:	6023      	str	r3, [r4, #0]
 800712e:	89a3      	ldrh	r3, [r4, #12]
 8007130:	f043 0308 	orr.w	r3, r3, #8
 8007134:	81a3      	strh	r3, [r4, #12]
 8007136:	6923      	ldr	r3, [r4, #16]
 8007138:	b94b      	cbnz	r3, 800714e <__swsetup_r+0x7a>
 800713a:	89a3      	ldrh	r3, [r4, #12]
 800713c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007140:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007144:	d003      	beq.n	800714e <__swsetup_r+0x7a>
 8007146:	4621      	mov	r1, r4
 8007148:	4628      	mov	r0, r5
 800714a:	f000 fe5f 	bl	8007e0c <__smakebuf_r>
 800714e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007152:	f013 0201 	ands.w	r2, r3, #1
 8007156:	d00a      	beq.n	800716e <__swsetup_r+0x9a>
 8007158:	2200      	movs	r2, #0
 800715a:	60a2      	str	r2, [r4, #8]
 800715c:	6962      	ldr	r2, [r4, #20]
 800715e:	4252      	negs	r2, r2
 8007160:	61a2      	str	r2, [r4, #24]
 8007162:	6922      	ldr	r2, [r4, #16]
 8007164:	b942      	cbnz	r2, 8007178 <__swsetup_r+0xa4>
 8007166:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800716a:	d1c5      	bne.n	80070f8 <__swsetup_r+0x24>
 800716c:	bd38      	pop	{r3, r4, r5, pc}
 800716e:	0799      	lsls	r1, r3, #30
 8007170:	bf58      	it	pl
 8007172:	6962      	ldrpl	r2, [r4, #20]
 8007174:	60a2      	str	r2, [r4, #8]
 8007176:	e7f4      	b.n	8007162 <__swsetup_r+0x8e>
 8007178:	2000      	movs	r0, #0
 800717a:	e7f7      	b.n	800716c <__swsetup_r+0x98>
 800717c:	200000b8 	.word	0x200000b8

08007180 <memmove>:
 8007180:	4288      	cmp	r0, r1
 8007182:	b510      	push	{r4, lr}
 8007184:	eb01 0402 	add.w	r4, r1, r2
 8007188:	d902      	bls.n	8007190 <memmove+0x10>
 800718a:	4284      	cmp	r4, r0
 800718c:	4623      	mov	r3, r4
 800718e:	d807      	bhi.n	80071a0 <memmove+0x20>
 8007190:	1e43      	subs	r3, r0, #1
 8007192:	42a1      	cmp	r1, r4
 8007194:	d008      	beq.n	80071a8 <memmove+0x28>
 8007196:	f811 2b01 	ldrb.w	r2, [r1], #1
 800719a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800719e:	e7f8      	b.n	8007192 <memmove+0x12>
 80071a0:	4402      	add	r2, r0
 80071a2:	4601      	mov	r1, r0
 80071a4:	428a      	cmp	r2, r1
 80071a6:	d100      	bne.n	80071aa <memmove+0x2a>
 80071a8:	bd10      	pop	{r4, pc}
 80071aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071b2:	e7f7      	b.n	80071a4 <memmove+0x24>

080071b4 <memset>:
 80071b4:	4402      	add	r2, r0
 80071b6:	4603      	mov	r3, r0
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d100      	bne.n	80071be <memset+0xa>
 80071bc:	4770      	bx	lr
 80071be:	f803 1b01 	strb.w	r1, [r3], #1
 80071c2:	e7f9      	b.n	80071b8 <memset+0x4>

080071c4 <strncmp>:
 80071c4:	b510      	push	{r4, lr}
 80071c6:	b16a      	cbz	r2, 80071e4 <strncmp+0x20>
 80071c8:	3901      	subs	r1, #1
 80071ca:	1884      	adds	r4, r0, r2
 80071cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d103      	bne.n	80071e0 <strncmp+0x1c>
 80071d8:	42a0      	cmp	r0, r4
 80071da:	d001      	beq.n	80071e0 <strncmp+0x1c>
 80071dc:	2a00      	cmp	r2, #0
 80071de:	d1f5      	bne.n	80071cc <strncmp+0x8>
 80071e0:	1ad0      	subs	r0, r2, r3
 80071e2:	bd10      	pop	{r4, pc}
 80071e4:	4610      	mov	r0, r2
 80071e6:	e7fc      	b.n	80071e2 <strncmp+0x1e>

080071e8 <strncpy>:
 80071e8:	b510      	push	{r4, lr}
 80071ea:	3901      	subs	r1, #1
 80071ec:	4603      	mov	r3, r0
 80071ee:	b132      	cbz	r2, 80071fe <strncpy+0x16>
 80071f0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80071f4:	f803 4b01 	strb.w	r4, [r3], #1
 80071f8:	3a01      	subs	r2, #1
 80071fa:	2c00      	cmp	r4, #0
 80071fc:	d1f7      	bne.n	80071ee <strncpy+0x6>
 80071fe:	441a      	add	r2, r3
 8007200:	2100      	movs	r1, #0
 8007202:	4293      	cmp	r3, r2
 8007204:	d100      	bne.n	8007208 <strncpy+0x20>
 8007206:	bd10      	pop	{r4, pc}
 8007208:	f803 1b01 	strb.w	r1, [r3], #1
 800720c:	e7f9      	b.n	8007202 <strncpy+0x1a>
	...

08007210 <_close_r>:
 8007210:	b538      	push	{r3, r4, r5, lr}
 8007212:	4d06      	ldr	r5, [pc, #24]	@ (800722c <_close_r+0x1c>)
 8007214:	2300      	movs	r3, #0
 8007216:	4604      	mov	r4, r0
 8007218:	4608      	mov	r0, r1
 800721a:	602b      	str	r3, [r5, #0]
 800721c:	f7fb f81e 	bl	800225c <_close>
 8007220:	1c43      	adds	r3, r0, #1
 8007222:	d102      	bne.n	800722a <_close_r+0x1a>
 8007224:	682b      	ldr	r3, [r5, #0]
 8007226:	b103      	cbz	r3, 800722a <_close_r+0x1a>
 8007228:	6023      	str	r3, [r4, #0]
 800722a:	bd38      	pop	{r3, r4, r5, pc}
 800722c:	20000808 	.word	0x20000808

08007230 <_lseek_r>:
 8007230:	b538      	push	{r3, r4, r5, lr}
 8007232:	4d07      	ldr	r5, [pc, #28]	@ (8007250 <_lseek_r+0x20>)
 8007234:	4604      	mov	r4, r0
 8007236:	4608      	mov	r0, r1
 8007238:	4611      	mov	r1, r2
 800723a:	2200      	movs	r2, #0
 800723c:	602a      	str	r2, [r5, #0]
 800723e:	461a      	mov	r2, r3
 8007240:	f7fb f833 	bl	80022aa <_lseek>
 8007244:	1c43      	adds	r3, r0, #1
 8007246:	d102      	bne.n	800724e <_lseek_r+0x1e>
 8007248:	682b      	ldr	r3, [r5, #0]
 800724a:	b103      	cbz	r3, 800724e <_lseek_r+0x1e>
 800724c:	6023      	str	r3, [r4, #0]
 800724e:	bd38      	pop	{r3, r4, r5, pc}
 8007250:	20000808 	.word	0x20000808

08007254 <_read_r>:
 8007254:	b538      	push	{r3, r4, r5, lr}
 8007256:	4d07      	ldr	r5, [pc, #28]	@ (8007274 <_read_r+0x20>)
 8007258:	4604      	mov	r4, r0
 800725a:	4608      	mov	r0, r1
 800725c:	4611      	mov	r1, r2
 800725e:	2200      	movs	r2, #0
 8007260:	602a      	str	r2, [r5, #0]
 8007262:	461a      	mov	r2, r3
 8007264:	f7fa ffc1 	bl	80021ea <_read>
 8007268:	1c43      	adds	r3, r0, #1
 800726a:	d102      	bne.n	8007272 <_read_r+0x1e>
 800726c:	682b      	ldr	r3, [r5, #0]
 800726e:	b103      	cbz	r3, 8007272 <_read_r+0x1e>
 8007270:	6023      	str	r3, [r4, #0]
 8007272:	bd38      	pop	{r3, r4, r5, pc}
 8007274:	20000808 	.word	0x20000808

08007278 <_write_r>:
 8007278:	b538      	push	{r3, r4, r5, lr}
 800727a:	4d07      	ldr	r5, [pc, #28]	@ (8007298 <_write_r+0x20>)
 800727c:	4604      	mov	r4, r0
 800727e:	4608      	mov	r0, r1
 8007280:	4611      	mov	r1, r2
 8007282:	2200      	movs	r2, #0
 8007284:	602a      	str	r2, [r5, #0]
 8007286:	461a      	mov	r2, r3
 8007288:	f7fa ffcc 	bl	8002224 <_write>
 800728c:	1c43      	adds	r3, r0, #1
 800728e:	d102      	bne.n	8007296 <_write_r+0x1e>
 8007290:	682b      	ldr	r3, [r5, #0]
 8007292:	b103      	cbz	r3, 8007296 <_write_r+0x1e>
 8007294:	6023      	str	r3, [r4, #0]
 8007296:	bd38      	pop	{r3, r4, r5, pc}
 8007298:	20000808 	.word	0x20000808

0800729c <__errno>:
 800729c:	4b01      	ldr	r3, [pc, #4]	@ (80072a4 <__errno+0x8>)
 800729e:	6818      	ldr	r0, [r3, #0]
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop
 80072a4:	200000b8 	.word	0x200000b8

080072a8 <__libc_init_array>:
 80072a8:	b570      	push	{r4, r5, r6, lr}
 80072aa:	4d0d      	ldr	r5, [pc, #52]	@ (80072e0 <__libc_init_array+0x38>)
 80072ac:	4c0d      	ldr	r4, [pc, #52]	@ (80072e4 <__libc_init_array+0x3c>)
 80072ae:	1b64      	subs	r4, r4, r5
 80072b0:	10a4      	asrs	r4, r4, #2
 80072b2:	2600      	movs	r6, #0
 80072b4:	42a6      	cmp	r6, r4
 80072b6:	d109      	bne.n	80072cc <__libc_init_array+0x24>
 80072b8:	4d0b      	ldr	r5, [pc, #44]	@ (80072e8 <__libc_init_array+0x40>)
 80072ba:	4c0c      	ldr	r4, [pc, #48]	@ (80072ec <__libc_init_array+0x44>)
 80072bc:	f000 fe96 	bl	8007fec <_init>
 80072c0:	1b64      	subs	r4, r4, r5
 80072c2:	10a4      	asrs	r4, r4, #2
 80072c4:	2600      	movs	r6, #0
 80072c6:	42a6      	cmp	r6, r4
 80072c8:	d105      	bne.n	80072d6 <__libc_init_array+0x2e>
 80072ca:	bd70      	pop	{r4, r5, r6, pc}
 80072cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80072d0:	4798      	blx	r3
 80072d2:	3601      	adds	r6, #1
 80072d4:	e7ee      	b.n	80072b4 <__libc_init_array+0xc>
 80072d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80072da:	4798      	blx	r3
 80072dc:	3601      	adds	r6, #1
 80072de:	e7f2      	b.n	80072c6 <__libc_init_array+0x1e>
 80072e0:	0800a57c 	.word	0x0800a57c
 80072e4:	0800a57c 	.word	0x0800a57c
 80072e8:	0800a57c 	.word	0x0800a57c
 80072ec:	0800a580 	.word	0x0800a580

080072f0 <__retarget_lock_init_recursive>:
 80072f0:	4770      	bx	lr

080072f2 <__retarget_lock_acquire_recursive>:
 80072f2:	4770      	bx	lr

080072f4 <__retarget_lock_release_recursive>:
 80072f4:	4770      	bx	lr

080072f6 <memcpy>:
 80072f6:	440a      	add	r2, r1
 80072f8:	4291      	cmp	r1, r2
 80072fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80072fe:	d100      	bne.n	8007302 <memcpy+0xc>
 8007300:	4770      	bx	lr
 8007302:	b510      	push	{r4, lr}
 8007304:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007308:	f803 4f01 	strb.w	r4, [r3, #1]!
 800730c:	4291      	cmp	r1, r2
 800730e:	d1f9      	bne.n	8007304 <memcpy+0xe>
 8007310:	bd10      	pop	{r4, pc}
	...

08007314 <__assert_func>:
 8007314:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007316:	4614      	mov	r4, r2
 8007318:	461a      	mov	r2, r3
 800731a:	4b09      	ldr	r3, [pc, #36]	@ (8007340 <__assert_func+0x2c>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4605      	mov	r5, r0
 8007320:	68d8      	ldr	r0, [r3, #12]
 8007322:	b14c      	cbz	r4, 8007338 <__assert_func+0x24>
 8007324:	4b07      	ldr	r3, [pc, #28]	@ (8007344 <__assert_func+0x30>)
 8007326:	9100      	str	r1, [sp, #0]
 8007328:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800732c:	4906      	ldr	r1, [pc, #24]	@ (8007348 <__assert_func+0x34>)
 800732e:	462b      	mov	r3, r5
 8007330:	f000 fd34 	bl	8007d9c <fiprintf>
 8007334:	f000 fdd8 	bl	8007ee8 <abort>
 8007338:	4b04      	ldr	r3, [pc, #16]	@ (800734c <__assert_func+0x38>)
 800733a:	461c      	mov	r4, r3
 800733c:	e7f3      	b.n	8007326 <__assert_func+0x12>
 800733e:	bf00      	nop
 8007340:	200000b8 	.word	0x200000b8
 8007344:	0800a403 	.word	0x0800a403
 8007348:	0800a410 	.word	0x0800a410
 800734c:	0800a43e 	.word	0x0800a43e

08007350 <_free_r>:
 8007350:	b538      	push	{r3, r4, r5, lr}
 8007352:	4605      	mov	r5, r0
 8007354:	2900      	cmp	r1, #0
 8007356:	d041      	beq.n	80073dc <_free_r+0x8c>
 8007358:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800735c:	1f0c      	subs	r4, r1, #4
 800735e:	2b00      	cmp	r3, #0
 8007360:	bfb8      	it	lt
 8007362:	18e4      	addlt	r4, r4, r3
 8007364:	f000 f8e8 	bl	8007538 <__malloc_lock>
 8007368:	4a1d      	ldr	r2, [pc, #116]	@ (80073e0 <_free_r+0x90>)
 800736a:	6813      	ldr	r3, [r2, #0]
 800736c:	b933      	cbnz	r3, 800737c <_free_r+0x2c>
 800736e:	6063      	str	r3, [r4, #4]
 8007370:	6014      	str	r4, [r2, #0]
 8007372:	4628      	mov	r0, r5
 8007374:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007378:	f000 b8e4 	b.w	8007544 <__malloc_unlock>
 800737c:	42a3      	cmp	r3, r4
 800737e:	d908      	bls.n	8007392 <_free_r+0x42>
 8007380:	6820      	ldr	r0, [r4, #0]
 8007382:	1821      	adds	r1, r4, r0
 8007384:	428b      	cmp	r3, r1
 8007386:	bf01      	itttt	eq
 8007388:	6819      	ldreq	r1, [r3, #0]
 800738a:	685b      	ldreq	r3, [r3, #4]
 800738c:	1809      	addeq	r1, r1, r0
 800738e:	6021      	streq	r1, [r4, #0]
 8007390:	e7ed      	b.n	800736e <_free_r+0x1e>
 8007392:	461a      	mov	r2, r3
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	b10b      	cbz	r3, 800739c <_free_r+0x4c>
 8007398:	42a3      	cmp	r3, r4
 800739a:	d9fa      	bls.n	8007392 <_free_r+0x42>
 800739c:	6811      	ldr	r1, [r2, #0]
 800739e:	1850      	adds	r0, r2, r1
 80073a0:	42a0      	cmp	r0, r4
 80073a2:	d10b      	bne.n	80073bc <_free_r+0x6c>
 80073a4:	6820      	ldr	r0, [r4, #0]
 80073a6:	4401      	add	r1, r0
 80073a8:	1850      	adds	r0, r2, r1
 80073aa:	4283      	cmp	r3, r0
 80073ac:	6011      	str	r1, [r2, #0]
 80073ae:	d1e0      	bne.n	8007372 <_free_r+0x22>
 80073b0:	6818      	ldr	r0, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	6053      	str	r3, [r2, #4]
 80073b6:	4408      	add	r0, r1
 80073b8:	6010      	str	r0, [r2, #0]
 80073ba:	e7da      	b.n	8007372 <_free_r+0x22>
 80073bc:	d902      	bls.n	80073c4 <_free_r+0x74>
 80073be:	230c      	movs	r3, #12
 80073c0:	602b      	str	r3, [r5, #0]
 80073c2:	e7d6      	b.n	8007372 <_free_r+0x22>
 80073c4:	6820      	ldr	r0, [r4, #0]
 80073c6:	1821      	adds	r1, r4, r0
 80073c8:	428b      	cmp	r3, r1
 80073ca:	bf04      	itt	eq
 80073cc:	6819      	ldreq	r1, [r3, #0]
 80073ce:	685b      	ldreq	r3, [r3, #4]
 80073d0:	6063      	str	r3, [r4, #4]
 80073d2:	bf04      	itt	eq
 80073d4:	1809      	addeq	r1, r1, r0
 80073d6:	6021      	streq	r1, [r4, #0]
 80073d8:	6054      	str	r4, [r2, #4]
 80073da:	e7ca      	b.n	8007372 <_free_r+0x22>
 80073dc:	bd38      	pop	{r3, r4, r5, pc}
 80073de:	bf00      	nop
 80073e0:	20000814 	.word	0x20000814

080073e4 <malloc>:
 80073e4:	4b02      	ldr	r3, [pc, #8]	@ (80073f0 <malloc+0xc>)
 80073e6:	4601      	mov	r1, r0
 80073e8:	6818      	ldr	r0, [r3, #0]
 80073ea:	f000 b825 	b.w	8007438 <_malloc_r>
 80073ee:	bf00      	nop
 80073f0:	200000b8 	.word	0x200000b8

080073f4 <sbrk_aligned>:
 80073f4:	b570      	push	{r4, r5, r6, lr}
 80073f6:	4e0f      	ldr	r6, [pc, #60]	@ (8007434 <sbrk_aligned+0x40>)
 80073f8:	460c      	mov	r4, r1
 80073fa:	6831      	ldr	r1, [r6, #0]
 80073fc:	4605      	mov	r5, r0
 80073fe:	b911      	cbnz	r1, 8007406 <sbrk_aligned+0x12>
 8007400:	f000 fd62 	bl	8007ec8 <_sbrk_r>
 8007404:	6030      	str	r0, [r6, #0]
 8007406:	4621      	mov	r1, r4
 8007408:	4628      	mov	r0, r5
 800740a:	f000 fd5d 	bl	8007ec8 <_sbrk_r>
 800740e:	1c43      	adds	r3, r0, #1
 8007410:	d103      	bne.n	800741a <sbrk_aligned+0x26>
 8007412:	f04f 34ff 	mov.w	r4, #4294967295
 8007416:	4620      	mov	r0, r4
 8007418:	bd70      	pop	{r4, r5, r6, pc}
 800741a:	1cc4      	adds	r4, r0, #3
 800741c:	f024 0403 	bic.w	r4, r4, #3
 8007420:	42a0      	cmp	r0, r4
 8007422:	d0f8      	beq.n	8007416 <sbrk_aligned+0x22>
 8007424:	1a21      	subs	r1, r4, r0
 8007426:	4628      	mov	r0, r5
 8007428:	f000 fd4e 	bl	8007ec8 <_sbrk_r>
 800742c:	3001      	adds	r0, #1
 800742e:	d1f2      	bne.n	8007416 <sbrk_aligned+0x22>
 8007430:	e7ef      	b.n	8007412 <sbrk_aligned+0x1e>
 8007432:	bf00      	nop
 8007434:	20000810 	.word	0x20000810

08007438 <_malloc_r>:
 8007438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800743c:	1ccd      	adds	r5, r1, #3
 800743e:	f025 0503 	bic.w	r5, r5, #3
 8007442:	3508      	adds	r5, #8
 8007444:	2d0c      	cmp	r5, #12
 8007446:	bf38      	it	cc
 8007448:	250c      	movcc	r5, #12
 800744a:	2d00      	cmp	r5, #0
 800744c:	4606      	mov	r6, r0
 800744e:	db01      	blt.n	8007454 <_malloc_r+0x1c>
 8007450:	42a9      	cmp	r1, r5
 8007452:	d904      	bls.n	800745e <_malloc_r+0x26>
 8007454:	230c      	movs	r3, #12
 8007456:	6033      	str	r3, [r6, #0]
 8007458:	2000      	movs	r0, #0
 800745a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800745e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007534 <_malloc_r+0xfc>
 8007462:	f000 f869 	bl	8007538 <__malloc_lock>
 8007466:	f8d8 3000 	ldr.w	r3, [r8]
 800746a:	461c      	mov	r4, r3
 800746c:	bb44      	cbnz	r4, 80074c0 <_malloc_r+0x88>
 800746e:	4629      	mov	r1, r5
 8007470:	4630      	mov	r0, r6
 8007472:	f7ff ffbf 	bl	80073f4 <sbrk_aligned>
 8007476:	1c43      	adds	r3, r0, #1
 8007478:	4604      	mov	r4, r0
 800747a:	d158      	bne.n	800752e <_malloc_r+0xf6>
 800747c:	f8d8 4000 	ldr.w	r4, [r8]
 8007480:	4627      	mov	r7, r4
 8007482:	2f00      	cmp	r7, #0
 8007484:	d143      	bne.n	800750e <_malloc_r+0xd6>
 8007486:	2c00      	cmp	r4, #0
 8007488:	d04b      	beq.n	8007522 <_malloc_r+0xea>
 800748a:	6823      	ldr	r3, [r4, #0]
 800748c:	4639      	mov	r1, r7
 800748e:	4630      	mov	r0, r6
 8007490:	eb04 0903 	add.w	r9, r4, r3
 8007494:	f000 fd18 	bl	8007ec8 <_sbrk_r>
 8007498:	4581      	cmp	r9, r0
 800749a:	d142      	bne.n	8007522 <_malloc_r+0xea>
 800749c:	6821      	ldr	r1, [r4, #0]
 800749e:	1a6d      	subs	r5, r5, r1
 80074a0:	4629      	mov	r1, r5
 80074a2:	4630      	mov	r0, r6
 80074a4:	f7ff ffa6 	bl	80073f4 <sbrk_aligned>
 80074a8:	3001      	adds	r0, #1
 80074aa:	d03a      	beq.n	8007522 <_malloc_r+0xea>
 80074ac:	6823      	ldr	r3, [r4, #0]
 80074ae:	442b      	add	r3, r5
 80074b0:	6023      	str	r3, [r4, #0]
 80074b2:	f8d8 3000 	ldr.w	r3, [r8]
 80074b6:	685a      	ldr	r2, [r3, #4]
 80074b8:	bb62      	cbnz	r2, 8007514 <_malloc_r+0xdc>
 80074ba:	f8c8 7000 	str.w	r7, [r8]
 80074be:	e00f      	b.n	80074e0 <_malloc_r+0xa8>
 80074c0:	6822      	ldr	r2, [r4, #0]
 80074c2:	1b52      	subs	r2, r2, r5
 80074c4:	d420      	bmi.n	8007508 <_malloc_r+0xd0>
 80074c6:	2a0b      	cmp	r2, #11
 80074c8:	d917      	bls.n	80074fa <_malloc_r+0xc2>
 80074ca:	1961      	adds	r1, r4, r5
 80074cc:	42a3      	cmp	r3, r4
 80074ce:	6025      	str	r5, [r4, #0]
 80074d0:	bf18      	it	ne
 80074d2:	6059      	strne	r1, [r3, #4]
 80074d4:	6863      	ldr	r3, [r4, #4]
 80074d6:	bf08      	it	eq
 80074d8:	f8c8 1000 	streq.w	r1, [r8]
 80074dc:	5162      	str	r2, [r4, r5]
 80074de:	604b      	str	r3, [r1, #4]
 80074e0:	4630      	mov	r0, r6
 80074e2:	f000 f82f 	bl	8007544 <__malloc_unlock>
 80074e6:	f104 000b 	add.w	r0, r4, #11
 80074ea:	1d23      	adds	r3, r4, #4
 80074ec:	f020 0007 	bic.w	r0, r0, #7
 80074f0:	1ac2      	subs	r2, r0, r3
 80074f2:	bf1c      	itt	ne
 80074f4:	1a1b      	subne	r3, r3, r0
 80074f6:	50a3      	strne	r3, [r4, r2]
 80074f8:	e7af      	b.n	800745a <_malloc_r+0x22>
 80074fa:	6862      	ldr	r2, [r4, #4]
 80074fc:	42a3      	cmp	r3, r4
 80074fe:	bf0c      	ite	eq
 8007500:	f8c8 2000 	streq.w	r2, [r8]
 8007504:	605a      	strne	r2, [r3, #4]
 8007506:	e7eb      	b.n	80074e0 <_malloc_r+0xa8>
 8007508:	4623      	mov	r3, r4
 800750a:	6864      	ldr	r4, [r4, #4]
 800750c:	e7ae      	b.n	800746c <_malloc_r+0x34>
 800750e:	463c      	mov	r4, r7
 8007510:	687f      	ldr	r7, [r7, #4]
 8007512:	e7b6      	b.n	8007482 <_malloc_r+0x4a>
 8007514:	461a      	mov	r2, r3
 8007516:	685b      	ldr	r3, [r3, #4]
 8007518:	42a3      	cmp	r3, r4
 800751a:	d1fb      	bne.n	8007514 <_malloc_r+0xdc>
 800751c:	2300      	movs	r3, #0
 800751e:	6053      	str	r3, [r2, #4]
 8007520:	e7de      	b.n	80074e0 <_malloc_r+0xa8>
 8007522:	230c      	movs	r3, #12
 8007524:	6033      	str	r3, [r6, #0]
 8007526:	4630      	mov	r0, r6
 8007528:	f000 f80c 	bl	8007544 <__malloc_unlock>
 800752c:	e794      	b.n	8007458 <_malloc_r+0x20>
 800752e:	6005      	str	r5, [r0, #0]
 8007530:	e7d6      	b.n	80074e0 <_malloc_r+0xa8>
 8007532:	bf00      	nop
 8007534:	20000814 	.word	0x20000814

08007538 <__malloc_lock>:
 8007538:	4801      	ldr	r0, [pc, #4]	@ (8007540 <__malloc_lock+0x8>)
 800753a:	f7ff beda 	b.w	80072f2 <__retarget_lock_acquire_recursive>
 800753e:	bf00      	nop
 8007540:	2000080c 	.word	0x2000080c

08007544 <__malloc_unlock>:
 8007544:	4801      	ldr	r0, [pc, #4]	@ (800754c <__malloc_unlock+0x8>)
 8007546:	f7ff bed5 	b.w	80072f4 <__retarget_lock_release_recursive>
 800754a:	bf00      	nop
 800754c:	2000080c 	.word	0x2000080c

08007550 <__ssputs_r>:
 8007550:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007554:	688e      	ldr	r6, [r1, #8]
 8007556:	461f      	mov	r7, r3
 8007558:	42be      	cmp	r6, r7
 800755a:	680b      	ldr	r3, [r1, #0]
 800755c:	4682      	mov	sl, r0
 800755e:	460c      	mov	r4, r1
 8007560:	4690      	mov	r8, r2
 8007562:	d82d      	bhi.n	80075c0 <__ssputs_r+0x70>
 8007564:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007568:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800756c:	d026      	beq.n	80075bc <__ssputs_r+0x6c>
 800756e:	6965      	ldr	r5, [r4, #20]
 8007570:	6909      	ldr	r1, [r1, #16]
 8007572:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007576:	eba3 0901 	sub.w	r9, r3, r1
 800757a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800757e:	1c7b      	adds	r3, r7, #1
 8007580:	444b      	add	r3, r9
 8007582:	106d      	asrs	r5, r5, #1
 8007584:	429d      	cmp	r5, r3
 8007586:	bf38      	it	cc
 8007588:	461d      	movcc	r5, r3
 800758a:	0553      	lsls	r3, r2, #21
 800758c:	d527      	bpl.n	80075de <__ssputs_r+0x8e>
 800758e:	4629      	mov	r1, r5
 8007590:	f7ff ff52 	bl	8007438 <_malloc_r>
 8007594:	4606      	mov	r6, r0
 8007596:	b360      	cbz	r0, 80075f2 <__ssputs_r+0xa2>
 8007598:	6921      	ldr	r1, [r4, #16]
 800759a:	464a      	mov	r2, r9
 800759c:	f7ff feab 	bl	80072f6 <memcpy>
 80075a0:	89a3      	ldrh	r3, [r4, #12]
 80075a2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80075a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075aa:	81a3      	strh	r3, [r4, #12]
 80075ac:	6126      	str	r6, [r4, #16]
 80075ae:	6165      	str	r5, [r4, #20]
 80075b0:	444e      	add	r6, r9
 80075b2:	eba5 0509 	sub.w	r5, r5, r9
 80075b6:	6026      	str	r6, [r4, #0]
 80075b8:	60a5      	str	r5, [r4, #8]
 80075ba:	463e      	mov	r6, r7
 80075bc:	42be      	cmp	r6, r7
 80075be:	d900      	bls.n	80075c2 <__ssputs_r+0x72>
 80075c0:	463e      	mov	r6, r7
 80075c2:	6820      	ldr	r0, [r4, #0]
 80075c4:	4632      	mov	r2, r6
 80075c6:	4641      	mov	r1, r8
 80075c8:	f7ff fdda 	bl	8007180 <memmove>
 80075cc:	68a3      	ldr	r3, [r4, #8]
 80075ce:	1b9b      	subs	r3, r3, r6
 80075d0:	60a3      	str	r3, [r4, #8]
 80075d2:	6823      	ldr	r3, [r4, #0]
 80075d4:	4433      	add	r3, r6
 80075d6:	6023      	str	r3, [r4, #0]
 80075d8:	2000      	movs	r0, #0
 80075da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075de:	462a      	mov	r2, r5
 80075e0:	f000 fc89 	bl	8007ef6 <_realloc_r>
 80075e4:	4606      	mov	r6, r0
 80075e6:	2800      	cmp	r0, #0
 80075e8:	d1e0      	bne.n	80075ac <__ssputs_r+0x5c>
 80075ea:	6921      	ldr	r1, [r4, #16]
 80075ec:	4650      	mov	r0, sl
 80075ee:	f7ff feaf 	bl	8007350 <_free_r>
 80075f2:	230c      	movs	r3, #12
 80075f4:	f8ca 3000 	str.w	r3, [sl]
 80075f8:	89a3      	ldrh	r3, [r4, #12]
 80075fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075fe:	81a3      	strh	r3, [r4, #12]
 8007600:	f04f 30ff 	mov.w	r0, #4294967295
 8007604:	e7e9      	b.n	80075da <__ssputs_r+0x8a>
	...

08007608 <_svfiprintf_r>:
 8007608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760c:	4698      	mov	r8, r3
 800760e:	898b      	ldrh	r3, [r1, #12]
 8007610:	061b      	lsls	r3, r3, #24
 8007612:	b09d      	sub	sp, #116	@ 0x74
 8007614:	4607      	mov	r7, r0
 8007616:	460d      	mov	r5, r1
 8007618:	4614      	mov	r4, r2
 800761a:	d510      	bpl.n	800763e <_svfiprintf_r+0x36>
 800761c:	690b      	ldr	r3, [r1, #16]
 800761e:	b973      	cbnz	r3, 800763e <_svfiprintf_r+0x36>
 8007620:	2140      	movs	r1, #64	@ 0x40
 8007622:	f7ff ff09 	bl	8007438 <_malloc_r>
 8007626:	6028      	str	r0, [r5, #0]
 8007628:	6128      	str	r0, [r5, #16]
 800762a:	b930      	cbnz	r0, 800763a <_svfiprintf_r+0x32>
 800762c:	230c      	movs	r3, #12
 800762e:	603b      	str	r3, [r7, #0]
 8007630:	f04f 30ff 	mov.w	r0, #4294967295
 8007634:	b01d      	add	sp, #116	@ 0x74
 8007636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800763a:	2340      	movs	r3, #64	@ 0x40
 800763c:	616b      	str	r3, [r5, #20]
 800763e:	2300      	movs	r3, #0
 8007640:	9309      	str	r3, [sp, #36]	@ 0x24
 8007642:	2320      	movs	r3, #32
 8007644:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007648:	f8cd 800c 	str.w	r8, [sp, #12]
 800764c:	2330      	movs	r3, #48	@ 0x30
 800764e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80077ec <_svfiprintf_r+0x1e4>
 8007652:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007656:	f04f 0901 	mov.w	r9, #1
 800765a:	4623      	mov	r3, r4
 800765c:	469a      	mov	sl, r3
 800765e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007662:	b10a      	cbz	r2, 8007668 <_svfiprintf_r+0x60>
 8007664:	2a25      	cmp	r2, #37	@ 0x25
 8007666:	d1f9      	bne.n	800765c <_svfiprintf_r+0x54>
 8007668:	ebba 0b04 	subs.w	fp, sl, r4
 800766c:	d00b      	beq.n	8007686 <_svfiprintf_r+0x7e>
 800766e:	465b      	mov	r3, fp
 8007670:	4622      	mov	r2, r4
 8007672:	4629      	mov	r1, r5
 8007674:	4638      	mov	r0, r7
 8007676:	f7ff ff6b 	bl	8007550 <__ssputs_r>
 800767a:	3001      	adds	r0, #1
 800767c:	f000 80a7 	beq.w	80077ce <_svfiprintf_r+0x1c6>
 8007680:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007682:	445a      	add	r2, fp
 8007684:	9209      	str	r2, [sp, #36]	@ 0x24
 8007686:	f89a 3000 	ldrb.w	r3, [sl]
 800768a:	2b00      	cmp	r3, #0
 800768c:	f000 809f 	beq.w	80077ce <_svfiprintf_r+0x1c6>
 8007690:	2300      	movs	r3, #0
 8007692:	f04f 32ff 	mov.w	r2, #4294967295
 8007696:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800769a:	f10a 0a01 	add.w	sl, sl, #1
 800769e:	9304      	str	r3, [sp, #16]
 80076a0:	9307      	str	r3, [sp, #28]
 80076a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80076a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80076a8:	4654      	mov	r4, sl
 80076aa:	2205      	movs	r2, #5
 80076ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076b0:	484e      	ldr	r0, [pc, #312]	@ (80077ec <_svfiprintf_r+0x1e4>)
 80076b2:	f7f8 fda5 	bl	8000200 <memchr>
 80076b6:	9a04      	ldr	r2, [sp, #16]
 80076b8:	b9d8      	cbnz	r0, 80076f2 <_svfiprintf_r+0xea>
 80076ba:	06d0      	lsls	r0, r2, #27
 80076bc:	bf44      	itt	mi
 80076be:	2320      	movmi	r3, #32
 80076c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076c4:	0711      	lsls	r1, r2, #28
 80076c6:	bf44      	itt	mi
 80076c8:	232b      	movmi	r3, #43	@ 0x2b
 80076ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076ce:	f89a 3000 	ldrb.w	r3, [sl]
 80076d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80076d4:	d015      	beq.n	8007702 <_svfiprintf_r+0xfa>
 80076d6:	9a07      	ldr	r2, [sp, #28]
 80076d8:	4654      	mov	r4, sl
 80076da:	2000      	movs	r0, #0
 80076dc:	f04f 0c0a 	mov.w	ip, #10
 80076e0:	4621      	mov	r1, r4
 80076e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076e6:	3b30      	subs	r3, #48	@ 0x30
 80076e8:	2b09      	cmp	r3, #9
 80076ea:	d94b      	bls.n	8007784 <_svfiprintf_r+0x17c>
 80076ec:	b1b0      	cbz	r0, 800771c <_svfiprintf_r+0x114>
 80076ee:	9207      	str	r2, [sp, #28]
 80076f0:	e014      	b.n	800771c <_svfiprintf_r+0x114>
 80076f2:	eba0 0308 	sub.w	r3, r0, r8
 80076f6:	fa09 f303 	lsl.w	r3, r9, r3
 80076fa:	4313      	orrs	r3, r2
 80076fc:	9304      	str	r3, [sp, #16]
 80076fe:	46a2      	mov	sl, r4
 8007700:	e7d2      	b.n	80076a8 <_svfiprintf_r+0xa0>
 8007702:	9b03      	ldr	r3, [sp, #12]
 8007704:	1d19      	adds	r1, r3, #4
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	9103      	str	r1, [sp, #12]
 800770a:	2b00      	cmp	r3, #0
 800770c:	bfbb      	ittet	lt
 800770e:	425b      	neglt	r3, r3
 8007710:	f042 0202 	orrlt.w	r2, r2, #2
 8007714:	9307      	strge	r3, [sp, #28]
 8007716:	9307      	strlt	r3, [sp, #28]
 8007718:	bfb8      	it	lt
 800771a:	9204      	strlt	r2, [sp, #16]
 800771c:	7823      	ldrb	r3, [r4, #0]
 800771e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007720:	d10a      	bne.n	8007738 <_svfiprintf_r+0x130>
 8007722:	7863      	ldrb	r3, [r4, #1]
 8007724:	2b2a      	cmp	r3, #42	@ 0x2a
 8007726:	d132      	bne.n	800778e <_svfiprintf_r+0x186>
 8007728:	9b03      	ldr	r3, [sp, #12]
 800772a:	1d1a      	adds	r2, r3, #4
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	9203      	str	r2, [sp, #12]
 8007730:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007734:	3402      	adds	r4, #2
 8007736:	9305      	str	r3, [sp, #20]
 8007738:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80077fc <_svfiprintf_r+0x1f4>
 800773c:	7821      	ldrb	r1, [r4, #0]
 800773e:	2203      	movs	r2, #3
 8007740:	4650      	mov	r0, sl
 8007742:	f7f8 fd5d 	bl	8000200 <memchr>
 8007746:	b138      	cbz	r0, 8007758 <_svfiprintf_r+0x150>
 8007748:	9b04      	ldr	r3, [sp, #16]
 800774a:	eba0 000a 	sub.w	r0, r0, sl
 800774e:	2240      	movs	r2, #64	@ 0x40
 8007750:	4082      	lsls	r2, r0
 8007752:	4313      	orrs	r3, r2
 8007754:	3401      	adds	r4, #1
 8007756:	9304      	str	r3, [sp, #16]
 8007758:	f814 1b01 	ldrb.w	r1, [r4], #1
 800775c:	4824      	ldr	r0, [pc, #144]	@ (80077f0 <_svfiprintf_r+0x1e8>)
 800775e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007762:	2206      	movs	r2, #6
 8007764:	f7f8 fd4c 	bl	8000200 <memchr>
 8007768:	2800      	cmp	r0, #0
 800776a:	d036      	beq.n	80077da <_svfiprintf_r+0x1d2>
 800776c:	4b21      	ldr	r3, [pc, #132]	@ (80077f4 <_svfiprintf_r+0x1ec>)
 800776e:	bb1b      	cbnz	r3, 80077b8 <_svfiprintf_r+0x1b0>
 8007770:	9b03      	ldr	r3, [sp, #12]
 8007772:	3307      	adds	r3, #7
 8007774:	f023 0307 	bic.w	r3, r3, #7
 8007778:	3308      	adds	r3, #8
 800777a:	9303      	str	r3, [sp, #12]
 800777c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800777e:	4433      	add	r3, r6
 8007780:	9309      	str	r3, [sp, #36]	@ 0x24
 8007782:	e76a      	b.n	800765a <_svfiprintf_r+0x52>
 8007784:	fb0c 3202 	mla	r2, ip, r2, r3
 8007788:	460c      	mov	r4, r1
 800778a:	2001      	movs	r0, #1
 800778c:	e7a8      	b.n	80076e0 <_svfiprintf_r+0xd8>
 800778e:	2300      	movs	r3, #0
 8007790:	3401      	adds	r4, #1
 8007792:	9305      	str	r3, [sp, #20]
 8007794:	4619      	mov	r1, r3
 8007796:	f04f 0c0a 	mov.w	ip, #10
 800779a:	4620      	mov	r0, r4
 800779c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077a0:	3a30      	subs	r2, #48	@ 0x30
 80077a2:	2a09      	cmp	r2, #9
 80077a4:	d903      	bls.n	80077ae <_svfiprintf_r+0x1a6>
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d0c6      	beq.n	8007738 <_svfiprintf_r+0x130>
 80077aa:	9105      	str	r1, [sp, #20]
 80077ac:	e7c4      	b.n	8007738 <_svfiprintf_r+0x130>
 80077ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80077b2:	4604      	mov	r4, r0
 80077b4:	2301      	movs	r3, #1
 80077b6:	e7f0      	b.n	800779a <_svfiprintf_r+0x192>
 80077b8:	ab03      	add	r3, sp, #12
 80077ba:	9300      	str	r3, [sp, #0]
 80077bc:	462a      	mov	r2, r5
 80077be:	4b0e      	ldr	r3, [pc, #56]	@ (80077f8 <_svfiprintf_r+0x1f0>)
 80077c0:	a904      	add	r1, sp, #16
 80077c2:	4638      	mov	r0, r7
 80077c4:	f3af 8000 	nop.w
 80077c8:	1c42      	adds	r2, r0, #1
 80077ca:	4606      	mov	r6, r0
 80077cc:	d1d6      	bne.n	800777c <_svfiprintf_r+0x174>
 80077ce:	89ab      	ldrh	r3, [r5, #12]
 80077d0:	065b      	lsls	r3, r3, #25
 80077d2:	f53f af2d 	bmi.w	8007630 <_svfiprintf_r+0x28>
 80077d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077d8:	e72c      	b.n	8007634 <_svfiprintf_r+0x2c>
 80077da:	ab03      	add	r3, sp, #12
 80077dc:	9300      	str	r3, [sp, #0]
 80077de:	462a      	mov	r2, r5
 80077e0:	4b05      	ldr	r3, [pc, #20]	@ (80077f8 <_svfiprintf_r+0x1f0>)
 80077e2:	a904      	add	r1, sp, #16
 80077e4:	4638      	mov	r0, r7
 80077e6:	f000 f9bb 	bl	8007b60 <_printf_i>
 80077ea:	e7ed      	b.n	80077c8 <_svfiprintf_r+0x1c0>
 80077ec:	0800a43f 	.word	0x0800a43f
 80077f0:	0800a449 	.word	0x0800a449
 80077f4:	00000000 	.word	0x00000000
 80077f8:	08007551 	.word	0x08007551
 80077fc:	0800a445 	.word	0x0800a445

08007800 <__sfputc_r>:
 8007800:	6893      	ldr	r3, [r2, #8]
 8007802:	3b01      	subs	r3, #1
 8007804:	2b00      	cmp	r3, #0
 8007806:	b410      	push	{r4}
 8007808:	6093      	str	r3, [r2, #8]
 800780a:	da08      	bge.n	800781e <__sfputc_r+0x1e>
 800780c:	6994      	ldr	r4, [r2, #24]
 800780e:	42a3      	cmp	r3, r4
 8007810:	db01      	blt.n	8007816 <__sfputc_r+0x16>
 8007812:	290a      	cmp	r1, #10
 8007814:	d103      	bne.n	800781e <__sfputc_r+0x1e>
 8007816:	f85d 4b04 	ldr.w	r4, [sp], #4
 800781a:	f7ff bc1c 	b.w	8007056 <__swbuf_r>
 800781e:	6813      	ldr	r3, [r2, #0]
 8007820:	1c58      	adds	r0, r3, #1
 8007822:	6010      	str	r0, [r2, #0]
 8007824:	7019      	strb	r1, [r3, #0]
 8007826:	4608      	mov	r0, r1
 8007828:	f85d 4b04 	ldr.w	r4, [sp], #4
 800782c:	4770      	bx	lr

0800782e <__sfputs_r>:
 800782e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007830:	4606      	mov	r6, r0
 8007832:	460f      	mov	r7, r1
 8007834:	4614      	mov	r4, r2
 8007836:	18d5      	adds	r5, r2, r3
 8007838:	42ac      	cmp	r4, r5
 800783a:	d101      	bne.n	8007840 <__sfputs_r+0x12>
 800783c:	2000      	movs	r0, #0
 800783e:	e007      	b.n	8007850 <__sfputs_r+0x22>
 8007840:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007844:	463a      	mov	r2, r7
 8007846:	4630      	mov	r0, r6
 8007848:	f7ff ffda 	bl	8007800 <__sfputc_r>
 800784c:	1c43      	adds	r3, r0, #1
 800784e:	d1f3      	bne.n	8007838 <__sfputs_r+0xa>
 8007850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007854 <_vfiprintf_r>:
 8007854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007858:	460d      	mov	r5, r1
 800785a:	b09d      	sub	sp, #116	@ 0x74
 800785c:	4614      	mov	r4, r2
 800785e:	4698      	mov	r8, r3
 8007860:	4606      	mov	r6, r0
 8007862:	b118      	cbz	r0, 800786c <_vfiprintf_r+0x18>
 8007864:	6a03      	ldr	r3, [r0, #32]
 8007866:	b90b      	cbnz	r3, 800786c <_vfiprintf_r+0x18>
 8007868:	f7ff fa36 	bl	8006cd8 <__sinit>
 800786c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800786e:	07d9      	lsls	r1, r3, #31
 8007870:	d405      	bmi.n	800787e <_vfiprintf_r+0x2a>
 8007872:	89ab      	ldrh	r3, [r5, #12]
 8007874:	059a      	lsls	r2, r3, #22
 8007876:	d402      	bmi.n	800787e <_vfiprintf_r+0x2a>
 8007878:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800787a:	f7ff fd3a 	bl	80072f2 <__retarget_lock_acquire_recursive>
 800787e:	89ab      	ldrh	r3, [r5, #12]
 8007880:	071b      	lsls	r3, r3, #28
 8007882:	d501      	bpl.n	8007888 <_vfiprintf_r+0x34>
 8007884:	692b      	ldr	r3, [r5, #16]
 8007886:	b99b      	cbnz	r3, 80078b0 <_vfiprintf_r+0x5c>
 8007888:	4629      	mov	r1, r5
 800788a:	4630      	mov	r0, r6
 800788c:	f7ff fc22 	bl	80070d4 <__swsetup_r>
 8007890:	b170      	cbz	r0, 80078b0 <_vfiprintf_r+0x5c>
 8007892:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007894:	07dc      	lsls	r4, r3, #31
 8007896:	d504      	bpl.n	80078a2 <_vfiprintf_r+0x4e>
 8007898:	f04f 30ff 	mov.w	r0, #4294967295
 800789c:	b01d      	add	sp, #116	@ 0x74
 800789e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078a2:	89ab      	ldrh	r3, [r5, #12]
 80078a4:	0598      	lsls	r0, r3, #22
 80078a6:	d4f7      	bmi.n	8007898 <_vfiprintf_r+0x44>
 80078a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078aa:	f7ff fd23 	bl	80072f4 <__retarget_lock_release_recursive>
 80078ae:	e7f3      	b.n	8007898 <_vfiprintf_r+0x44>
 80078b0:	2300      	movs	r3, #0
 80078b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80078b4:	2320      	movs	r3, #32
 80078b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80078ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80078be:	2330      	movs	r3, #48	@ 0x30
 80078c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007a70 <_vfiprintf_r+0x21c>
 80078c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80078c8:	f04f 0901 	mov.w	r9, #1
 80078cc:	4623      	mov	r3, r4
 80078ce:	469a      	mov	sl, r3
 80078d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078d4:	b10a      	cbz	r2, 80078da <_vfiprintf_r+0x86>
 80078d6:	2a25      	cmp	r2, #37	@ 0x25
 80078d8:	d1f9      	bne.n	80078ce <_vfiprintf_r+0x7a>
 80078da:	ebba 0b04 	subs.w	fp, sl, r4
 80078de:	d00b      	beq.n	80078f8 <_vfiprintf_r+0xa4>
 80078e0:	465b      	mov	r3, fp
 80078e2:	4622      	mov	r2, r4
 80078e4:	4629      	mov	r1, r5
 80078e6:	4630      	mov	r0, r6
 80078e8:	f7ff ffa1 	bl	800782e <__sfputs_r>
 80078ec:	3001      	adds	r0, #1
 80078ee:	f000 80a7 	beq.w	8007a40 <_vfiprintf_r+0x1ec>
 80078f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078f4:	445a      	add	r2, fp
 80078f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80078f8:	f89a 3000 	ldrb.w	r3, [sl]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	f000 809f 	beq.w	8007a40 <_vfiprintf_r+0x1ec>
 8007902:	2300      	movs	r3, #0
 8007904:	f04f 32ff 	mov.w	r2, #4294967295
 8007908:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800790c:	f10a 0a01 	add.w	sl, sl, #1
 8007910:	9304      	str	r3, [sp, #16]
 8007912:	9307      	str	r3, [sp, #28]
 8007914:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007918:	931a      	str	r3, [sp, #104]	@ 0x68
 800791a:	4654      	mov	r4, sl
 800791c:	2205      	movs	r2, #5
 800791e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007922:	4853      	ldr	r0, [pc, #332]	@ (8007a70 <_vfiprintf_r+0x21c>)
 8007924:	f7f8 fc6c 	bl	8000200 <memchr>
 8007928:	9a04      	ldr	r2, [sp, #16]
 800792a:	b9d8      	cbnz	r0, 8007964 <_vfiprintf_r+0x110>
 800792c:	06d1      	lsls	r1, r2, #27
 800792e:	bf44      	itt	mi
 8007930:	2320      	movmi	r3, #32
 8007932:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007936:	0713      	lsls	r3, r2, #28
 8007938:	bf44      	itt	mi
 800793a:	232b      	movmi	r3, #43	@ 0x2b
 800793c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007940:	f89a 3000 	ldrb.w	r3, [sl]
 8007944:	2b2a      	cmp	r3, #42	@ 0x2a
 8007946:	d015      	beq.n	8007974 <_vfiprintf_r+0x120>
 8007948:	9a07      	ldr	r2, [sp, #28]
 800794a:	4654      	mov	r4, sl
 800794c:	2000      	movs	r0, #0
 800794e:	f04f 0c0a 	mov.w	ip, #10
 8007952:	4621      	mov	r1, r4
 8007954:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007958:	3b30      	subs	r3, #48	@ 0x30
 800795a:	2b09      	cmp	r3, #9
 800795c:	d94b      	bls.n	80079f6 <_vfiprintf_r+0x1a2>
 800795e:	b1b0      	cbz	r0, 800798e <_vfiprintf_r+0x13a>
 8007960:	9207      	str	r2, [sp, #28]
 8007962:	e014      	b.n	800798e <_vfiprintf_r+0x13a>
 8007964:	eba0 0308 	sub.w	r3, r0, r8
 8007968:	fa09 f303 	lsl.w	r3, r9, r3
 800796c:	4313      	orrs	r3, r2
 800796e:	9304      	str	r3, [sp, #16]
 8007970:	46a2      	mov	sl, r4
 8007972:	e7d2      	b.n	800791a <_vfiprintf_r+0xc6>
 8007974:	9b03      	ldr	r3, [sp, #12]
 8007976:	1d19      	adds	r1, r3, #4
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	9103      	str	r1, [sp, #12]
 800797c:	2b00      	cmp	r3, #0
 800797e:	bfbb      	ittet	lt
 8007980:	425b      	neglt	r3, r3
 8007982:	f042 0202 	orrlt.w	r2, r2, #2
 8007986:	9307      	strge	r3, [sp, #28]
 8007988:	9307      	strlt	r3, [sp, #28]
 800798a:	bfb8      	it	lt
 800798c:	9204      	strlt	r2, [sp, #16]
 800798e:	7823      	ldrb	r3, [r4, #0]
 8007990:	2b2e      	cmp	r3, #46	@ 0x2e
 8007992:	d10a      	bne.n	80079aa <_vfiprintf_r+0x156>
 8007994:	7863      	ldrb	r3, [r4, #1]
 8007996:	2b2a      	cmp	r3, #42	@ 0x2a
 8007998:	d132      	bne.n	8007a00 <_vfiprintf_r+0x1ac>
 800799a:	9b03      	ldr	r3, [sp, #12]
 800799c:	1d1a      	adds	r2, r3, #4
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	9203      	str	r2, [sp, #12]
 80079a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80079a6:	3402      	adds	r4, #2
 80079a8:	9305      	str	r3, [sp, #20]
 80079aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007a80 <_vfiprintf_r+0x22c>
 80079ae:	7821      	ldrb	r1, [r4, #0]
 80079b0:	2203      	movs	r2, #3
 80079b2:	4650      	mov	r0, sl
 80079b4:	f7f8 fc24 	bl	8000200 <memchr>
 80079b8:	b138      	cbz	r0, 80079ca <_vfiprintf_r+0x176>
 80079ba:	9b04      	ldr	r3, [sp, #16]
 80079bc:	eba0 000a 	sub.w	r0, r0, sl
 80079c0:	2240      	movs	r2, #64	@ 0x40
 80079c2:	4082      	lsls	r2, r0
 80079c4:	4313      	orrs	r3, r2
 80079c6:	3401      	adds	r4, #1
 80079c8:	9304      	str	r3, [sp, #16]
 80079ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079ce:	4829      	ldr	r0, [pc, #164]	@ (8007a74 <_vfiprintf_r+0x220>)
 80079d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80079d4:	2206      	movs	r2, #6
 80079d6:	f7f8 fc13 	bl	8000200 <memchr>
 80079da:	2800      	cmp	r0, #0
 80079dc:	d03f      	beq.n	8007a5e <_vfiprintf_r+0x20a>
 80079de:	4b26      	ldr	r3, [pc, #152]	@ (8007a78 <_vfiprintf_r+0x224>)
 80079e0:	bb1b      	cbnz	r3, 8007a2a <_vfiprintf_r+0x1d6>
 80079e2:	9b03      	ldr	r3, [sp, #12]
 80079e4:	3307      	adds	r3, #7
 80079e6:	f023 0307 	bic.w	r3, r3, #7
 80079ea:	3308      	adds	r3, #8
 80079ec:	9303      	str	r3, [sp, #12]
 80079ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079f0:	443b      	add	r3, r7
 80079f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80079f4:	e76a      	b.n	80078cc <_vfiprintf_r+0x78>
 80079f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80079fa:	460c      	mov	r4, r1
 80079fc:	2001      	movs	r0, #1
 80079fe:	e7a8      	b.n	8007952 <_vfiprintf_r+0xfe>
 8007a00:	2300      	movs	r3, #0
 8007a02:	3401      	adds	r4, #1
 8007a04:	9305      	str	r3, [sp, #20]
 8007a06:	4619      	mov	r1, r3
 8007a08:	f04f 0c0a 	mov.w	ip, #10
 8007a0c:	4620      	mov	r0, r4
 8007a0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a12:	3a30      	subs	r2, #48	@ 0x30
 8007a14:	2a09      	cmp	r2, #9
 8007a16:	d903      	bls.n	8007a20 <_vfiprintf_r+0x1cc>
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d0c6      	beq.n	80079aa <_vfiprintf_r+0x156>
 8007a1c:	9105      	str	r1, [sp, #20]
 8007a1e:	e7c4      	b.n	80079aa <_vfiprintf_r+0x156>
 8007a20:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a24:	4604      	mov	r4, r0
 8007a26:	2301      	movs	r3, #1
 8007a28:	e7f0      	b.n	8007a0c <_vfiprintf_r+0x1b8>
 8007a2a:	ab03      	add	r3, sp, #12
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	462a      	mov	r2, r5
 8007a30:	4b12      	ldr	r3, [pc, #72]	@ (8007a7c <_vfiprintf_r+0x228>)
 8007a32:	a904      	add	r1, sp, #16
 8007a34:	4630      	mov	r0, r6
 8007a36:	f3af 8000 	nop.w
 8007a3a:	4607      	mov	r7, r0
 8007a3c:	1c78      	adds	r0, r7, #1
 8007a3e:	d1d6      	bne.n	80079ee <_vfiprintf_r+0x19a>
 8007a40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a42:	07d9      	lsls	r1, r3, #31
 8007a44:	d405      	bmi.n	8007a52 <_vfiprintf_r+0x1fe>
 8007a46:	89ab      	ldrh	r3, [r5, #12]
 8007a48:	059a      	lsls	r2, r3, #22
 8007a4a:	d402      	bmi.n	8007a52 <_vfiprintf_r+0x1fe>
 8007a4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a4e:	f7ff fc51 	bl	80072f4 <__retarget_lock_release_recursive>
 8007a52:	89ab      	ldrh	r3, [r5, #12]
 8007a54:	065b      	lsls	r3, r3, #25
 8007a56:	f53f af1f 	bmi.w	8007898 <_vfiprintf_r+0x44>
 8007a5a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a5c:	e71e      	b.n	800789c <_vfiprintf_r+0x48>
 8007a5e:	ab03      	add	r3, sp, #12
 8007a60:	9300      	str	r3, [sp, #0]
 8007a62:	462a      	mov	r2, r5
 8007a64:	4b05      	ldr	r3, [pc, #20]	@ (8007a7c <_vfiprintf_r+0x228>)
 8007a66:	a904      	add	r1, sp, #16
 8007a68:	4630      	mov	r0, r6
 8007a6a:	f000 f879 	bl	8007b60 <_printf_i>
 8007a6e:	e7e4      	b.n	8007a3a <_vfiprintf_r+0x1e6>
 8007a70:	0800a43f 	.word	0x0800a43f
 8007a74:	0800a449 	.word	0x0800a449
 8007a78:	00000000 	.word	0x00000000
 8007a7c:	0800782f 	.word	0x0800782f
 8007a80:	0800a445 	.word	0x0800a445

08007a84 <_printf_common>:
 8007a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a88:	4616      	mov	r6, r2
 8007a8a:	4698      	mov	r8, r3
 8007a8c:	688a      	ldr	r2, [r1, #8]
 8007a8e:	690b      	ldr	r3, [r1, #16]
 8007a90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007a94:	4293      	cmp	r3, r2
 8007a96:	bfb8      	it	lt
 8007a98:	4613      	movlt	r3, r2
 8007a9a:	6033      	str	r3, [r6, #0]
 8007a9c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007aa0:	4607      	mov	r7, r0
 8007aa2:	460c      	mov	r4, r1
 8007aa4:	b10a      	cbz	r2, 8007aaa <_printf_common+0x26>
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	6033      	str	r3, [r6, #0]
 8007aaa:	6823      	ldr	r3, [r4, #0]
 8007aac:	0699      	lsls	r1, r3, #26
 8007aae:	bf42      	ittt	mi
 8007ab0:	6833      	ldrmi	r3, [r6, #0]
 8007ab2:	3302      	addmi	r3, #2
 8007ab4:	6033      	strmi	r3, [r6, #0]
 8007ab6:	6825      	ldr	r5, [r4, #0]
 8007ab8:	f015 0506 	ands.w	r5, r5, #6
 8007abc:	d106      	bne.n	8007acc <_printf_common+0x48>
 8007abe:	f104 0a19 	add.w	sl, r4, #25
 8007ac2:	68e3      	ldr	r3, [r4, #12]
 8007ac4:	6832      	ldr	r2, [r6, #0]
 8007ac6:	1a9b      	subs	r3, r3, r2
 8007ac8:	42ab      	cmp	r3, r5
 8007aca:	dc26      	bgt.n	8007b1a <_printf_common+0x96>
 8007acc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ad0:	6822      	ldr	r2, [r4, #0]
 8007ad2:	3b00      	subs	r3, #0
 8007ad4:	bf18      	it	ne
 8007ad6:	2301      	movne	r3, #1
 8007ad8:	0692      	lsls	r2, r2, #26
 8007ada:	d42b      	bmi.n	8007b34 <_printf_common+0xb0>
 8007adc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007ae0:	4641      	mov	r1, r8
 8007ae2:	4638      	mov	r0, r7
 8007ae4:	47c8      	blx	r9
 8007ae6:	3001      	adds	r0, #1
 8007ae8:	d01e      	beq.n	8007b28 <_printf_common+0xa4>
 8007aea:	6823      	ldr	r3, [r4, #0]
 8007aec:	6922      	ldr	r2, [r4, #16]
 8007aee:	f003 0306 	and.w	r3, r3, #6
 8007af2:	2b04      	cmp	r3, #4
 8007af4:	bf02      	ittt	eq
 8007af6:	68e5      	ldreq	r5, [r4, #12]
 8007af8:	6833      	ldreq	r3, [r6, #0]
 8007afa:	1aed      	subeq	r5, r5, r3
 8007afc:	68a3      	ldr	r3, [r4, #8]
 8007afe:	bf0c      	ite	eq
 8007b00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b04:	2500      	movne	r5, #0
 8007b06:	4293      	cmp	r3, r2
 8007b08:	bfc4      	itt	gt
 8007b0a:	1a9b      	subgt	r3, r3, r2
 8007b0c:	18ed      	addgt	r5, r5, r3
 8007b0e:	2600      	movs	r6, #0
 8007b10:	341a      	adds	r4, #26
 8007b12:	42b5      	cmp	r5, r6
 8007b14:	d11a      	bne.n	8007b4c <_printf_common+0xc8>
 8007b16:	2000      	movs	r0, #0
 8007b18:	e008      	b.n	8007b2c <_printf_common+0xa8>
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	4652      	mov	r2, sl
 8007b1e:	4641      	mov	r1, r8
 8007b20:	4638      	mov	r0, r7
 8007b22:	47c8      	blx	r9
 8007b24:	3001      	adds	r0, #1
 8007b26:	d103      	bne.n	8007b30 <_printf_common+0xac>
 8007b28:	f04f 30ff 	mov.w	r0, #4294967295
 8007b2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b30:	3501      	adds	r5, #1
 8007b32:	e7c6      	b.n	8007ac2 <_printf_common+0x3e>
 8007b34:	18e1      	adds	r1, r4, r3
 8007b36:	1c5a      	adds	r2, r3, #1
 8007b38:	2030      	movs	r0, #48	@ 0x30
 8007b3a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007b3e:	4422      	add	r2, r4
 8007b40:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007b44:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007b48:	3302      	adds	r3, #2
 8007b4a:	e7c7      	b.n	8007adc <_printf_common+0x58>
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	4622      	mov	r2, r4
 8007b50:	4641      	mov	r1, r8
 8007b52:	4638      	mov	r0, r7
 8007b54:	47c8      	blx	r9
 8007b56:	3001      	adds	r0, #1
 8007b58:	d0e6      	beq.n	8007b28 <_printf_common+0xa4>
 8007b5a:	3601      	adds	r6, #1
 8007b5c:	e7d9      	b.n	8007b12 <_printf_common+0x8e>
	...

08007b60 <_printf_i>:
 8007b60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b64:	7e0f      	ldrb	r7, [r1, #24]
 8007b66:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007b68:	2f78      	cmp	r7, #120	@ 0x78
 8007b6a:	4691      	mov	r9, r2
 8007b6c:	4680      	mov	r8, r0
 8007b6e:	460c      	mov	r4, r1
 8007b70:	469a      	mov	sl, r3
 8007b72:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007b76:	d807      	bhi.n	8007b88 <_printf_i+0x28>
 8007b78:	2f62      	cmp	r7, #98	@ 0x62
 8007b7a:	d80a      	bhi.n	8007b92 <_printf_i+0x32>
 8007b7c:	2f00      	cmp	r7, #0
 8007b7e:	f000 80d1 	beq.w	8007d24 <_printf_i+0x1c4>
 8007b82:	2f58      	cmp	r7, #88	@ 0x58
 8007b84:	f000 80b8 	beq.w	8007cf8 <_printf_i+0x198>
 8007b88:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b8c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007b90:	e03a      	b.n	8007c08 <_printf_i+0xa8>
 8007b92:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007b96:	2b15      	cmp	r3, #21
 8007b98:	d8f6      	bhi.n	8007b88 <_printf_i+0x28>
 8007b9a:	a101      	add	r1, pc, #4	@ (adr r1, 8007ba0 <_printf_i+0x40>)
 8007b9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007ba0:	08007bf9 	.word	0x08007bf9
 8007ba4:	08007c0d 	.word	0x08007c0d
 8007ba8:	08007b89 	.word	0x08007b89
 8007bac:	08007b89 	.word	0x08007b89
 8007bb0:	08007b89 	.word	0x08007b89
 8007bb4:	08007b89 	.word	0x08007b89
 8007bb8:	08007c0d 	.word	0x08007c0d
 8007bbc:	08007b89 	.word	0x08007b89
 8007bc0:	08007b89 	.word	0x08007b89
 8007bc4:	08007b89 	.word	0x08007b89
 8007bc8:	08007b89 	.word	0x08007b89
 8007bcc:	08007d0b 	.word	0x08007d0b
 8007bd0:	08007c37 	.word	0x08007c37
 8007bd4:	08007cc5 	.word	0x08007cc5
 8007bd8:	08007b89 	.word	0x08007b89
 8007bdc:	08007b89 	.word	0x08007b89
 8007be0:	08007d2d 	.word	0x08007d2d
 8007be4:	08007b89 	.word	0x08007b89
 8007be8:	08007c37 	.word	0x08007c37
 8007bec:	08007b89 	.word	0x08007b89
 8007bf0:	08007b89 	.word	0x08007b89
 8007bf4:	08007ccd 	.word	0x08007ccd
 8007bf8:	6833      	ldr	r3, [r6, #0]
 8007bfa:	1d1a      	adds	r2, r3, #4
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	6032      	str	r2, [r6, #0]
 8007c00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007c04:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007c08:	2301      	movs	r3, #1
 8007c0a:	e09c      	b.n	8007d46 <_printf_i+0x1e6>
 8007c0c:	6833      	ldr	r3, [r6, #0]
 8007c0e:	6820      	ldr	r0, [r4, #0]
 8007c10:	1d19      	adds	r1, r3, #4
 8007c12:	6031      	str	r1, [r6, #0]
 8007c14:	0606      	lsls	r6, r0, #24
 8007c16:	d501      	bpl.n	8007c1c <_printf_i+0xbc>
 8007c18:	681d      	ldr	r5, [r3, #0]
 8007c1a:	e003      	b.n	8007c24 <_printf_i+0xc4>
 8007c1c:	0645      	lsls	r5, r0, #25
 8007c1e:	d5fb      	bpl.n	8007c18 <_printf_i+0xb8>
 8007c20:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007c24:	2d00      	cmp	r5, #0
 8007c26:	da03      	bge.n	8007c30 <_printf_i+0xd0>
 8007c28:	232d      	movs	r3, #45	@ 0x2d
 8007c2a:	426d      	negs	r5, r5
 8007c2c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007c30:	4858      	ldr	r0, [pc, #352]	@ (8007d94 <_printf_i+0x234>)
 8007c32:	230a      	movs	r3, #10
 8007c34:	e011      	b.n	8007c5a <_printf_i+0xfa>
 8007c36:	6821      	ldr	r1, [r4, #0]
 8007c38:	6833      	ldr	r3, [r6, #0]
 8007c3a:	0608      	lsls	r0, r1, #24
 8007c3c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007c40:	d402      	bmi.n	8007c48 <_printf_i+0xe8>
 8007c42:	0649      	lsls	r1, r1, #25
 8007c44:	bf48      	it	mi
 8007c46:	b2ad      	uxthmi	r5, r5
 8007c48:	2f6f      	cmp	r7, #111	@ 0x6f
 8007c4a:	4852      	ldr	r0, [pc, #328]	@ (8007d94 <_printf_i+0x234>)
 8007c4c:	6033      	str	r3, [r6, #0]
 8007c4e:	bf14      	ite	ne
 8007c50:	230a      	movne	r3, #10
 8007c52:	2308      	moveq	r3, #8
 8007c54:	2100      	movs	r1, #0
 8007c56:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007c5a:	6866      	ldr	r6, [r4, #4]
 8007c5c:	60a6      	str	r6, [r4, #8]
 8007c5e:	2e00      	cmp	r6, #0
 8007c60:	db05      	blt.n	8007c6e <_printf_i+0x10e>
 8007c62:	6821      	ldr	r1, [r4, #0]
 8007c64:	432e      	orrs	r6, r5
 8007c66:	f021 0104 	bic.w	r1, r1, #4
 8007c6a:	6021      	str	r1, [r4, #0]
 8007c6c:	d04b      	beq.n	8007d06 <_printf_i+0x1a6>
 8007c6e:	4616      	mov	r6, r2
 8007c70:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c74:	fb03 5711 	mls	r7, r3, r1, r5
 8007c78:	5dc7      	ldrb	r7, [r0, r7]
 8007c7a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c7e:	462f      	mov	r7, r5
 8007c80:	42bb      	cmp	r3, r7
 8007c82:	460d      	mov	r5, r1
 8007c84:	d9f4      	bls.n	8007c70 <_printf_i+0x110>
 8007c86:	2b08      	cmp	r3, #8
 8007c88:	d10b      	bne.n	8007ca2 <_printf_i+0x142>
 8007c8a:	6823      	ldr	r3, [r4, #0]
 8007c8c:	07df      	lsls	r7, r3, #31
 8007c8e:	d508      	bpl.n	8007ca2 <_printf_i+0x142>
 8007c90:	6923      	ldr	r3, [r4, #16]
 8007c92:	6861      	ldr	r1, [r4, #4]
 8007c94:	4299      	cmp	r1, r3
 8007c96:	bfde      	ittt	le
 8007c98:	2330      	movle	r3, #48	@ 0x30
 8007c9a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c9e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007ca2:	1b92      	subs	r2, r2, r6
 8007ca4:	6122      	str	r2, [r4, #16]
 8007ca6:	f8cd a000 	str.w	sl, [sp]
 8007caa:	464b      	mov	r3, r9
 8007cac:	aa03      	add	r2, sp, #12
 8007cae:	4621      	mov	r1, r4
 8007cb0:	4640      	mov	r0, r8
 8007cb2:	f7ff fee7 	bl	8007a84 <_printf_common>
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	d14a      	bne.n	8007d50 <_printf_i+0x1f0>
 8007cba:	f04f 30ff 	mov.w	r0, #4294967295
 8007cbe:	b004      	add	sp, #16
 8007cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cc4:	6823      	ldr	r3, [r4, #0]
 8007cc6:	f043 0320 	orr.w	r3, r3, #32
 8007cca:	6023      	str	r3, [r4, #0]
 8007ccc:	4832      	ldr	r0, [pc, #200]	@ (8007d98 <_printf_i+0x238>)
 8007cce:	2778      	movs	r7, #120	@ 0x78
 8007cd0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	6831      	ldr	r1, [r6, #0]
 8007cd8:	061f      	lsls	r7, r3, #24
 8007cda:	f851 5b04 	ldr.w	r5, [r1], #4
 8007cde:	d402      	bmi.n	8007ce6 <_printf_i+0x186>
 8007ce0:	065f      	lsls	r7, r3, #25
 8007ce2:	bf48      	it	mi
 8007ce4:	b2ad      	uxthmi	r5, r5
 8007ce6:	6031      	str	r1, [r6, #0]
 8007ce8:	07d9      	lsls	r1, r3, #31
 8007cea:	bf44      	itt	mi
 8007cec:	f043 0320 	orrmi.w	r3, r3, #32
 8007cf0:	6023      	strmi	r3, [r4, #0]
 8007cf2:	b11d      	cbz	r5, 8007cfc <_printf_i+0x19c>
 8007cf4:	2310      	movs	r3, #16
 8007cf6:	e7ad      	b.n	8007c54 <_printf_i+0xf4>
 8007cf8:	4826      	ldr	r0, [pc, #152]	@ (8007d94 <_printf_i+0x234>)
 8007cfa:	e7e9      	b.n	8007cd0 <_printf_i+0x170>
 8007cfc:	6823      	ldr	r3, [r4, #0]
 8007cfe:	f023 0320 	bic.w	r3, r3, #32
 8007d02:	6023      	str	r3, [r4, #0]
 8007d04:	e7f6      	b.n	8007cf4 <_printf_i+0x194>
 8007d06:	4616      	mov	r6, r2
 8007d08:	e7bd      	b.n	8007c86 <_printf_i+0x126>
 8007d0a:	6833      	ldr	r3, [r6, #0]
 8007d0c:	6825      	ldr	r5, [r4, #0]
 8007d0e:	6961      	ldr	r1, [r4, #20]
 8007d10:	1d18      	adds	r0, r3, #4
 8007d12:	6030      	str	r0, [r6, #0]
 8007d14:	062e      	lsls	r6, r5, #24
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	d501      	bpl.n	8007d1e <_printf_i+0x1be>
 8007d1a:	6019      	str	r1, [r3, #0]
 8007d1c:	e002      	b.n	8007d24 <_printf_i+0x1c4>
 8007d1e:	0668      	lsls	r0, r5, #25
 8007d20:	d5fb      	bpl.n	8007d1a <_printf_i+0x1ba>
 8007d22:	8019      	strh	r1, [r3, #0]
 8007d24:	2300      	movs	r3, #0
 8007d26:	6123      	str	r3, [r4, #16]
 8007d28:	4616      	mov	r6, r2
 8007d2a:	e7bc      	b.n	8007ca6 <_printf_i+0x146>
 8007d2c:	6833      	ldr	r3, [r6, #0]
 8007d2e:	1d1a      	adds	r2, r3, #4
 8007d30:	6032      	str	r2, [r6, #0]
 8007d32:	681e      	ldr	r6, [r3, #0]
 8007d34:	6862      	ldr	r2, [r4, #4]
 8007d36:	2100      	movs	r1, #0
 8007d38:	4630      	mov	r0, r6
 8007d3a:	f7f8 fa61 	bl	8000200 <memchr>
 8007d3e:	b108      	cbz	r0, 8007d44 <_printf_i+0x1e4>
 8007d40:	1b80      	subs	r0, r0, r6
 8007d42:	6060      	str	r0, [r4, #4]
 8007d44:	6863      	ldr	r3, [r4, #4]
 8007d46:	6123      	str	r3, [r4, #16]
 8007d48:	2300      	movs	r3, #0
 8007d4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007d4e:	e7aa      	b.n	8007ca6 <_printf_i+0x146>
 8007d50:	6923      	ldr	r3, [r4, #16]
 8007d52:	4632      	mov	r2, r6
 8007d54:	4649      	mov	r1, r9
 8007d56:	4640      	mov	r0, r8
 8007d58:	47d0      	blx	sl
 8007d5a:	3001      	adds	r0, #1
 8007d5c:	d0ad      	beq.n	8007cba <_printf_i+0x15a>
 8007d5e:	6823      	ldr	r3, [r4, #0]
 8007d60:	079b      	lsls	r3, r3, #30
 8007d62:	d413      	bmi.n	8007d8c <_printf_i+0x22c>
 8007d64:	68e0      	ldr	r0, [r4, #12]
 8007d66:	9b03      	ldr	r3, [sp, #12]
 8007d68:	4298      	cmp	r0, r3
 8007d6a:	bfb8      	it	lt
 8007d6c:	4618      	movlt	r0, r3
 8007d6e:	e7a6      	b.n	8007cbe <_printf_i+0x15e>
 8007d70:	2301      	movs	r3, #1
 8007d72:	4632      	mov	r2, r6
 8007d74:	4649      	mov	r1, r9
 8007d76:	4640      	mov	r0, r8
 8007d78:	47d0      	blx	sl
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	d09d      	beq.n	8007cba <_printf_i+0x15a>
 8007d7e:	3501      	adds	r5, #1
 8007d80:	68e3      	ldr	r3, [r4, #12]
 8007d82:	9903      	ldr	r1, [sp, #12]
 8007d84:	1a5b      	subs	r3, r3, r1
 8007d86:	42ab      	cmp	r3, r5
 8007d88:	dcf2      	bgt.n	8007d70 <_printf_i+0x210>
 8007d8a:	e7eb      	b.n	8007d64 <_printf_i+0x204>
 8007d8c:	2500      	movs	r5, #0
 8007d8e:	f104 0619 	add.w	r6, r4, #25
 8007d92:	e7f5      	b.n	8007d80 <_printf_i+0x220>
 8007d94:	0800a450 	.word	0x0800a450
 8007d98:	0800a461 	.word	0x0800a461

08007d9c <fiprintf>:
 8007d9c:	b40e      	push	{r1, r2, r3}
 8007d9e:	b503      	push	{r0, r1, lr}
 8007da0:	4601      	mov	r1, r0
 8007da2:	ab03      	add	r3, sp, #12
 8007da4:	4805      	ldr	r0, [pc, #20]	@ (8007dbc <fiprintf+0x20>)
 8007da6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007daa:	6800      	ldr	r0, [r0, #0]
 8007dac:	9301      	str	r3, [sp, #4]
 8007dae:	f7ff fd51 	bl	8007854 <_vfiprintf_r>
 8007db2:	b002      	add	sp, #8
 8007db4:	f85d eb04 	ldr.w	lr, [sp], #4
 8007db8:	b003      	add	sp, #12
 8007dba:	4770      	bx	lr
 8007dbc:	200000b8 	.word	0x200000b8

08007dc0 <__swhatbuf_r>:
 8007dc0:	b570      	push	{r4, r5, r6, lr}
 8007dc2:	460c      	mov	r4, r1
 8007dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dc8:	2900      	cmp	r1, #0
 8007dca:	b096      	sub	sp, #88	@ 0x58
 8007dcc:	4615      	mov	r5, r2
 8007dce:	461e      	mov	r6, r3
 8007dd0:	da0d      	bge.n	8007dee <__swhatbuf_r+0x2e>
 8007dd2:	89a3      	ldrh	r3, [r4, #12]
 8007dd4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007dd8:	f04f 0100 	mov.w	r1, #0
 8007ddc:	bf14      	ite	ne
 8007dde:	2340      	movne	r3, #64	@ 0x40
 8007de0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007de4:	2000      	movs	r0, #0
 8007de6:	6031      	str	r1, [r6, #0]
 8007de8:	602b      	str	r3, [r5, #0]
 8007dea:	b016      	add	sp, #88	@ 0x58
 8007dec:	bd70      	pop	{r4, r5, r6, pc}
 8007dee:	466a      	mov	r2, sp
 8007df0:	f000 f848 	bl	8007e84 <_fstat_r>
 8007df4:	2800      	cmp	r0, #0
 8007df6:	dbec      	blt.n	8007dd2 <__swhatbuf_r+0x12>
 8007df8:	9901      	ldr	r1, [sp, #4]
 8007dfa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007dfe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007e02:	4259      	negs	r1, r3
 8007e04:	4159      	adcs	r1, r3
 8007e06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e0a:	e7eb      	b.n	8007de4 <__swhatbuf_r+0x24>

08007e0c <__smakebuf_r>:
 8007e0c:	898b      	ldrh	r3, [r1, #12]
 8007e0e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e10:	079d      	lsls	r5, r3, #30
 8007e12:	4606      	mov	r6, r0
 8007e14:	460c      	mov	r4, r1
 8007e16:	d507      	bpl.n	8007e28 <__smakebuf_r+0x1c>
 8007e18:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	6123      	str	r3, [r4, #16]
 8007e20:	2301      	movs	r3, #1
 8007e22:	6163      	str	r3, [r4, #20]
 8007e24:	b003      	add	sp, #12
 8007e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e28:	ab01      	add	r3, sp, #4
 8007e2a:	466a      	mov	r2, sp
 8007e2c:	f7ff ffc8 	bl	8007dc0 <__swhatbuf_r>
 8007e30:	9f00      	ldr	r7, [sp, #0]
 8007e32:	4605      	mov	r5, r0
 8007e34:	4639      	mov	r1, r7
 8007e36:	4630      	mov	r0, r6
 8007e38:	f7ff fafe 	bl	8007438 <_malloc_r>
 8007e3c:	b948      	cbnz	r0, 8007e52 <__smakebuf_r+0x46>
 8007e3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e42:	059a      	lsls	r2, r3, #22
 8007e44:	d4ee      	bmi.n	8007e24 <__smakebuf_r+0x18>
 8007e46:	f023 0303 	bic.w	r3, r3, #3
 8007e4a:	f043 0302 	orr.w	r3, r3, #2
 8007e4e:	81a3      	strh	r3, [r4, #12]
 8007e50:	e7e2      	b.n	8007e18 <__smakebuf_r+0xc>
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	6020      	str	r0, [r4, #0]
 8007e56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007e5a:	81a3      	strh	r3, [r4, #12]
 8007e5c:	9b01      	ldr	r3, [sp, #4]
 8007e5e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007e62:	b15b      	cbz	r3, 8007e7c <__smakebuf_r+0x70>
 8007e64:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e68:	4630      	mov	r0, r6
 8007e6a:	f000 f81d 	bl	8007ea8 <_isatty_r>
 8007e6e:	b128      	cbz	r0, 8007e7c <__smakebuf_r+0x70>
 8007e70:	89a3      	ldrh	r3, [r4, #12]
 8007e72:	f023 0303 	bic.w	r3, r3, #3
 8007e76:	f043 0301 	orr.w	r3, r3, #1
 8007e7a:	81a3      	strh	r3, [r4, #12]
 8007e7c:	89a3      	ldrh	r3, [r4, #12]
 8007e7e:	431d      	orrs	r5, r3
 8007e80:	81a5      	strh	r5, [r4, #12]
 8007e82:	e7cf      	b.n	8007e24 <__smakebuf_r+0x18>

08007e84 <_fstat_r>:
 8007e84:	b538      	push	{r3, r4, r5, lr}
 8007e86:	4d07      	ldr	r5, [pc, #28]	@ (8007ea4 <_fstat_r+0x20>)
 8007e88:	2300      	movs	r3, #0
 8007e8a:	4604      	mov	r4, r0
 8007e8c:	4608      	mov	r0, r1
 8007e8e:	4611      	mov	r1, r2
 8007e90:	602b      	str	r3, [r5, #0]
 8007e92:	f7fa f9ef 	bl	8002274 <_fstat>
 8007e96:	1c43      	adds	r3, r0, #1
 8007e98:	d102      	bne.n	8007ea0 <_fstat_r+0x1c>
 8007e9a:	682b      	ldr	r3, [r5, #0]
 8007e9c:	b103      	cbz	r3, 8007ea0 <_fstat_r+0x1c>
 8007e9e:	6023      	str	r3, [r4, #0]
 8007ea0:	bd38      	pop	{r3, r4, r5, pc}
 8007ea2:	bf00      	nop
 8007ea4:	20000808 	.word	0x20000808

08007ea8 <_isatty_r>:
 8007ea8:	b538      	push	{r3, r4, r5, lr}
 8007eaa:	4d06      	ldr	r5, [pc, #24]	@ (8007ec4 <_isatty_r+0x1c>)
 8007eac:	2300      	movs	r3, #0
 8007eae:	4604      	mov	r4, r0
 8007eb0:	4608      	mov	r0, r1
 8007eb2:	602b      	str	r3, [r5, #0]
 8007eb4:	f7fa f9ee 	bl	8002294 <_isatty>
 8007eb8:	1c43      	adds	r3, r0, #1
 8007eba:	d102      	bne.n	8007ec2 <_isatty_r+0x1a>
 8007ebc:	682b      	ldr	r3, [r5, #0]
 8007ebe:	b103      	cbz	r3, 8007ec2 <_isatty_r+0x1a>
 8007ec0:	6023      	str	r3, [r4, #0]
 8007ec2:	bd38      	pop	{r3, r4, r5, pc}
 8007ec4:	20000808 	.word	0x20000808

08007ec8 <_sbrk_r>:
 8007ec8:	b538      	push	{r3, r4, r5, lr}
 8007eca:	4d06      	ldr	r5, [pc, #24]	@ (8007ee4 <_sbrk_r+0x1c>)
 8007ecc:	2300      	movs	r3, #0
 8007ece:	4604      	mov	r4, r0
 8007ed0:	4608      	mov	r0, r1
 8007ed2:	602b      	str	r3, [r5, #0]
 8007ed4:	f7fa f9f6 	bl	80022c4 <_sbrk>
 8007ed8:	1c43      	adds	r3, r0, #1
 8007eda:	d102      	bne.n	8007ee2 <_sbrk_r+0x1a>
 8007edc:	682b      	ldr	r3, [r5, #0]
 8007ede:	b103      	cbz	r3, 8007ee2 <_sbrk_r+0x1a>
 8007ee0:	6023      	str	r3, [r4, #0]
 8007ee2:	bd38      	pop	{r3, r4, r5, pc}
 8007ee4:	20000808 	.word	0x20000808

08007ee8 <abort>:
 8007ee8:	b508      	push	{r3, lr}
 8007eea:	2006      	movs	r0, #6
 8007eec:	f000 f85a 	bl	8007fa4 <raise>
 8007ef0:	2001      	movs	r0, #1
 8007ef2:	f7fa f96f 	bl	80021d4 <_exit>

08007ef6 <_realloc_r>:
 8007ef6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007efa:	4607      	mov	r7, r0
 8007efc:	4614      	mov	r4, r2
 8007efe:	460d      	mov	r5, r1
 8007f00:	b921      	cbnz	r1, 8007f0c <_realloc_r+0x16>
 8007f02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f06:	4611      	mov	r1, r2
 8007f08:	f7ff ba96 	b.w	8007438 <_malloc_r>
 8007f0c:	b92a      	cbnz	r2, 8007f1a <_realloc_r+0x24>
 8007f0e:	f7ff fa1f 	bl	8007350 <_free_r>
 8007f12:	4625      	mov	r5, r4
 8007f14:	4628      	mov	r0, r5
 8007f16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f1a:	f000 f85f 	bl	8007fdc <_malloc_usable_size_r>
 8007f1e:	4284      	cmp	r4, r0
 8007f20:	4606      	mov	r6, r0
 8007f22:	d802      	bhi.n	8007f2a <_realloc_r+0x34>
 8007f24:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007f28:	d8f4      	bhi.n	8007f14 <_realloc_r+0x1e>
 8007f2a:	4621      	mov	r1, r4
 8007f2c:	4638      	mov	r0, r7
 8007f2e:	f7ff fa83 	bl	8007438 <_malloc_r>
 8007f32:	4680      	mov	r8, r0
 8007f34:	b908      	cbnz	r0, 8007f3a <_realloc_r+0x44>
 8007f36:	4645      	mov	r5, r8
 8007f38:	e7ec      	b.n	8007f14 <_realloc_r+0x1e>
 8007f3a:	42b4      	cmp	r4, r6
 8007f3c:	4622      	mov	r2, r4
 8007f3e:	4629      	mov	r1, r5
 8007f40:	bf28      	it	cs
 8007f42:	4632      	movcs	r2, r6
 8007f44:	f7ff f9d7 	bl	80072f6 <memcpy>
 8007f48:	4629      	mov	r1, r5
 8007f4a:	4638      	mov	r0, r7
 8007f4c:	f7ff fa00 	bl	8007350 <_free_r>
 8007f50:	e7f1      	b.n	8007f36 <_realloc_r+0x40>

08007f52 <_raise_r>:
 8007f52:	291f      	cmp	r1, #31
 8007f54:	b538      	push	{r3, r4, r5, lr}
 8007f56:	4605      	mov	r5, r0
 8007f58:	460c      	mov	r4, r1
 8007f5a:	d904      	bls.n	8007f66 <_raise_r+0x14>
 8007f5c:	2316      	movs	r3, #22
 8007f5e:	6003      	str	r3, [r0, #0]
 8007f60:	f04f 30ff 	mov.w	r0, #4294967295
 8007f64:	bd38      	pop	{r3, r4, r5, pc}
 8007f66:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007f68:	b112      	cbz	r2, 8007f70 <_raise_r+0x1e>
 8007f6a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f6e:	b94b      	cbnz	r3, 8007f84 <_raise_r+0x32>
 8007f70:	4628      	mov	r0, r5
 8007f72:	f000 f831 	bl	8007fd8 <_getpid_r>
 8007f76:	4622      	mov	r2, r4
 8007f78:	4601      	mov	r1, r0
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f80:	f000 b818 	b.w	8007fb4 <_kill_r>
 8007f84:	2b01      	cmp	r3, #1
 8007f86:	d00a      	beq.n	8007f9e <_raise_r+0x4c>
 8007f88:	1c59      	adds	r1, r3, #1
 8007f8a:	d103      	bne.n	8007f94 <_raise_r+0x42>
 8007f8c:	2316      	movs	r3, #22
 8007f8e:	6003      	str	r3, [r0, #0]
 8007f90:	2001      	movs	r0, #1
 8007f92:	e7e7      	b.n	8007f64 <_raise_r+0x12>
 8007f94:	2100      	movs	r1, #0
 8007f96:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007f9a:	4620      	mov	r0, r4
 8007f9c:	4798      	blx	r3
 8007f9e:	2000      	movs	r0, #0
 8007fa0:	e7e0      	b.n	8007f64 <_raise_r+0x12>
	...

08007fa4 <raise>:
 8007fa4:	4b02      	ldr	r3, [pc, #8]	@ (8007fb0 <raise+0xc>)
 8007fa6:	4601      	mov	r1, r0
 8007fa8:	6818      	ldr	r0, [r3, #0]
 8007faa:	f7ff bfd2 	b.w	8007f52 <_raise_r>
 8007fae:	bf00      	nop
 8007fb0:	200000b8 	.word	0x200000b8

08007fb4 <_kill_r>:
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	4d07      	ldr	r5, [pc, #28]	@ (8007fd4 <_kill_r+0x20>)
 8007fb8:	2300      	movs	r3, #0
 8007fba:	4604      	mov	r4, r0
 8007fbc:	4608      	mov	r0, r1
 8007fbe:	4611      	mov	r1, r2
 8007fc0:	602b      	str	r3, [r5, #0]
 8007fc2:	f7fa f8f7 	bl	80021b4 <_kill>
 8007fc6:	1c43      	adds	r3, r0, #1
 8007fc8:	d102      	bne.n	8007fd0 <_kill_r+0x1c>
 8007fca:	682b      	ldr	r3, [r5, #0]
 8007fcc:	b103      	cbz	r3, 8007fd0 <_kill_r+0x1c>
 8007fce:	6023      	str	r3, [r4, #0]
 8007fd0:	bd38      	pop	{r3, r4, r5, pc}
 8007fd2:	bf00      	nop
 8007fd4:	20000808 	.word	0x20000808

08007fd8 <_getpid_r>:
 8007fd8:	f7fa b8e4 	b.w	80021a4 <_getpid>

08007fdc <_malloc_usable_size_r>:
 8007fdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fe0:	1f18      	subs	r0, r3, #4
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	bfbc      	itt	lt
 8007fe6:	580b      	ldrlt	r3, [r1, r0]
 8007fe8:	18c0      	addlt	r0, r0, r3
 8007fea:	4770      	bx	lr

08007fec <_init>:
 8007fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fee:	bf00      	nop
 8007ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ff2:	bc08      	pop	{r3}
 8007ff4:	469e      	mov	lr, r3
 8007ff6:	4770      	bx	lr

08007ff8 <_fini>:
 8007ff8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ffa:	bf00      	nop
 8007ffc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ffe:	bc08      	pop	{r3}
 8008000:	469e      	mov	lr, r3
 8008002:	4770      	bx	lr
