# Ù…Ø±Ø§Ø­Ù„ Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ† (Pipeline Stages) Ø¯Ø± RISC-V

<div dir="rtl">

## ğŸ“‘ ÙÙ‡Ø±Ø³Øª Ù…Ø·Ø§Ù„Ø¨

- [Ù…Ù‚Ø¯Ù…Ù‡](#Ù…Ù‚Ø¯Ù…Ù‡)
- [Ù…Ø±Ø­Ù„Ù‡ IF - Instruction Fetch](#Ù…Ø±Ø­Ù„Ù‡-if---instruction-fetch)
- [Ù…Ø±Ø­Ù„Ù‡ ID - Instruction Decode](#Ù…Ø±Ø­Ù„Ù‡-id---instruction-decode)
- [Ù…Ø±Ø­Ù„Ù‡ EX - Execute](#Ù…Ø±Ø­Ù„Ù‡-ex---execute)
- [Ù…Ø±Ø­Ù„Ù‡ MEM - Memory Access](#Ù…Ø±Ø­Ù„Ù‡-mem---memory-access)
- [Ù…Ø±Ø­Ù„Ù‡ WB - Write Back](#Ù…Ø±Ø­Ù„Ù‡-wb---write-back)
- [Hazards Ùˆ Ø±Ø§Ù‡â€ŒØ­Ù„â€ŒÙ‡Ø§](#hazards-Ùˆ-Ø±Ø§Ù‡â€ŒØ­Ù„â€ŒÙ‡Ø§)
- [Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒâ€ŒÙ‡Ø§](#Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒâ€ŒÙ‡Ø§)
- [Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ø¹Ù…Ù„ÛŒ](#Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§ÛŒ-Ø¹Ù…Ù„ÛŒ)

---

## Ù…Ù‚Ø¯Ù…Ù‡

### ğŸ¯ Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ† (Pipeline) Ú†ÛŒØ³ØªØŸ

**Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ†** ØªÚ©Ù†ÛŒÚ©ÛŒ Ø§Ø³Øª Ú©Ù‡ Ø¯Ø± Ø¢Ù† Ø§Ø¬Ø±Ø§ÛŒ Ú†Ù†Ø¯ÛŒÙ† Ø¯Ø³ØªÙˆØ± Ø¨Ù‡â€ŒØ·ÙˆØ± Ù‡Ù…Ø²Ù…Ø§Ù† Ø¯Ø± Ù…Ø±Ø§Ø­Ù„ Ù…Ø®ØªÙ„Ù Ø§Ù†Ø¬Ø§Ù… Ù…ÛŒâ€ŒØ´ÙˆØ¯.

### ğŸ“Š Ù…Ø²Ø§ÛŒØ§ÛŒ Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ†

<div dir="ltr">

```
Ø¨Ø¯ÙˆÙ† Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ†:
Cycle: 1    2    3    4    5    6    7    8
Inst1: IF - ID - EX - MEM - WB
Inst2:                         IF - ID - EX - MEM - WB

Ø¨Ø§ Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ†:
Cycle: 1    2    3    4    5    6    7    8
Inst1: IF - ID - EX - MEM - WB
Inst2:      IF - ID - EX - MEM - WB
Inst3:           IF - ID - EX - MEM - WB
Inst4:                IF - ID - EX - MEM - WB
Inst5:                     IF - ID - EX - MEM - WB

Ø¨Ù‡Ø¨ÙˆØ¯: ~5x Ø³Ø±ÛŒØ¹â€ŒØªØ±! ğŸš€
```

</div>

### ğŸ”„ Ù¾Ù†Ø¬ Ù…Ø±Ø­Ù„Ù‡ Ú©Ù„Ø§Ø³ÛŒÚ©

<div dir="ltr">

```
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚ IF â”‚ ID â”‚ EX â”‚ MEM â”‚ WB â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
```

</div>

<div dir="ltr">

| Ù…Ø±Ø­Ù„Ù‡ | Ù†Ø§Ù… Ú©Ø§Ù…Ù„ | ÙˆØ¸ÛŒÙÙ‡ Ø§ØµÙ„ÛŒ |
|-------|----------|-----------|
| **IF** | Instruction Fetch | ÙˆØ§Ú©Ø´ÛŒ Ø¯Ø³ØªÙˆØ± Ø§Ø² Ø­Ø§ÙØ¸Ù‡ |
| **ID** | Instruction Decode | Ø±Ù…Ø²Ú¯Ø´Ø§ÛŒÛŒ Ø¯Ø³ØªÙˆØ± |
| **EX** | Execute | Ø§Ø¬Ø±Ø§ÛŒ Ø¹Ù…Ù„ÛŒØ§Øª |
| **MEM** | Memory Access | Ø¯Ø³ØªØ±Ø³ÛŒ Ø¨Ù‡ Ø­Ø§ÙØ¸Ù‡ |
| **WB** | Write Back | Ù†ÙˆØ´ØªÙ† Ù†ØªÛŒØ¬Ù‡ |

</div>

---

## Ù…Ø±Ø­Ù„Ù‡ IF - Instruction Fetch

### ğŸ“– ØªÙˆØ¶ÛŒØ­Ø§Øª

**IF** Ø§ÙˆÙ„ÛŒÙ† Ù…Ø±Ø­Ù„Ù‡ Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ† Ø§Ø³Øª Ú©Ù‡ Ø¯Ø³ØªÙˆØ± Ø±Ø§ Ø§Ø² Ø­Ø§ÙØ¸Ù‡ Ù…ÛŒâ€ŒØ®ÙˆØ§Ù†Ø¯.

### ğŸ”§ Ø§Ø¬Ø²Ø§ÛŒ IF

**1. Program Counter (PC)**
- Ù†Ú¯Ù‡Ø¯Ø§Ø±ÛŒ Ø¢Ø¯Ø±Ø³ Ø¯Ø³ØªÙˆØ± ÙØ¹Ù„ÛŒ
- Ø¨Ù‡â€ŒØ±ÙˆØ²Ø±Ø³Ø§Ù†ÛŒ Ø¨Ø±Ø§ÛŒ Ø¯Ø³ØªÙˆØ± Ø¨Ø¹Ø¯ÛŒ

**2. Instruction Memory**
- Ø­Ø§ÙØ¸Ù‡ ÙÙ‚Ø·â€ŒØ®ÙˆØ§Ù†Ø¯Ù†ÛŒ Ø¯Ø³ØªÙˆØ±Ø§Øª
- Ø¨Ø§Ø²Ú¯Ø´Øª Ø¯Ø³ØªÙˆØ± Ø¨Ø± Ø§Ø³Ø§Ø³ PC

**3. Adder**
- Ù…Ø­Ø§Ø³Ø¨Ù‡ Ø¢Ø¯Ø±Ø³ Ø¯Ø³ØªÙˆØ± Ø¨Ø¹Ø¯ÛŒ
- Ù…Ø¹Ù…ÙˆÙ„Ø§Ù‹: <span dir="ltr">`PC + 4`</span>

**4. IF/ID Register**
- Ø°Ø®ÛŒØ±Ù‡ Ø¯Ø³ØªÙˆØ± Ø¨Ø±Ø§ÛŒ Ù…Ø±Ø­Ù„Ù‡ Ø¨Ø¹Ø¯
- Ø±Ø¬ÛŒØ³ØªØ± Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ†

### ğŸ”„ Ø¹Ù…Ù„ÛŒØ§Øª Ù…Ø±Ø­Ù„Ù‡ IF

<div dir="ltr">

```
1. Ø®ÙˆØ§Ù†Ø¯Ù† PC
2. Ø¯Ø³ØªØ±Ø³ÛŒ Ø¨Ù‡ Instruction Memory
3. Ø¨Ø§Ø²ÛŒØ§Ø¨ÛŒ Ø¯Ø³ØªÙˆØ±
4. Ù…Ø­Ø§Ø³Ø¨Ù‡: PC_next = PC + 4
5. Ø°Ø®ÛŒØ±Ù‡ Ø¯Ø³ØªÙˆØ± Ø¯Ø± IF/ID
```

</div>

### ğŸ“Š Ù†Ù…ÙˆØ¯Ø§Ø± Ø¬Ø±ÛŒØ§Ù† Ø¯Ø§Ø¯Ù‡

<div dir="ltr">

```
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚   PC   â”‚
     â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
         â”‚
         â–¼
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚ Instruction â”‚
  â”‚   Memory    â”‚
  â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
         â”‚
         â–¼
   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
   â”‚  Adder   â”‚â—„â”€â”€â”€â”€â–ºâ”‚ PC + 4 â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚
         â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ IF/ID  â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

</div>

### âš ï¸ Ú†Ø§Ù„Ø´â€ŒÙ‡Ø§

**1. Branch Hazard**
- Ø¹Ø¯Ù… Ù…Ø´Ø®Øµ Ø¨ÙˆØ¯Ù† Ø¢Ø¯Ø±Ø³ Ù…Ù‚ØµØ¯ Ø§Ù†Ø´Ø¹Ø§Ø¨
- Ù†ÛŒØ§Ø² Ø¨Ù‡ Stall ÛŒØ§ Prediction

**2. Cache Miss**
- Ø¹Ø¯Ù… ÙˆØ¬ÙˆØ¯ Ø¯Ø³ØªÙˆØ± Ø¯Ø± I-Cache
- ØªØ£Ø®ÛŒØ± Ø¯Ø± Ø¨Ø§Ø²ÛŒØ§Ø¨ÛŒ Ø§Ø² Ø­Ø§ÙØ¸Ù‡ Ø§ØµÙ„ÛŒ

**3. Instruction Alignment**
- Ù…Ø´Ú©Ù„ ØªØ±Ø§Ø² Ù†Ø¨ÙˆØ¯Ù† Ø¯Ø³ØªÙˆØ±Ø§Øª

### ğŸ’¡ Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒâ€ŒÙ‡Ø§

<div dir="ltr">

```assembly
# Instruction Cache (I-Cache)
- Ø°Ø®ÛŒØ±Ù‡ Ø¯Ø³ØªÙˆØ±Ø§Øª Ù¾Ø±ØªÚ©Ø±Ø§Ø±
- Ú©Ø§Ù‡Ø´ ØªØ£Ø®ÛŒØ± Ø¯Ø³ØªØ±Ø³ÛŒ

# Branch Prediction
- Ù¾ÛŒØ´â€ŒØ¨ÛŒÙ†ÛŒ Ù…Ø³ÛŒØ± Ø§Ù†Ø´Ø¹Ø§Ø¨
- Ú©Ø§Ù‡Ø´ Stall

# Prefetching
- Ù¾ÛŒØ´â€ŒØ®ÙˆØ§Ù†ÛŒ Ø¯Ø³ØªÙˆØ±Ø§Øª
- Ø¢Ù…Ø§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ Ù‚Ø¨Ù„ Ø§Ø² Ù†ÛŒØ§Ø²
```

</div>

### ğŸ“ Ù…Ø«Ø§Ù„ Ú©Ø¯

<div dir="ltr">

```assembly
# Ø¯Ø³ØªÙˆØ±Ø§Øª Ø¯Ø± Ø­Ø§ÙØ¸Ù‡
0x1000: add  t0, t1, t2
0x1004: sub  t3, t4, t5
0x1008: lw   t6, 0(sp)
0x100C: beq  t0, t1, label

# Ø§Ø¬Ø±Ø§ Ø¯Ø± IF:
Cycle 1: PC = 0x1000 â†’ Fetch: add t0, t1, t2
Cycle 2: PC = 0x1004 â†’ Fetch: sub t3, t4, t5
Cycle 3: PC = 0x1008 â†’ Fetch: lw t6, 0(sp)
Cycle 4: PC = 0x100C â†’ Fetch: beq t0, t1, label
```

</div>

---

## Ù…Ø±Ø­Ù„Ù‡ ID - Instruction Decode

### ğŸ“– ØªÙˆØ¶ÛŒØ­Ø§Øª

**ID** Ø¯Ø³ØªÙˆØ± Ø±Ø§ ØªØ­Ù„ÛŒÙ„ Ú©Ø±Ø¯Ù‡ Ùˆ Ø¢Ù…Ø§Ø¯Ù‡ Ø§Ø¬Ø±Ø§ Ù…ÛŒâ€ŒÚ©Ù†Ø¯.

### ğŸ”§ Ø§Ø¬Ø²Ø§ÛŒ ID

**1. Control Unit**
- ØªÙØ³ÛŒØ± Opcode
- ØªÙˆÙ„ÛŒØ¯ Ø³ÛŒÚ¯Ù†Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ú©Ù†ØªØ±Ù„ÛŒ

**2. Register File**
- Ø®ÙˆØ§Ù†Ø¯Ù† Ø±Ø¬ÛŒØ³ØªØ±Ù‡Ø§ÛŒ Ù…Ù†Ø¨Ø¹
- Ø¢Ù…Ø§Ø¯Ù‡â€ŒØ³Ø§Ø²ÛŒ Ø¯Ø§Ø¯Ù‡â€ŒÙ‡Ø§

**3. Sign Extender**
- Ú¯Ø³ØªØ±Ø´ Ù…Ù‚Ø§Ø¯ÛŒØ± Immediate
- ØªØ¨Ø¯ÛŒÙ„ 12/20 Ø¨ÛŒØª Ø¨Ù‡ 32 Ø¨ÛŒØª

**4. ID/EX Register**
- Ø§Ù†ØªÙ‚Ø§Ù„ Ø¨Ù‡ Ù…Ø±Ø­Ù„Ù‡ Ø¨Ø¹Ø¯

### ğŸ”„ Ø¹Ù…Ù„ÛŒØ§Øª Ù…Ø±Ø­Ù„Ù‡ ID

<div dir="ltr">

```
1. Ø¯Ø±ÛŒØ§ÙØª Ø¯Ø³ØªÙˆØ± Ø§Ø² IF/ID
2. ØªØ¬Ø²ÛŒÙ‡ Ø¨Ù‡ Opcode Ùˆ Operands
3. Ø®ÙˆØ§Ù†Ø¯Ù† Register File
4. Ú¯Ø³ØªØ±Ø´ Immediate (Ø§Ú¯Ø± Ù†ÛŒØ§Ø² Ø¨Ø§Ø´Ø¯)
5. ØªÙˆÙ„ÛŒØ¯ Ø³ÛŒÚ¯Ù†Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ú©Ù†ØªØ±Ù„
6. Ø°Ø®ÛŒØ±Ù‡ Ø¯Ø± ID/EX
```

</div>

### ğŸ“Š ØªØ­Ù„ÛŒÙ„ Ø¯Ø³ØªÙˆØ±

<div dir="ltr">

```
Ø¯Ø³ØªÙˆØ±: ADD R1, R2, R3

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Instruction: 0x003100B3   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚
            â–¼
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚ Opcode: ADD  â”‚
     â”‚ rd:     R1   â”‚
     â”‚ rs1:    R2   â”‚
     â”‚ rs2:    R3   â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

</div>

### ğŸ¯ Ø³ÛŒÚ¯Ù†Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ú©Ù†ØªØ±Ù„ÛŒ

<div dir="ltr">

| Ø³ÛŒÚ¯Ù†Ø§Ù„ | Ú©Ø§Ø±Ø¨Ø±Ø¯ |
|--------|--------|
| **ALUOp** | Ù†ÙˆØ¹ Ø¹Ù…Ù„ÛŒØ§Øª ALU |
| **RegWrite** | Ù†ÙˆØ´ØªÙ† Ø¯Ø± Ø±Ø¬ÛŒØ³ØªØ± |
| **MemRead** | Ø®ÙˆØ§Ù†Ø¯Ù† Ø§Ø² Ø­Ø§ÙØ¸Ù‡ |
| **MemWrite** | Ù†ÙˆØ´ØªÙ† Ø¯Ø± Ø­Ø§ÙØ¸Ù‡ |
| **Branch** | Ø¯Ø³ØªÙˆØ± Ø§Ù†Ø´Ø¹Ø§Ø¨ |
| **ALUSrc** | Ø§Ù†ØªØ®Ø§Ø¨ Ù…Ù†Ø¨Ø¹ ALU |
| **MemtoReg** | Ø§Ù†ØªØ®Ø§Ø¨ Ù…Ù†Ø¨Ø¹ Write Back |

</div>

### âš ï¸ Ú†Ø§Ù„Ø´â€ŒÙ‡Ø§

**1. Data Hazards**

<div dir="ltr">

```assembly
add t0, t1, t2    # t0 = t1 + t2
sub t3, t0, t4    # Ù†ÛŒØ§Ø² Ø¨Ù‡ t0 (Ù‡Ù†ÙˆØ² Ø¢Ù…Ø§Ø¯Ù‡ Ù†ÛŒØ³Øª!)
```

</div>

**2. Control Hazards**

<div dir="ltr">

```assembly
beq t0, t1, label # Ù…Ù‚ØµØ¯ Ù…Ø´Ø®Øµ Ù†ÛŒØ³Øª
add t2, t3, t4    # Ù…Ù…Ú©Ù† Ø§Ø³Øª Ø§Ø¬Ø±Ø§ Ù†Ø´ÙˆØ¯
```

</div>

**3. Structural Hazards**
- ØªØ¯Ø§Ø®Ù„ Ø¯Ø± Ø¯Ø³ØªØ±Ø³ÛŒ Ø¨Ù‡ Register File

### ğŸ’¡ Ø±Ø§Ù‡â€ŒØ­Ù„â€ŒÙ‡Ø§

<div dir="ltr">

```
âœ… Forwarding: Ø§Ù†ØªÙ‚Ø§Ù„ Ù…Ø³ØªÙ‚ÛŒÙ… Ø¯Ø§Ø¯Ù‡
âœ… Stalling: ØªÙˆÙ‚Ù Ù…ÙˆÙ‚Øª
âœ… Hazard Detection Unit: ØªØ´Ø®ÛŒØµ Ø®Ø·Ø±Ø§Øª
```

</div>

### ğŸ“ Ù…Ø«Ø§Ù„ Ú©Ø§Ù…Ù„

<div dir="ltr">

```assembly
# Ø¯Ø³ØªÙˆØ±: addi t0, t1, 100

# Ù…Ø±Ø­Ù„Ù‡ Decode:
1. Opcode = ADDI (I-type)
2. rd = t0 (x5)
3. rs1 = t1 (x6)
4. Immediate = 100

5. Ø®ÙˆØ§Ù†Ø¯Ù† Register File:
   rs1_data = RF[t1] = 20

6. Ú¯Ø³ØªØ±Ø´ Immediate:
   imm_ext = sign_extend(100) = 0x00000064

7. Ø³ÛŒÚ¯Ù†Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ú©Ù†ØªØ±Ù„:
   ALUOp = ADD
   ALUSrc = 1 (Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Immediate)
   RegWrite = 1

8. Ø°Ø®ÛŒØ±Ù‡ Ø¯Ø± ID/EX:
   - rs1_data = 20
   - imm_ext = 100
   - control signals
```

</div>

---

## Ù…Ø±Ø­Ù„Ù‡ EX - Execute

### ğŸ“– ØªÙˆØ¶ÛŒØ­Ø§Øª

**EX** Ø¹Ù…Ù„ÛŒØ§Øª Ø§ØµÙ„ÛŒ Ø±Ø§ Ø§Ù†Ø¬Ø§Ù… Ù…ÛŒâ€ŒØ¯Ù‡Ø¯ (Ù…Ø­Ø§Ø³Ø¨Ù‡ØŒ Ù…Ù‚Ø§ÛŒØ³Ù‡ØŒ Ø¢Ø¯Ø±Ø³).

### ğŸ”§ Ø§Ø¬Ø²Ø§ÛŒ EX

**1. ALU (Arithmetic Logic Unit)**
- Ø§Ø¬Ø±Ø§ÛŒ Ø¹Ù…Ù„ÛŒØ§Øª Ø­Ø³Ø§Ø¨ÛŒ Ùˆ Ù…Ù†Ø·Ù‚ÛŒ
- Ù…Ø­Ø§Ø³Ø¨Ù‡ Ø¢Ø¯Ø±Ø³
- Ù…Ù‚Ø§ÛŒØ³Ù‡ Ø¨Ø±Ø§ÛŒ Branch

**2. Forwarding Unit**
- Ø§Ù†ØªÙ‚Ø§Ù„ Ù…Ø³ØªÙ‚ÛŒÙ… Ø¯Ø§Ø¯Ù‡â€ŒÙ‡Ø§
- Ø±ÙØ¹ Data Hazard

**3. Branch Unit**
- Ø§Ø±Ø²ÛŒØ§Ø¨ÛŒ Ø´Ø±Ø· Ø§Ù†Ø´Ø¹Ø§Ø¨
- Ù…Ø­Ø§Ø³Ø¨Ù‡ Ø¢Ø¯Ø±Ø³ Ù…Ù‚ØµØ¯

**4. EX/MEM Register**
- Ø§Ù†ØªÙ‚Ø§Ù„ Ø¨Ù‡ Ù…Ø±Ø­Ù„Ù‡ Ø¨Ø¹Ø¯

### ğŸ”„ Ø¹Ù…Ù„ÛŒØ§Øª Ø¨Ø± Ø§Ø³Ø§Ø³ Ù†ÙˆØ¹ Ø¯Ø³ØªÙˆØ±

#### Ø¯Ø³ØªÙˆØ±Ø§Øª Ø­Ø³Ø§Ø¨ÛŒ

<div dir="ltr">

```assembly
add t0, t1, t2

# EX:
ALU_input1 = RF[t1] = 10
ALU_input2 = RF[t2] = 5
ALU_op = ADD
Result = 10 + 5 = 15
```

</div>

#### Ø¯Ø³ØªÙˆØ±Ø§Øª Ø­Ø§ÙØ¸Ù‡

<div dir="ltr">

```assembly
lw t0, 8(sp)

# EX:
ALU_input1 = RF[sp] = 0x1000
ALU_input2 = 8 (offset)
ALU_op = ADD
Address = 0x1000 + 8 = 0x1008
```

</div>

#### Ø¯Ø³ØªÙˆØ±Ø§Øª Ø§Ù†Ø´Ø¹Ø§Ø¨

<div dir="ltr">

```assembly
beq t0, t1, label

# EX:
ALU_input1 = RF[t0]
ALU_input2 = RF[t1]
ALU_op = SUB
Zero = (t0 - t1 == 0) ?
Branch_target = PC + offset
```

</div>

### ğŸ“Š Ù†Ù…ÙˆØ¯Ø§Ø± ALU

<div dir="ltr">

```
    Input A â”€â”€â”€â”€â”
                â”œâ”€â”€â–º â”Œâ”€â”€â”€â”€â”€â”
    Input B â”€â”€â”€â”€â”¤    â”‚ ALU â”‚â”€â”€â–º Result
                â”‚    â””â”€â”€â”€â”€â”€â”˜
    ALU Op  â”€â”€â”€â”€â”˜         â”‚
                          â””â”€â”€â–º Zero Flag
```

</div>

### âš ï¸ Ú†Ø§Ù„Ø´â€ŒÙ‡Ø§

**1. Data Hazards**

<div dir="ltr">

```assembly
add t0, t1, t2    # EX: Ù…Ø­Ø§Ø³Ø¨Ù‡ t0
sub t3, t0, t4    # EX: Ù†ÛŒØ§Ø² Ø¨Ù‡ t0 (Forwarding!)
```

</div>

**Ø±Ø§Ù‡â€ŒØ­Ù„: Forwarding**

<div dir="ltr">

```
EX/MEM.Result â”€â”€â”€â–º ALU Input
MEM/WB.Result â”€â”€â”€â–º ALU Input
```

</div>

**2. Control Hazards**

<div dir="ltr">

```assembly
beq t0, t1, label # ØªØµÙ…ÛŒÙ… Ø¯Ø± EX
add t2, t3, t4    # Ù…Ù…Ú©Ù† Ø§Ø³Øª Flush Ø´ÙˆØ¯
```

</div>

### ğŸ’¡ Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒâ€ŒÙ‡Ø§

<div dir="ltr">

```
âœ… Forwarding Paths
âœ… Branch Prediction
âœ… Early Branch Resolution
âœ… ALU Result Bypassing
```

</div>

### ğŸ“ Ù…Ø«Ø§Ù„ Ú©Ø§Ù…Ù„

<div dir="ltr">

```assembly
# Ø³Ù†Ø§Ø±ÛŒÙˆ: Ù…Ø­Ø§Ø³Ø¨Ù‡ (a + b) Ã— c

# Ø¯Ø³ØªÙˆØ± 1: add t0, t1, t2  (t0 = a + b)
EX:
  Input_A = RF[t1] = 10  # a
  Input_B = RF[t2] = 5   # b
  Operation = ADD
  Result = 15
  â†’ EX/MEM.Result = 15

# Ø¯Ø³ØªÙˆØ± 2: mul t3, t0, t4  (t3 = t0 Ã— c)
EX:
  Input_A = Forwarded(EX/MEM.Result) = 15  # Ø§Ø² Ø¯Ø³ØªÙˆØ± Ù‚Ø¨Ù„!
  Input_B = RF[t4] = 3   # c
  Operation = MUL
  Result = 45
  â†’ EX/MEM.Result = 45
```

</div>

---

## Ù…Ø±Ø­Ù„Ù‡ MEM - Memory Access

### ğŸ“– ØªÙˆØ¶ÛŒØ­Ø§Øª

**MEM** Ø¯Ø³ØªØ±Ø³ÛŒ Ø¨Ù‡ Ø­Ø§ÙØ¸Ù‡ Ø¯Ø§Ø¯Ù‡ Ø±Ø§ Ù…Ø¯ÛŒØ±ÛŒØª Ù…ÛŒâ€ŒÚ©Ù†Ø¯.

### ğŸ”§ Ø§Ø¬Ø²Ø§ÛŒ MEM

**1. Data Memory**
- Ø­Ø§ÙØ¸Ù‡ Ø¯Ø§Ø¯Ù‡â€ŒÙ‡Ø§
- Ù‚Ø§Ø¨Ù„ Ø®ÙˆØ§Ù†Ø¯Ù† Ùˆ Ù†ÙˆØ´ØªÙ†

**2. Address Calculator**
- Ø¢Ø¯Ø±Ø³ Ù…Ø­Ø§Ø³Ø¨Ù‡ Ø´Ø¯Ù‡ Ø§Ø² EX

**3. MEM/WB Register**
- Ø§Ù†ØªÙ‚Ø§Ù„ Ø¨Ù‡ Ù…Ø±Ø­Ù„Ù‡ Ù†Ù‡Ø§ÛŒÛŒ

### ğŸ”„ Ø¹Ù…Ù„ÛŒØ§Øª Ø¨Ø± Ø§Ø³Ø§Ø³ Ù†ÙˆØ¹

#### Ø¯Ø³ØªÙˆØ±Ø§Øª LOAD

<div dir="ltr">

```assembly
lw t0, 8(sp)

# MEM:
Address = EX/MEM.ALU_Result = 0x1008
Data = Memory[0x1008]
â†’ MEM/WB.Data = Data
```

</div>

#### Ø¯Ø³ØªÙˆØ±Ø§Øª STORE

<div dir="ltr">

```assembly
sw t0, 8(sp)

# MEM:
Address = EX/MEM.ALU_Result = 0x1008
Data = EX/MEM.RegisterData
Memory[0x1008] = Data
```

</div>

#### Ø¯Ø³ØªÙˆØ±Ø§Øª Ù…Ø­Ø§Ø³Ø¨Ø§ØªÛŒ

<div dir="ltr">

```assembly
add t0, t1, t2

# MEM:
# Ù‡ÛŒÚ† Ø¹Ù…Ù„ÛŒØ§Øª Ø­Ø§ÙØ¸Ù‡â€ŒØ§ÛŒ Ø§Ù†Ø¬Ø§Ù… Ù†Ù…ÛŒâ€ŒØ´ÙˆØ¯
# ÙÙ‚Ø· Ø§Ù†ØªÙ‚Ø§Ù„ Result Ø§Ø² EX/MEM Ø¨Ù‡ MEM/WB
```

</div>

### ğŸ“Š Ù†Ù…ÙˆØ¯Ø§Ø± Ø­Ø§ÙØ¸Ù‡

<div dir="ltr">

```
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   Address   â”‚
    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
           â”‚
           â–¼
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚    Data     â”‚â”€â”€â”¬â”€â”€â–º Read Data
    â”‚   Memory    â”‚  â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
           â–²         â”‚
           â”‚         â”‚
    Write Dataâ—„â”€â”€â”€â”€â”€â”€â”˜
```

</div>

### âš ï¸ Ú†Ø§Ù„Ø´â€ŒÙ‡Ø§

**1. Cache Miss**

<div dir="ltr">

```
I-Cache Hit:  ~1 cycle
I-Cache Miss: ~100 cycles
D-Cache Hit:  ~1 cycle  
D-Cache Miss: ~100 cycles

ØªØ£Ø«ÛŒØ±: Ú©Ø§Ù‡Ø´ Ø´Ø¯ÛŒØ¯ Ø¹Ù…Ù„Ú©Ø±Ø¯!
```

</div>

**2. Alignment Errors**

<div dir="ltr">

```assembly
# âŒ Ø§Ø´ØªØ¨Ø§Ù‡ - Ø¢Ø¯Ø±Ø³ ØªØ±Ø§Ø² Ù†ÛŒØ³Øª
lw t0, 1(sp)    # Ø¢Ø¯Ø±Ø³ ÙØ±Ø¯!

# âœ… ØµØ­ÛŒØ­ - Ø¢Ø¯Ø±Ø³ ØªØ±Ø§Ø² Ø§Ø³Øª
lw t0, 0(sp)    # Ø¢Ø¯Ø±Ø³ Ù…Ø¶Ø±Ø¨ 4
lw t0, 4(sp)
```

</div>

**3. Memory Conflicts**

<div dir="ltr">

```assembly
# ØªØ¯Ø§Ø®Ù„ Ø¯Ø± Ø¯Ø³ØªØ±Ø³ÛŒ Ù‡Ù…Ø²Ù…Ø§Ù†
lw t0, 0(sp)    # MEM: Read
sw t1, 4(sp)    # MEM: Write
```

</div>

### ğŸ’¡ Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒâ€ŒÙ‡Ø§

**1. Data Cache (D-Cache)**

<div dir="ltr">

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Fast D-Cache       â”‚ ~1 cycle
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   L2 Cache           â”‚ ~10 cycles
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   Main Memory        â”‚ ~100 cycles
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

</div>

**2. Write Buffer**

<div dir="ltr">

```
Store â†’ Write Buffer â†’ Memory (background)
        â†“
    Continue Pipeline
```

</div>

**3. Prefetching**

<div dir="ltr">

```assembly
# Ù¾ÛŒØ´â€ŒØ¨ÛŒÙ†ÛŒ Ø§Ù„Ú¯ÙˆÛŒ Ø¯Ø³ØªØ±Ø³ÛŒ
lw t0, 0(a0)
lw t1, 4(a0)
# Prefetch: 8(a0), 12(a0), ...
```

</div>

### ğŸ“ Ù…Ø«Ø§Ù„ Ú©Ø§Ù…Ù„

<div dir="ltr">

```assembly
# Ú©Ù¾ÛŒ Ø¢Ø±Ø§ÛŒÙ‡: dest[i] = src[i]

loop:
    # Load
    lw   t0, 0(a0)      # MEM: Read src[i]
    # ØªØ£Ø®ÛŒØ± 1 cycle (Cache Hit)
    
    # Store  
    sw   t0, 0(a1)      # MEM: Write dest[i]
    # ØªØ£Ø®ÛŒØ± 1 cycle (Cache Hit)
    
    addi a0, a0, 4
    addi a1, a1, 4
    bne  a0, a2, loop

# Ø¨Ø§ Cache Misses:
# Load:  ~100 cycles
# Store: ~100 cycles
# Ø¬Ù…Ø¹:  ~200 cycles ØªØ£Ø®ÛŒØ±!
```

</div>

---

## Ù…Ø±Ø­Ù„Ù‡ WB - Write Back

### ğŸ“– ØªÙˆØ¶ÛŒØ­Ø§Øª

**WB** Ø¢Ø®Ø±ÛŒÙ† Ù…Ø±Ø­Ù„Ù‡ Ø§Ø³Øª Ú©Ù‡ Ù†ØªÛŒØ¬Ù‡ Ø±Ø§ Ø¯Ø± Ø±Ø¬ÛŒØ³ØªØ± Ù…ÛŒâ€ŒÙ†ÙˆÛŒØ³Ø¯.

### ğŸ”§ Ø§Ø¬Ø²Ø§ÛŒ WB

**1. Multiplexer**
- Ø§Ù†ØªØ®Ø§Ø¨ Ø¨ÛŒÙ† ALU Result ÛŒØ§ Memory Data

**2. Register File**
- Ù†ÙˆØ´ØªÙ† Ø¯Ø± Ø±Ø¬ÛŒØ³ØªØ± Ù…Ù‚ØµØ¯

### ğŸ”„ Ø¹Ù…Ù„ÛŒØ§Øª Ø¨Ø± Ø§Ø³Ø§Ø³ Ù†ÙˆØ¹

#### Ø¯Ø³ØªÙˆØ±Ø§Øª Ù…Ø­Ø§Ø³Ø¨Ø§ØªÛŒ

<div dir="ltr">

```assembly
add t0, t1, t2

# WB:
Source = MEM/WB.ALU_Result = 15
Destination = t0
RF[t0] = 15
```

</div>

#### Ø¯Ø³ØªÙˆØ±Ø§Øª LOAD

<div dir="ltr">

```assembly
lw t0, 8(sp)

# WB:
Source = MEM/WB.Memory_Data
Destination = t0
RF[t0] = Memory_Data
```

</div>

#### Ø¯Ø³ØªÙˆØ±Ø§Øª STORE

<div dir="ltr">

```assembly
sw t0, 8(sp)

# WB:
# Ù‡ÛŒÚ† Ø¹Ù…Ù„ÛŒØ§Øª Write Back Ø§Ù†Ø¬Ø§Ù… Ù†Ù…ÛŒâ€ŒØ´ÙˆØ¯
RegWrite = 0
```

</div>

### ğŸ“Š Ù†Ù…ÙˆØ¯Ø§Ø± WB

<div dir="ltr">

```
ALU Result â”€â”€â”€â”
              â”œâ”€â”€â–º MUX â”€â”€â”€â–º Register File
Memory Data â”€â”€â”˜         â”‚
                        â”‚
MemtoReg â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                        â”‚
Destination Register â”€â”€â”€â”˜
```

</div>

### ğŸ¯ Ø³ÛŒÚ¯Ù†Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ú©Ù†ØªØ±Ù„ÛŒ

<div dir="ltr">

| Ø³ÛŒÚ¯Ù†Ø§Ù„ | Ù…Ù‚Ø¯Ø§Ø± | Ø¹Ù…Ù„ÛŒØ§Øª |
|--------|-------|--------|
| **RegWrite** | 1 | Ù†ÙˆØ´ØªÙ† Ø¯Ø± Ø±Ø¬ÛŒØ³ØªØ± |
| **RegWrite** | 0 | Ø¨Ø¯ÙˆÙ† Ù†ÙˆØ´ØªÙ† |
| **MemtoReg** | 0 | Ø§Ø² ALU |
| **MemtoReg** | 1 | Ø§Ø² Memory |

</div>

### âš ï¸ Ú†Ø§Ù„Ø´â€ŒÙ‡Ø§

**1. Write-After-Write (WAW)**

<div dir="ltr">

```assembly
add t0, t1, t2    # WB: Ù†ÙˆØ´ØªÙ† Ø¯Ø± t0
sub t0, t3, t4    # WB: Ù†ÙˆØ´ØªÙ† Ø¯Ø± t0
# ØªØ±ØªÛŒØ¨ Ù…Ù‡Ù… Ø§Ø³Øª!
```

</div>

**2. Write-After-Read (WAR)**

<div dir="ltr">

```assembly
add t1, t0, t2    # Ø®ÙˆØ§Ù†Ø¯Ù† t0
sub t0, t3, t4    # Ù†ÙˆØ´ØªÙ† Ø¯Ø± t0
# Ø¯Ø± Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ† Ù…Ø¹Ù…ÙˆÙ„Ø§Ù‹ Ù…Ø´Ú©Ù„ Ù†ÛŒØ³Øª
```

</div>

### ğŸ“ Ù…Ø«Ø§Ù„ ØªØ±Ú©ÛŒØ¨ÛŒ

<div dir="ltr">

```assembly
# Ù…Ø­Ø§Ø³Ø¨Ù‡: result = (a + b) + mem[addr]

# Cycle 1: add t0, t1, t2
IF | ID | EX | MEM | WB(t0=15)

# Cycle 2: lw t3, 0(a0)  
   | IF | ID | EX | MEM(read) | WB(t3=10)

# Cycle 3: add t4, t0, t3
      | IF | ID(need t0,t3) | EX | MEM | WB(t4=25)

# Forwarding:
# t0: Ø§Ø² Cycle 1 WB
# t3: Ø§Ø² Cycle 2 WB
```

</div>

---

## Hazards Ùˆ Ø±Ø§Ù‡â€ŒØ­Ù„â€ŒÙ‡Ø§

### ğŸš¨ Ø§Ù†ÙˆØ§Ø¹ Hazards

#### 1. Data Hazards

**Read After Write (RAW)**

<div dir="ltr">

```assembly
add t0, t1, t2    # Write t0
sub t3, t0, t4    # Read t0 (Ø®Ø·Ø±!)
```

</div>

**Ø±Ø§Ù‡â€ŒØ­Ù„: Forwarding**

<div dir="ltr">

```
EX/MEM â”€â”€â”€â–º ALU
MEM/WB â”€â”€â”€â–º ALU
```

</div>

#### 2. Control Hazards

<div dir="ltr">

```assembly
beq t0, t1, label
add t2, t3, t4    # Ù…Ù…Ú©Ù† Ø§Ø³Øª Ø§Ø¬Ø±Ø§ Ù†Ø´ÙˆØ¯
```

</div>

**Ø±Ø§Ù‡â€ŒØ­Ù„â€ŒÙ‡Ø§:**
- Branch Prediction
- Branch Delay Slot
- Early Branch Resolution

#### 3. Structural Hazards

<div dir="ltr">

```
Ø¯Ùˆ Ø¯Ø³ØªÙˆØ± Ù†ÛŒØ§Ø² Ø¨Ù‡ ÛŒÚ© Ù…Ù†Ø¨Ø¹ Ø¯Ø§Ø±Ù†Ø¯:
- Register File (Read/Write Ù‡Ù…Ø²Ù…Ø§Ù†)
- Memory (IF Ùˆ MEM Ù‡Ù…Ø²Ù…Ø§Ù†)
```

</div>

**Ø±Ø§Ù‡â€ŒØ­Ù„:**
- Dual-Port Register File
- Split I/D Cache

### ğŸ“Š Ø¬Ø¯ÙˆÙ„ Ù…Ù‚Ø§ÛŒØ³Ù‡

<div dir="ltr">

| Hazard | Ø¹Ù„Øª | Ø±Ø§Ù‡â€ŒØ­Ù„ | Ù‡Ø²ÛŒÙ†Ù‡ |
|--------|-----|--------|-------|
| **RAW** | ÙˆØ§Ø¨Ø³ØªÚ¯ÛŒ Ø¯Ø§Ø¯Ù‡ | Forwarding | Ú©Ù… |
| **WAW** | Ù†ÙˆØ´ØªÙ† Ù‡Ù…Ø²Ù…Ø§Ù† | In-order | ØµÙØ± |
| **WAR** | Ø®ÙˆØ§Ù†Ø¯Ù† Ø¯ÛŒØ± | Ù…Ø¹Ù…ÙˆÙ„Ø§Ù‹ Ù†ÛŒØ³Øª | ØµÙØ± |
| **Branch** | Ø¹Ø¯Ù… Ù‚Ø·Ø¹ÛŒØª | Prediction | Ù…ØªÙˆØ³Ø· |
| **Structural** | ØªØ¯Ø§Ø®Ù„ Ù…Ù†Ø§Ø¨Ø¹ | Ù…Ù†Ø§Ø¨Ø¹ Ø¨ÛŒØ´ØªØ± | Ø²ÛŒØ§Ø¯ |

</div>

---

## Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒâ€ŒÙ‡Ø§

### âš¡ 1. Forwarding (Bypassing)

<div dir="ltr">

```
     EX/MEM â”€â”€â”€â”
               â”œâ”€â”€â–º ALU Input
     MEM/WB â”€â”€â”€â”˜

Ú©Ø§Ù‡Ø´ Stall Ø§Ø² 2 Ø¨Ù‡ 0 cycle
```

</div>

### ğŸ¯ 2. Branch Prediction

**Static Prediction:**

<div dir="ltr">

```assembly
# Ù‡Ù…ÛŒØ´Ù‡ ÙØ±Ø¶: Not Taken
beq t0, t1, label
# Ø§Ø¯Ø§Ù…Ù‡ Ø¨Ù‡ Ø¯Ø³ØªÙˆØ± Ø¨Ø¹Ø¯
```

</div>

**Dynamic Prediction:**

<div dir="ltr">

```
Branch History Table (BHT):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Address â”‚ Predict  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ 0x1000  â”‚ Taken    â”‚
â”‚ 0x1004  â”‚ NotTaken â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

</div>

### ğŸš€ 3. Superscalar Execution

**Ø§Ø¬Ø±Ø§ÛŒ Ú†Ù†Ø¯ Ø¯Ø³ØªÙˆØ± Ù‡Ù…Ø²Ù…Ø§Ù†:**

<div dir="ltr">

```
Cycle:  1    2    3    4    5
        â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
Pipe 1: â”‚IF1 â”‚ID1 â”‚EX1 â”‚ME1 â”‚WB1 â”‚
        â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤
Pipe 2: â”‚IF2 â”‚ID2 â”‚EX2 â”‚ME2 â”‚WB2 â”‚
        â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜

2x Ø³Ø±ÛŒØ¹â€ŒØªØ±!
```

</div>

### ğŸ’¾ 4. Cache Optimization

<div dir="ltr">

```
L1 Cache: 32KB, 1 cycle
L2 Cache: 256KB, 10 cycles  
L3 Cache: 8MB, 30 cycles
RAM: 100+ cycles

Hit Rate Ø¨Ø§Ù„Ø§ = Ø¹Ù…Ù„Ú©Ø±Ø¯ Ø¨Ù‡ØªØ±
```

</div>

---

## Ù…Ø«Ø§Ù„â€ŒÙ‡Ø§ÛŒ Ø¹Ù…Ù„ÛŒ

### 1ï¸âƒ£ Ù…Ø«Ø§Ù„ Ú©Ø§Ù…Ù„: Ø­Ù„Ù‚Ù‡ Ø³Ø§Ø¯Ù‡

<div dir="ltr">

```assembly
# Ù…Ø­Ø§Ø³Ø¨Ù‡ Ù…Ø¬Ù…ÙˆØ¹ Ø¢Ø±Ø§ÛŒÙ‡
# for (i=0; i<n; i++) sum += arr[i]

loop:
    lw   t0, 0(a0)      # Load arr[i]
    add  a2, a2, t0     # sum += arr[i]
    addi a0, a0, 4      # i++
    addi a1, a1, -1     # n--
    bnez a1, loop       # if (n != 0) goto loop
```

</div>

**ØªØ­Ù„ÛŒÙ„ Pipeline:**

<div dir="ltr">

```
Cycle: 1    2    3    4    5    6    7    8    9    10
Inst1: IF - ID - EX - ME - WB
Inst2:      IF - ID - EX - ME - WB
Inst3:           IF - ID - EX - ME - WB
Inst4:                IF - ID - EX - ME - WB
Inst5:                     IF - ID(stall) - EX - ME - WB
       â†‘                        â†‘
   Branch taken           Wait for branch
```

</div>

### 2ï¸âƒ£ Data Hazard Ø¨Ø§ Forwarding

<div dir="ltr">

```assembly
add t0, t1, t2    # t0 = t1 + t2
sub t3, t0, t4    # t3 = t0 - t4 (Ù†ÛŒØ§Ø² Ø¨Ù‡ t0!)
```

**Ø¨Ø¯ÙˆÙ† Forwarding:**

<div dir="ltr">

```
Cycle: 1    2    3    4    5    6    7    8
add:   IF - ID - EX - ME - WB
sub:        IF - ID - XX - XX - EX - ME - WB
                    â†‘    â†‘
                  Stall Stall

ØªØ£Ø®ÛŒØ±: 2 cycles
```

</div>

**Ø¨Ø§ Forwarding:**

<div dir="ltr">

```
Cycle: 1    2    3    4    5    6    7
add:   IF - ID - EX - ME - WB
sub:        IF - ID - EX(FWD) - ME - WB
                    â†‘
               Forward from EX/MEM

ØªØ£Ø®ÛŒØ±: 0 cycles âœ…
```

</div>

### 3ï¸âƒ£ Load-Use Hazard

<div dir="ltr">

```assembly
lw   t0, 0(a0)    # Load
add  t1, t0, t2   # Ø§Ø³ØªÙØ§Ø¯Ù‡ ÙÙˆØ±ÛŒ (Ø®Ø·Ø±!)
```

**Ø­ØªÛŒ Ø¨Ø§ Forwarding:**

<div dir="ltr">

```
Cycle: 1    2    3    4    5    6    7
lw:    IF - ID - EX - ME - WB
add:        IF - ID - XX - EX(FWD) - ME - WB
                      â†‘
                    Stall

ØªØ£Ø®ÛŒØ±: 1 cycle (Ø§Ø¬ØªÙ†Ø§Ø¨â€ŒÙ†Ø§Ù¾Ø°ÛŒØ±)
```

</div>

**Ø±Ø§Ù‡â€ŒØ­Ù„: Code Reordering**

<div dir="ltr">

```assembly
# âŒ Ø¨Ø¯
lw   t0, 0(a0)
add  t1, t0, t2   # Stall!

# âœ… Ø®ÙˆØ¨
lw   t0, 0(a0)
addi a0, a0, 4    # Ø¯Ø³ØªÙˆØ± Ù…Ø³ØªÙ‚Ù„
add  t1, t0, t2   # Ø­Ø§Ù„Ø§ t0 Ø¢Ù…Ø§Ø¯Ù‡ Ø§Ø³Øª
```

</div>

### 4ï¸âƒ£ Branch Prediction

<div dir="ltr">

```assembly
loop:
    # ... Ú©Ø¯ Ø­Ù„Ù‚Ù‡ ...
    addi t0, t0, 1
    blt  t0, t1, loop    # Ù…Ø¹Ù…ÙˆÙ„Ø§Ù‹ Taken

# Ø¨Ø§ Prediction:
# - Ù¾ÛŒØ´â€ŒØ¨ÛŒÙ†ÛŒ: Taken
# - Ø§Ú¯Ø± Ø¯Ø±Ø³Øª: 0 cycle ØªØ£Ø®ÛŒØ±
# - Ø§Ú¯Ø± ØºÙ„Ø·: 3 cycle ØªØ£Ø®ÛŒØ±
```

</div>

---

## ğŸ“ ØªÙ…Ø±ÛŒÙ†â€ŒÙ‡Ø§ÛŒ Ù¾ÛŒØ´Ù†Ù‡Ø§Ø¯ÛŒ

### ØªÙ…Ø±ÛŒÙ† 1: ØªØ­Ù„ÛŒÙ„ Pipeline

Ø¨Ø±Ø§ÛŒ Ú©Ø¯ Ø²ÛŒØ± Ù†Ù…ÙˆØ¯Ø§Ø± Pipeline Ø¨Ú©Ø´ÛŒØ¯:

<div dir="ltr">

```assembly
add t0, t1, t2
lw  t3, 0(a0)
sub t4, t0, t3
sw  t4, 0(a1)
```

</div>

<details>
<summary>ğŸ’¡ Ø±Ø§Ù‡Ù†Ù…Ø§ÛŒÛŒ</summary>

- Data Hazard Ø¨ÛŒÙ† <span dir="ltr">`add`</span> Ùˆ <span dir="ltr">`sub`</span> â†’ Forwarding
- Load-Use Hazard Ø¨ÛŒÙ† <span dir="ltr">`lw`</span> Ùˆ <span dir="ltr">`sub`</span> â†’ Stall 1 cycle

</details>

### ØªÙ…Ø±ÛŒÙ† 2: Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒ Ú©Ø¯

Ú©Ø¯ Ø²ÛŒØ± Ø±Ø§ Ø¨Ø±Ø§ÛŒ Ú©Ø§Ù‡Ø´ Stall Ø¨Ù‡ÛŒÙ†Ù‡ Ú©Ù†ÛŒØ¯:

<div dir="ltr">

```assembly
lw  t0, 0(a0)
add t1, t0, t2
lw  t3, 4(a0)
add t4, t3, t5
```

</div>

### ØªÙ…Ø±ÛŒÙ† 3: Ù…Ø­Ø§Ø³Ø¨Ù‡ CPI

Ø¨Ø±Ø§ÛŒ ÛŒÚ© Ø­Ù„Ù‚Ù‡ 100 ØªÚ©Ø±Ø§Ø±ÛŒ Ø¨Ø§ 5 Ø¯Ø³ØªÙˆØ± Ù…Ø­Ø§Ø³Ø¨Ù‡ Ú©Ù†ÛŒØ¯:
- Ø¨Ø¯ÙˆÙ† Pipeline
- Ø¨Ø§ Pipeline Ø¨Ø¯ÙˆÙ† Hazard
- Ø¨Ø§ Pipeline Ø¨Ø§ Branch Misprediction 10%

---

## ğŸ› Ø§Ø´Ú©Ø§Ù„Ø§Øª Ø±Ø§ÛŒØ¬

### âŒ Ø®Ø·Ø§ÛŒ 1: ÙØ±Ø§Ù…ÙˆØ´ÛŒ Forwarding Path

<div dir="ltr">

```assembly
# Ø®Ø·Ø±!
add t0, t1, t2
sub t3, t0, t4    # Ø§Ú¯Ø± Forwarding Ù†Ø¨Ø§Ø´Ø¯: Stall

# Ø±Ø§Ù‡â€ŒØ­Ù„: Ø§Ø·Ù…ÛŒÙ†Ø§Ù† Ø§Ø² ÙˆØ¬ÙˆØ¯ Forwarding
```

</div>

### âŒ Ø®Ø·Ø§ÛŒ 2: Load-Use Ø¨Ø¯ÙˆÙ† Stall

<div dir="ltr">

```assembly
# Ø®Ø·Ø±! Ù†Ù…ÛŒâ€ŒØªÙˆØ§Ù† Ø¬Ù„ÙˆÚ¯ÛŒØ±ÛŒ Ú©Ø±Ø¯
lw  t0, 0(a0)
add t1, t0, t2    # Ø­ØªÙ…Ø§Ù‹ 1 cycle Stall

# Ø±Ø§Ù‡â€ŒØ­Ù„: Ø¯Ø±Ø¬ Ø¯Ø³ØªÙˆØ± Ù…Ø³ØªÙ‚Ù„
lw  t0, 0(a0)
nop               # ÛŒØ§ Ø¯Ø³ØªÙˆØ± Ù…ÙÛŒØ¯ Ø¯ÛŒÚ¯Ø±
add t1, t0, t2
```

</div>

### âŒ Ø®Ø·Ø§ÛŒ 3: Branch Delay Ù†Ø§Ø¯ÛŒØ¯Ù‡ Ú¯Ø±ÙØªÙ‡ Ø´Ø¯Ù‡

<div dir="ltr">

```assembly
beq t0, t1, label
add t2, t3, t4    # Ù…Ù…Ú©Ù† Ø§Ø³Øª Flush Ø´ÙˆØ¯!

# Ø±Ø§Ù‡â€ŒØ­Ù„: Ø§Ø³ØªÙØ§Ø¯Ù‡ Ø§Ø² Branch Delay Slot
beq t0, t1, label
nop               # ÛŒØ§ Ø¯Ø³ØªÙˆØ± Ø¨ÛŒâ€ŒØ§Ø«Ø± Ø§Ø² Branch
label:
```

</div>

---

## ğŸ“Š Ù…Ù‚Ø§ÛŒØ³Ù‡ Ø¹Ù…Ù„Ú©Ø±Ø¯

### Ø²Ù…Ø§Ù† Ø§Ø¬Ø±Ø§

<div dir="ltr">

| Ù…Ø¹Ù…Ø§Ø±ÛŒ | CPI | Frequency | Ø¹Ù…Ù„Ú©Ø±Ø¯ Ù†Ø³Ø¨ÛŒ |
|---------|-----|-----------|-------------|
| **Ø¨Ø¯ÙˆÙ† Pipeline** | 5.0 | 1 GHz | 1x |
| **Pipeline Ø§ÛŒØ¯Ù‡â€ŒØ¢Ù„** | 1.0 | 1 GHz | 5x |
| **Pipeline ÙˆØ§Ù‚Ø¹ÛŒ** | 1.3 | 1 GHz | 3.8x |
| **Superscalar** | 0.5 | 1 GHz | 10x |

</div>

### ØªØ£Ø«ÛŒØ± Hazards

<div dir="ltr">

| Hazard | ØªÚ©Ø±Ø§Ø± | ØªØ£Ø®ÛŒØ± | ØªØ£Ø«ÛŒØ± Ú©Ù„ÛŒ |
|--------|-------|-------|-----------|
| **Data** | 30% | 0-1 cycle | 0.3 CPI |
| **Control** | 20% | 2-3 cycles | 0.5 CPI |
| **Structural** | 5% | 1 cycle | 0.05 CPI |
| **Ø¬Ù…Ø¹** | - | - | **0.85 CPI** |

</div>

---

## ğŸ’¡ Ù†Ú©Ø§Øª Ú©Ù„ÛŒØ¯ÛŒ

### âœ… Ø¨Ø±Ø§ÛŒ Ø·Ø±Ø§Ø­ÛŒ

<div dir="ltr">

```
1. Pipeline Depth: ØªØ¹Ø§Ø¯Ù„ Ø¨ÛŒÙ† Ø³Ø±Ø¹Øª Ùˆ Ù¾ÛŒÚ†ÛŒØ¯Ú¯ÛŒ
2. Forwarding: Ø¶Ø±ÙˆØ±ÛŒ Ø¨Ø±Ø§ÛŒ Ø¹Ù…Ù„Ú©Ø±Ø¯ Ø®ÙˆØ¨
3. Branch Prediction: Ù…Ù‡Ù… Ø¨Ø±Ø§ÛŒ Ú©Ø¯ Ø¨Ø§ Ø­Ù„Ù‚Ù‡
4. Cache: Ø¨Ø²Ø±Ú¯ØªØ±ÛŒÙ† ØªØ£Ø«ÛŒØ± Ø¨Ø± Ø¹Ù…Ù„Ú©Ø±Ø¯
```

</div>

### âš¡ Ø¨Ø±Ø§ÛŒ Ø¨Ø±Ù†Ø§Ù…Ù‡â€ŒÙ†ÙˆÛŒØ³ÛŒ

<div dir="ltr">

```assembly
# âœ… Ø®ÙˆØ¨: Ø¬Ø¯Ø§Ø³Ø§Ø²ÛŒ Load-Use
lw   t0, 0(a0)
addi a0, a0, 4      # Ø¯Ø³ØªÙˆØ± Ù…Ø³ØªÙ‚Ù„
add  t1, t0, t2     # Ø­Ø§Ù„Ø§ Ø¢Ù…Ø§Ø¯Ù‡ Ø§Ø³Øª

# âœ… Ø®ÙˆØ¨: Loop Unrolling
loop:
    lw t0, 0(a0)
    lw t1, 4(a0)    # Ø¨Ø§Ø±Ú¯Ø°Ø§Ø±ÛŒ Ù…ÙˆØ§Ø²ÛŒ
    add a2, a2, t0
    add a2, a2, t1
    addi a0, a0, 8
    bnez a1, loop
```

</div>

---

## ğŸ“š Ù…Ù†Ø§Ø¨Ø¹ Ùˆ Ù…Ø±Ø§Ø¬Ø¹

### ğŸ“– Ù…Ø³ØªÙ†Ø¯Ø§Øª

- [RISC-V Microarchitecture Guide](https://riscv.org/)
- [Computer Organization and Design: RISC-V Edition](https://www.elsevier.com/)

### ğŸ› ï¸ Ø§Ø¨Ø²Ø§Ø±Ù‡Ø§

- **RARS**: Ø´Ø¨ÛŒÙ‡â€ŒØ³Ø§Ø² Ø¨Ø§ Ù†Ù…Ø§ÛŒØ´ Pipeline
- **Spike**: Ø´Ø¨ÛŒÙ‡â€ŒØ³Ø§Ø² Ø±Ø³Ù…ÛŒ Ø¨Ø§ ØªØ­Ù„ÛŒÙ„ Ø¹Ù…Ù„Ú©Ø±Ø¯

### ğŸ“š Ù…Ù‚Ø§Ù„Ø§Øª

1. "The RISC-V Instruction Set Manual"
2. "Pipeline Hazards and Forwarding"
3. "Branch Prediction Techniques"

---

## â“ Ø³ÙˆØ§Ù„Ø§Øª Ù…ØªØ¯Ø§ÙˆÙ„

### Q1: CPI Ø¯Ø± Pipeline Ú†Ù‚Ø¯Ø± Ø§Ø³ØªØŸ

**A:** Ø¯Ø± Ø­Ø§Ù„Øª Ø§ÛŒØ¯Ù‡â€ŒØ¢Ù„ 1ØŒ Ø§Ù…Ø§ Ø¯Ø± Ø¹Ù…Ù„:

<div dir="ltr">

```
CPI = 1 + Stall_cycles
    = 1 + Data_hazards + Control_hazards + Structural_hazards
    â‰ˆ 1.3 - 1.5 (Ù…Ø¹Ù…ÙˆÙ„ÛŒ)
```

</div>

### Q2: Ú†Ø±Ø§ Forwarding Ù‡Ù…ÛŒØ´Ù‡ Ú©Ø§ÙÛŒ Ù†ÛŒØ³ØªØŸ

**A:** Ø¯Ø± Load-Use HazardØŒ Ø¯Ø§Ø¯Ù‡ Ø§Ø² Ø­Ø§ÙØ¸Ù‡ Ø¯Ø± MEM Ø¢Ù…Ø§Ø¯Ù‡ Ù…ÛŒâ€ŒØ´ÙˆØ¯:

<div dir="ltr">

```assembly
lw  t0, 0(a0)    # ME: Ø¯Ø§Ø¯Ù‡ Ø¢Ù…Ø§Ø¯Ù‡
add t1, t0, t2    # EX: Ù†ÛŒØ§Ø² Ø¨Ù‡ Ø¯Ø§Ø¯Ù‡
# 1 cycle ØªØ£Ø®ÛŒØ± Ø§Ø¬ØªÙ†Ø§Ø¨â€ŒÙ†Ø§Ù¾Ø°ÛŒØ± Ø§Ø³Øª!
```

</div>

### Q3: Branch Prediction Ú†Ù‚Ø¯Ø± Ø¯Ù‚ÛŒÙ‚ Ø§Ø³ØªØŸ

**A:** Ø¨Ø³ØªÚ¯ÛŒ Ø¨Ù‡ Ø§Ù„Ú¯ÙˆØ±ÛŒØªÙ… Ø¯Ø§Ø±Ø¯:

<div dir="ltr">

```
Static: 50-70%
1-bit: 70-80%
2-bit: 80-90%
Advanced: 95%+
```

</div>

---

## ğŸ† Ø®Ù„Ø§ØµÙ‡ Ø¬Ø§Ù…Ø¹

<div dir="ltr">

| Ù…Ø±Ø­Ù„Ù‡ | ÙˆØ¸ÛŒÙÙ‡ | ØªØ£Ø®ÛŒØ± Ù…Ø¹Ù…ÙˆÙ„ÛŒ | Ù†Ú©ØªÙ‡ Ú©Ù„ÛŒØ¯ÛŒ |
|--------|-------|-------------|-------------|
| **IF** | ÙˆØ§Ú©Ø´ÛŒ Ø¯Ø³ØªÙˆØ± | 1 cycle | I-Cache Ù…Ù‡Ù… Ø§Ø³Øª |
| **ID** | Ø±Ù…Ø²Ú¯Ø´Ø§ÛŒÛŒ | 1 cycle | Hazard Detection |
| **EX** | Ø§Ø¬Ø±Ø§ | 1 cycle | Forwarding |
| **MEM** | Ø­Ø§ÙØ¸Ù‡ | 1 cycle | D-Cache Ù…Ù‡Ù… Ø§Ø³Øª |
| **WB** | Ù†ÙˆØ´ØªÙ† | 1 cycle | ØªØ¯Ø§Ø®Ù„ Ù†Ø¨Ø§ÛŒØ¯ Ø¨Ø§Ø´Ø¯ |

### Hazards:
- **Data**: Forwarding (0-1 cycle)
- **Control**: Prediction (0-3 cycles)
- **Structural**: Ù…Ù†Ø§Ø¨Ø¹ Ø¨ÛŒØ´ØªØ± (0-1 cycle)

### Ø¨Ù‡ÛŒÙ†Ù‡â€ŒØ³Ø§Ø²ÛŒ:
1. Forwarding Paths âœ…
2. Branch Prediction âœ…
3. Cache Optimization âœ…
4. Code Reordering âœ…

</div>

---

<div align="center">


[â¬† Ø¨Ø§Ø²Ú¯Ø´Øª Ø¨Ù‡ Ø¨Ø§Ù„Ø§](#Ù…Ø±Ø§Ø­Ù„-Ù¾Ø§ÛŒÙ¾Ù„Ø§ÛŒÙ†-pipeline-stages-Ø¯Ø±-risc-v)

---



ğŸ“§ Ø³ÙˆØ§Ù„ Ø¯Ø§Ø±ÛŒØ¯? Issue Ø¨Ø§Ø² Ú©Ù†ÛŒØ¯!

</div>

</div>