m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/user/sv_modules/adder_uvm_testbench
T_opt
!s110 1756415544
V2TeW2]_CW_<PgIW@4D;fh2
04 6 4 work tb_top fast 0
=1-000ae431a4f1-68b0c637-4998e-25b1f
o-quiet -auto_acc_if_foreign -work build
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
Yadder_if
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 !s110 1756415534
!i10b 1
!s100 BFj`Q6f0gfH>MAiJaXWLb1
IP01BkLZCh=fhN99OzhgWO3
Z4 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_if_sv_unit
S1
R0
w1755507478
8/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_if.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_if.sv
L0 1
Z5 OL;L;10.7c;67
r1
!s85 0
31
Z6 !s108 1756415534.000000
Z7 !s107 /home/user/sv_modules/adder_uvm_testbench/DUT/half_sum.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/test.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/sequence.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/env.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/agent.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/scoreboard.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/sequence_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/agent_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/monitor_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/driver_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/item_rst.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/monitor.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/driver.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/item.sv|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|/home/user/sv_modules/adder_uvm_testbench/DUT/sum.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_if.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/top.sv|/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_pkg.sv|
Z8 !s90 -f|/home/user/sv_modules/adder_uvm_testbench/file_list.f|-work|/home/user/sv_modules/adder_uvm_testbench/build/|-cover|bcestf|-covercells|
!i113 0
Z9 !s102 -cover bcestf -covercells
Z10 o-work /home/user/sv_modules/adder_uvm_testbench/build/ -cover bcestf -covercells -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 +incdir+/home/user/sv_modules/adder_uvm_testbench/DUT +incdir+/home/user/sv_modules/adder_uvm_testbench/UVM_tb -work /home/user/sv_modules/adder_uvm_testbench/build/ -cover bcestf -covercells -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xadder_pkg
!s115 adder_if
R2
Z12 DXx6 mtiUvm 7 uvm_pkg 0 22 3zPkj@YUcM=M^m3zCLh<H1
R3
!i10b 1
!s100 M<k52k<YS_@iW[^=EjJfB3
IDbM:ZVGlgBZ0i^SodiXaK1
VDbM:ZVGlgBZ0i^SodiXaK1
S1
R0
w1756415509
8/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_pkg.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/adder_pkg.sv
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
F/home/user/questasim/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/item.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/driver.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/monitor.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/item_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/driver_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/monitor_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/agent_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/rst/sequence_rst.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/scoreboard.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/agent.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/env.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/sequence.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/test.sv
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vhalf_sum
R2
R3
!i10b 1
!s100 UWcaYM1^Y9m>Q=MFmhQez2
I5?bWnV9V>IiHWN=kJk=`>0
R4
Z13 !s105 sum_sv_unit
S1
R0
Z14 w1755771370
8/home/user/sv_modules/adder_uvm_testbench/DUT/half_sum.sv
F/home/user/sv_modules/adder_uvm_testbench/DUT/half_sum.sv
L0 1
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vsum
R2
R3
!i10b 1
!s100 NJ?=ocQl8S6iSfc4fUQXR3
IQ?PEU8:a;ECN176DI0_2C0
R4
R13
S1
R0
R14
8/home/user/sv_modules/adder_uvm_testbench/DUT/sum.sv
F/home/user/sv_modules/adder_uvm_testbench/DUT/sum.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
vtb_top
R2
R12
DXx4 work 9 adder_pkg 0 22 DbM:ZVGlgBZ0i^SodiXaK1
R3
!i10b 1
!s100 a_k1X<aM[;`YJ@[;V^Zec3
ITNb_2P7V9kOj[L5[3]I>V0
R4
!s105 top_sv_unit
S1
R0
w1755531504
8/home/user/sv_modules/adder_uvm_testbench/UVM_tb/top.sv
F/home/user/sv_modules/adder_uvm_testbench/UVM_tb/top.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
R11
R1
