{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565904391731 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565904391731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 15 18:26:31 2019 " "Processing started: Thu Aug 15 18:26:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565904391731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565904391731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SomadorFlutuante -c SomadorFlutuante " "Command: quartus_map --read_settings_files=on --write_settings_files=off SomadorFlutuante -c SomadorFlutuante" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565904391731 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1565904392402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fp_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_adder-arch " "Found design unit 1: fp_adder-arch" {  } { { "fp_adder.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/fp_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565904393042 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_adder " "Found entity 1: fp_adder" {  } { { "fp_adder.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/fp_adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565904393042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565904393042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorflutuante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorflutuante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorFlutuante-arch " "Found design unit 1: SomadorFlutuante-arch" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565904393042 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorFlutuante " "Found entity 1: SomadorFlutuante" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565904393042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565904393042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_sseg-arch " "Found design unit 1: hex_to_sseg-arch" {  } { { "hex_to_sseg.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/hex_to_sseg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565904393042 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_sseg " "Found entity 1: hex_to_sseg" {  } { { "hex_to_sseg.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/hex_to_sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565904393042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565904393042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SomadorFlutuante " "Elaborating entity \"SomadorFlutuante\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565904393104 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign1 SomadorFlutuante.vhd(61) " "VHDL Process Statement warning at SomadorFlutuante.vhd(61): signal \"sign1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign1 SomadorFlutuante.vhd(66) " "VHDL Process Statement warning at SomadorFlutuante.vhd(66): signal \"sign1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp1 SomadorFlutuante.vhd(67) " "VHDL Process Statement warning at SomadorFlutuante.vhd(67): signal \"exp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frac1 SomadorFlutuante.vhd(68) " "VHDL Process Statement warning at SomadorFlutuante.vhd(68): signal \"frac1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frac1 SomadorFlutuante.vhd(69) " "VHDL Process Statement warning at SomadorFlutuante.vhd(69): signal \"frac1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign2 SomadorFlutuante.vhd(78) " "VHDL Process Statement warning at SomadorFlutuante.vhd(78): signal \"sign2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign2 SomadorFlutuante.vhd(83) " "VHDL Process Statement warning at SomadorFlutuante.vhd(83): signal \"sign2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp2 SomadorFlutuante.vhd(84) " "VHDL Process Statement warning at SomadorFlutuante.vhd(84): signal \"exp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frac2 SomadorFlutuante.vhd(85) " "VHDL Process Statement warning at SomadorFlutuante.vhd(85): signal \"frac2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frac2 SomadorFlutuante.vhd(86) " "VHDL Process Statement warning at SomadorFlutuante.vhd(86): signal \"frac2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_out SomadorFlutuante.vhd(89) " "VHDL Process Statement warning at SomadorFlutuante.vhd(89): signal \"sign_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_out SomadorFlutuante.vhd(90) " "VHDL Process Statement warning at SomadorFlutuante.vhd(90): signal \"exp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frac_out SomadorFlutuante.vhd(91) " "VHDL Process Statement warning at SomadorFlutuante.vhd(91): signal \"frac_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign_out SomadorFlutuante.vhd(92) " "VHDL Process Statement warning at SomadorFlutuante.vhd(92): signal \"sign_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "exp_out SomadorFlutuante.vhd(93) " "VHDL Process Statement warning at SomadorFlutuante.vhd(93): signal \"exp_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frac_out SomadorFlutuante.vhd(94) " "VHDL Process Statement warning at SomadorFlutuante.vhd(94): signal \"frac_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "frac_out SomadorFlutuante.vhd(95) " "VHDL Process Statement warning at SomadorFlutuante.vhd(95): signal \"frac_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign1 SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"sign1\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exp1 SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"exp1\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign_show SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"sign_show\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "thex0 SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"thex0\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "thex1 SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"thex1\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "thex2 SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"thex2\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDG SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"LEDG\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "frac1 SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"frac1\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sign2 SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"sign2\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "exp2 SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"exp2\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "frac2 SomadorFlutuante.vhd(47) " "VHDL Process Statement warning at SomadorFlutuante.vhd(47): inferring latch(es) for signal or variable \"frac2\", which holds its previous value in one or more paths through the process" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..5\] SomadorFlutuante.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[7..5\]\" at SomadorFlutuante.vhd(10)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac2\[0\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac2\[0\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac2\[1\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac2\[1\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac2\[2\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac2\[2\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac2\[3\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac2\[3\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac2\[4\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac2\[4\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac2\[5\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac2\[5\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac2\[6\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac2\[6\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac2\[7\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac2\[7\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp2\[0\] SomadorFlutuante.vhd(47) " "Inferred latch for \"exp2\[0\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp2\[1\] SomadorFlutuante.vhd(47) " "Inferred latch for \"exp2\[1\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp2\[2\] SomadorFlutuante.vhd(47) " "Inferred latch for \"exp2\[2\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp2\[3\] SomadorFlutuante.vhd(47) " "Inferred latch for \"exp2\[3\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign2 SomadorFlutuante.vhd(47) " "Inferred latch for \"sign2\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac1\[0\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac1\[0\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac1\[1\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac1\[1\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac1\[2\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac1\[2\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac1\[3\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac1\[3\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac1\[4\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac1\[4\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac1\[5\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac1\[5\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac1\[6\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac1\[6\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "frac1\[7\] SomadorFlutuante.vhd(47) " "Inferred latch for \"frac1\[7\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDG\[0\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDG\[1\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDG\[2\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDG\[3\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[4\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDG\[4\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[5\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDG\[5\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[6\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDG\[6\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[7\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDG\[7\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDR\[0\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDR\[1\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDR\[2\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDR\[3\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] SomadorFlutuante.vhd(47) " "Inferred latch for \"LEDR\[4\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex2\[0\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex2\[0\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex2\[1\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex2\[1\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex2\[2\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex2\[2\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex2\[3\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex2\[3\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex1\[0\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex1\[0\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex1\[1\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex1\[1\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex1\[2\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex1\[2\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex1\[3\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex1\[3\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex0\[0\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex0\[0\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393120 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex0\[1\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex0\[1\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393135 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex0\[2\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex0\[2\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393135 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "thex0\[3\] SomadorFlutuante.vhd(47) " "Inferred latch for \"thex0\[3\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393135 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign_show SomadorFlutuante.vhd(47) " "Inferred latch for \"sign_show\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393135 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp1\[0\] SomadorFlutuante.vhd(47) " "Inferred latch for \"exp1\[0\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393135 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp1\[1\] SomadorFlutuante.vhd(47) " "Inferred latch for \"exp1\[1\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393135 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp1\[2\] SomadorFlutuante.vhd(47) " "Inferred latch for \"exp1\[2\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393135 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exp1\[3\] SomadorFlutuante.vhd(47) " "Inferred latch for \"exp1\[3\]\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393135 "|SomadorFlutuante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sign1 SomadorFlutuante.vhd(47) " "Inferred latch for \"sign1\" at SomadorFlutuante.vhd(47)" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565904393135 "|SomadorFlutuante"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_adder fp_adder:fp_add_unit " "Elaborating entity \"fp_adder\" for hierarchy \"fp_adder:fp_add_unit\"" {  } { { "SomadorFlutuante.vhd" "fp_add_unit" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565904393151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_sseg hex_to_sseg:sseg_unit_0 " "Elaborating entity \"hex_to_sseg\" for hierarchy \"hex_to_sseg:sseg_unit_0\"" {  } { { "SomadorFlutuante.vhd" "sseg_unit_0" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565904393151 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "fp_adder:fp_add_unit\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"fp_adder:fp_add_unit\|Add2\"" {  } { { "fp_adder.vhd" "Add2" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/fp_adder.vhd" 62 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565904393541 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1565904393541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fp_adder:fp_add_unit\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"fp_adder:fp_add_unit\|lpm_add_sub:Add2\"" {  } { { "fp_adder.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/fp_adder.vhd" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565904393603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fp_adder:fp_add_unit\|lpm_add_sub:Add2 " "Instantiated megafunction \"fp_adder:fp_add_unit\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565904393603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565904393603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565904393603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565904393603 ""}  } { { "fp_adder.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/fp_adder.vhd" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565904393603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565904393681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565904393681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[0\]\$latch " "Latch LEDR\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[1\]\$latch " "Latch LEDR\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[2\]\$latch " "Latch LEDR\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[3\]\$latch " "Latch LEDR\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[4\]\$latch " "Latch LEDR\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[0\]\$latch " "Latch LEDG\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[1\]\$latch " "Latch LEDG\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[2\]\$latch " "Latch LEDG\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[3\]\$latch " "Latch LEDG\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[4\]\$latch " "Latch LEDG\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[5\]\$latch " "Latch LEDG\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[6\]\$latch " "Latch LEDG\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[7\]\$latch " "Latch LEDG\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sign_show " "Latch sign_show has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex2\[0\] " "Latch thex2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex2\[1\] " "Latch thex2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex2\[2\] " "Latch thex2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex2\[3\] " "Latch thex2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex1\[0\] " "Latch thex1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex1\[1\] " "Latch thex1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex1\[2\] " "Latch thex1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex1\[3\] " "Latch thex1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[2\] " "Ports D and ENA on the latch are fed by the same signal tmp\[2\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex0\[0\] " "Latch thex0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[1\] " "Ports D and ENA on the latch are fed by the same signal tmp\[1\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex0\[1\] " "Latch thex0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[1\] " "Ports D and ENA on the latch are fed by the same signal tmp\[1\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex0\[2\] " "Latch thex0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[1\] " "Ports D and ENA on the latch are fed by the same signal tmp\[1\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "thex0\[3\] " "Latch thex0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tmp\[1\] " "Ports D and ENA on the latch are fed by the same signal tmp\[1\]" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 37 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565904393962 ""}  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565904393962 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "SomadorFlutuante.vhd" "" { Text "C:/Users/vinicius.xavier/Documents/Projeto Final/SomadorFlutuante.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1565904394181 "|SomadorFlutuante|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1565904394181 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565904394820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565904394820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "322 " "Implemented 322 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565904394898 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565904394898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1565904394898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565904394898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565904394929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 15 18:26:34 2019 " "Processing ended: Thu Aug 15 18:26:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565904394929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565904394929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565904394929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565904394929 ""}
