JDF B
// Created by Version 1.3 
PROJECT Untitled
DESIGN compare Normal
DEVKIT LC4256ZE-5TN100C
ENTRY Schematic/VHDL
STIMULUS tb_top.vhd
MODULE lt.vhd
MODSTYLE COMP_LT Normal
MODULE eq.vhd
MODSTYLE COMP_EQ Normal
MODULE top.vhd
MODSTYLE TOP_SCHEMATIC Normal
MODULE gt.vhd
MODSTYLE COMP_GT Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE TOP_SCHEMATIC
