0.7
2020.2
Dec 15 2024
09:05:09
C:/FPGA/logtel/lab7_hist/lab7_hist.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1741882615,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/FPGA/logtel/lab7_hist/lab7_hist.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1741882890,verilog,,C:/FPGA/logtel/lab7_hist/lab7_hist.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,,,,,,
C:/FPGA/logtel/lab7_hist/lab7_hist.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/FPGA/logtel/lab7_hist/lab7_hist.srcs/sim_1/new/HIST_UNIT_tb.vhd,1741883076,vhdl,,,,hist_unit_tb,,,,,,,,
C:/FPGA/logtel/lab7_hist/lab7_hist.srcs/sources_1/new/HIST.vhd,1741882394,vhdl,,,,hist_unit,,,,,,,,
