========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 96241399	w_miss: 5744697	w_miss_rate: 5.969050%
r_access: 203742138	r_miss: 27739021	r_miss_rate: 13.614769%
t_access: 299983537	t_miss: 33483718	t_miss_rate: 11.161852%
Read_Latency: 944094666	Write_Latency: 357660561
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 33483690	w_miss: 29993596	w_miss_rate: 89.576734%
r_access: 33483718	r_miss: 33483718	r_miss_rate: 100.000000%
t_access: 66967408	t_miss: 63477314	t_miss_rate: 94.788369%
Cache info :
w_access: 29993595	w_miss: 1	w_miss_rate: 0.000003%
r_access: 33483718	r_miss: 3062	r_miss_rate: 0.009145%
t_access: 63477313	t_miss: 3063	t_miss_rate: 0.004825%
Buffer Latency:
ReadLatency: 0	WriteLatency: 27920752
STTRAM Latency:
ReadLatency: 301469818	WriteLatency: 389916773
Total Latency:
ReadLatency: 301469818	WriteLatency: 417837525
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 3063	r_miss: 32	r_miss_rate: 1.044727%
t_access: 3063	t_miss: 32	t_miss_rate: 1.044727%
Read_Latency: 78975	Write_Latency: 0
========== End of L3 ==========

