Active-HDL 10.3.3558.6081  2019-08-04 18:18:45

Elaboration top modules:
Architecture                  archDB(tb_VetoLogic)


-----------------------------------------------------------------------------------------------
Entity       | Architecture | Library | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
tb_VetoLogic | archDB       | work    |      | 10.3.3558.6081  (Windows) | -dbg
Veto_Logic   | Veto         | work    |      | 10.3.3558.6081  (Windows) | -dbg
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
VHDL Package                | Library | Info | Compiler Version          | Compilation Options
-----------------------------------------------------------------------------------------------
standard                    | std     |      |                           | <unavailable>
TEXTIO                      | std     |      | 10.3.3558.6081  (Windows) |  -2008
std_logic_1164              | ieee    |      | 10.3.3558.6081  (Windows) |  -2008
ENV                         | std     |      | 10.3.3558.6081  (Windows) | <unavailable>
std_logic_arith             | ieee    |      | 10.3.3558.6081  (Windows) | <unavailable>
STD_LOGIC_UNSIGNED          | ieee    |      | 10.3.3558.6081  (Windows) | <unavailable>
trb_net_std                 | work    |      | 10.3.3558.6081  (Windows) | -dbg
-----------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------
Library                     | Comment
-----------------------------------------------------------------------------------------------
ieee                        | Standard IEEE packages library
std                         | Standard VHDL library
work                        | None
-----------------------------------------------------------------------------------------------


Simulation Options: vsim +access +r tb_VetoLogic -PL pmi_work -L ovi_ecp3 -L pcsd_work


The performance of simulation is reduced. Version Lattice Edition
