高精度與低製程、電壓、溫度變異敏感度之脈衝擴展式時間至數位轉換器及其應用 
A High Accuracy Low PVT Sencitivity Pulse-Stretching Time-to-digital Converter 
and Its Applications 
計畫編號：NSC 96-2221-E-011-151 
執行期間：96 年 8 月 1 日 至 97 年 7 月 31 日 
主持人：陳伯奇  台灣科技大學電子工程系 教授 
 
一、 中文摘要 
     本計劃提出一個無量測範圍限制、具自我校準脈
衝擴展器之高精度時間至數位轉換器(Time-to-digital 
converter，簡稱 TDC)，希望藉由自動校準的方式，來
降低環境溫度變異、製程參數變異以及工作電壓的改變
所造成量測上的誤差，大幅提高時間至數位轉換器之準
確度。     
在一般的應用上，高精度、高解析能力、低環境變
異的 TDC 電路，可用來製作一些需低誤差的電路需
求，比如說可攜式的雷射測距儀或溫度量測器等，其解
析度必須不易受外在環境影響；而且有鑒於積體電路迅
速的發展，更加可以彰顯本電路價格便宜、特性好以及
容易使用等諸多優點，使其更具發展價值。 
    本電路的解析度高達 19.53ps，以 TSMC 0.35um 
2P4M 製程實現，晶片面積不含輸入/輸出墊(I/O Pad)
為 0.5mm2。利用單擊觸發方式，範圍在 0.4ns~11ns 且
量測間距為 400ps 的情形下，測得的 INL 只有
+0.5LSB~-0.5LSB。而在量測頻率為 0.2/sec 之情形下，
其消耗功率為 19.8mW。 
英文摘要 
    A highly accurate time-to-digital converter (TDC) 
based on self-calibrated pulse stretcher has been presented 
to own a theoretically unlimited input range. Through self 
calibration, the inaccuracy caused by process, voltage and 
temperature variations can be eliminated to enhance the 
performance of the TDC substantially. 
    The high accuracy, high resolution and low PVT 
sensitivity of TDC are required by many applications, such 
as portable laser range finders and digital thermometers. It 
will make the proposed circuit more and more popolar in 
the future. 
    The test chips have been fabricated in a TSMC 
0.35-um 2P4M standard digital CMOS process. The 
resolution of the proposed TDC is measured to be as fine 
as 19.53ps with a reference clock of 100MHz and the chip 
area is merely 0.78mm×0.645mm, excluding the I/O pads. 
By true single shot measurements, the INL is within 
+0.5LSB~-0.5LSB for 0.4ns to 11ns input range from with 
400ps steps. The power consumption is 19.8mW at 0.2 
samples/s measurement rate. 
二、 計畫的緣由與目的 
近年來對於交通工具導航與防撞系統的小型雷射
雷達之研究的蓬勃發展。高解析度而快速的時間量測功
能是雷射雷達系統中極為重要的一環。時間至數位轉換
器(TDC)的一個應用範例為全數位相位鎖定迴路或全
數位延遲鎖定迴路[1] (ADPLL, ADDLL)，如圖 1.所
示，其中 TDC 取代相位比較器及充放電幫浦(Charge 
pump)，利用 TDC 偵測兩波形(FREF and HCLK)之相位
差異，經低通率波後再控制後續之數位控制震盪器
(digital controlled oscillator)以振出所需要之標的頻率。
藉由高效能及高解析度 TDC 之助，可達到快速鎖定及
低抖動之目的。 
一般而言對時間量測電路的要求不外乎下列幾
項:1)高解析度 2)足夠的量測範圍 3)快速的量測時間 4)
不受量測信號的頻率變動影響 5)高準確度 6)低功率、
低成本等等，傳統上時間至數位轉換器必須使用射極耦
    圖 4.即為此 TDC 之時序圖，若於外部送入 Start 和
Stop 兩訊信號，透過時間至脈衝控制電路來產生一個遮
罩信號 Tin，其中 Tin的寬度是從 Start 脈衝的正緣到 Stop
脈衝的正緣，其後，時間至脈衝控制電路(Time to Pulse 
Control Circuit)會將 Tin 細分成三部份，分別是 T1、T2
和 T12，其中 T1、T2為兩組細測時間寬度，而 T12 是屬
於粗測時間寬度。粗測時間寬度為參考時脈(TCLK)週期
之整數倍，且交由粗測計數器去計數，而細測時間寬度
則送入兩組 n-bit 內插器，之後所得之兩組數位值再分
別交由細測計數器計數。因此從此時序圖，我們初步可
得 知 其 輸 入 時 間 Tin 可 表 示 為 下 式 (2): 
2112 TTTTin −+=                    ____(2)                                
此時若假設內插器的內插因子(Stretching Factor)
為 M，而兩組細測時間寬度 T1、T2分別輸入內插器之
後，所得到的數位輸出值為 D1、D2，且粗測時間寬度
經由計數器的計數結果為 D12，此部分將於 3.4 節詳細
探討。因此，我們可得出最後之輸入時間寬度 Tin可表
示如下式(3): 
M
TD
M
TDTDT clkclkclkin ×−×+×= 2112                      
   
M
TDDTD clkclk )( 2112 −+×=        ____(3)                            
倘若只有一組細測時間，意味著整個電路只有一組
內插器，其架構就如我們在先前 2.4.2 章節所談到之雙
斜率法，當單一組內插器如有任何的偏移(offset)，將會
直接反應在細測時間的數位輸出值 DL，如下式 (3.3)，
其造成量測到的時間寬度包含偏移量。 
1 2
c lk
in c lk L
TT D T D
M
= × + ×             ____(4)                           
  此外，採用兩組內插器，還可額外增加一個去除時
間至脈衝控制電路偏移(offset)的好處，由於 T12與 T1、
T2 間的分割很難做得完全精準，其間的誤差便會造成
整體測量的輸出偏差，解決之道在於儘量將時間至脈衝
控制電路控制 T1、T2 產出的邏輯閘佈局做到彼此匹
配，如此一來 D1、D2的偏差便可在公式(3)中對消，提
升測量的準確度。 
3.3 具高精度自我校準脈衝擴展器之時間至位轉換器 
    上述脈衝擴展法之時間至數位轉換器原理，在此論
文我們提出了具有自我校準之脈衝擴展器之時間至數 
位轉換器，架構圖如下圖 5.所示，其中包含了時間至脈
衝控制電路(Time to Pulse Control Circuit)、兩組具有自
我 校 準 之 n-bit 內 插 器 (n-bit Interpolator with 
Self-calibration)以及與一般之脈衝擴展法之時間至數位
轉換器相同之三組加載式上數計數器，也分別為兩組細
測計數器和一組粗測計數器。其中，由於每個內插器皆
配備專屬之自我校準電路，因此我們期望於校準循環
(Calibration Cycle)時將擴展因子調整到原始設計值，而
後便可轉入量測循環(Measurement Cycle)，進行待測時
間之測量工作。此外，為了加速自我校準電路的運行，
循序逼近式(SAR, Successive Approximation Register)之
校準方式將成為此 TDC 的首選[6-8]。而其整體時序圖
與一般脈衝擴展法之時間至數位轉換器大同小異，就承
如式(2)、(3)之結果，因此以下章節將探討整個 TDC 之
細部電路之動作原理，以及其校準原理。 
 
T1 Digitized T1
Stop
Start
TCLK Time to Pulse 
Control Circuit
Interpolator1 with 
Self-calibration
Coarse 
Counter T12
T2 Digitized T2
Digitized T12
Fine 
Counter 2 
Fine 
Counter 1 
n-bit 
Interpolator2 with 
Self-calibration
n-bit 
 
圖 5. 自我校準脈衝擴展法之時間至數位轉換器方塊圖 
3.4 模擬及量測結果 
   本晶片以 TSMC 0.35um CMOS 製程製作，圖 6.為
其 晶 片 之 顯 微 圖 ， 不 含 I/O PAD 之 面 積 為
645um×780um。 
    為方便計算及後續處理，所有長、短區間之差分非
線性誤差及整體非線性誤差皆由 Matlab 處理，並繪製
成圖 7.所示。電壓變異量測在 2.8V~3.6V 的範圍內，解
析度最大為 19.855ps 最小為 19.48ps；溫度變異量測在 
-20~100 oC 的範圍內，解析度最大為 19.695ps，最小為
19.428ps，量測結果彙整於圖 8.，電路之規格列於表 1.。 
表 Y04 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                                           97 年 9 月 28  日 
報告人姓名 陳伯奇 
 
 
服務機構
及職稱 
國立台灣科技大學 
電子工程系 
副教授 
     時間 
會議 
     地點 
97 年 9 月 15~19 日 
Edinburgh, UK 
本會核定
補助文號
NSC 96-2221-E-011 -151 
會議 
名稱 
 (中文) 2008 年第 34 屆歐洲固態電路會議 
 (英文) 2008 34th European Solid-State Circuits Conference 
發表 
論文 
題目 
 (中文) 適用於晶片內檢測、誤差為-0.25~+0.35°C 之時域 SAR 智慧型溫度
感測器 
(英文) A Time-Domain SAR Smart Temperature Sensor with -0.25~+0.35°C 
Inaccuracy for On-Chip Monitoring 
表 Y04 
 
此次與會者大都來自之名之 IC 設計公司或大學，其平均素質大都屬上上之選，而且提
問時的問題經常是一針見血、切合實際應用考量，故不論對論文發表者與會議參與者都
提供了相當價值的經驗學習，使得歐洲固態電路會議成為國際間相當重要的先進知識發
表與交換平台。 
 
表 Y04 
   
 
三、考察參觀活動(無是項活動者省略) 
 
四、建議 
  參與國際會議可以讓國內的研究人員了解目前國際上相關研究的發展現況與未來
趨勢，也可以拓展其國際視野，對於國內的研究人員幫助相當大，因此國內研究人員應
該積極參與大型的國際會議。 
  建議國內亦可申請舉辦本研討會，以提高國內知名度及國際學術水準，亦可考慮派
人前往知名研討會現場甄選其中較優秀之論文，以邀請相關研究然人員至國內訪問，以
擴大研究與學術交流。 
 
五、攜回資料名稱及內容 
1. 本次會議所發表之論文集。 
2. 會議議程冊。 
3. 相關國際會議的 Call for Paper 傳單。 
 
六、其他 
感謝國科會補助本人參加此次研討會，讓本次之論文發無後顧之憂。 
 
no error reduction technique similar to the voltage-domain 
second-order curvature correction [9] could be adopted, the 
errors of time-domain thermal sensors were usually larger than 
those of the voltage-domain counterparts. 
For error reduction, a novel time-domain SAR smart 
temperature sensor is proposed in this paper with the block 
diagram shown in Figure 1 which is evolved from the former 
time-domain digital thermostat [10]. Two delay lines with 
similar curvatures of the temperature-to-time transfer curves 
are utilized to lower the nonlinearity impact on the sensor’s 
accuracy and the SAR control logic is adopted to fasten the 
digital output coding according to the temperature under test. 
The design consideration and detail circuit of the proposed 
sensor will be described in section II. The experiment results 
will be illustrated and discussed in section III. Finally, a 
conclusion will be given in section IV. 
II. MAIN BUILDING BLOCKS 
The proposed circuit consists of a offset time cancellation 
circuit to reduce the offset faced at the lower test temperature 
bound, a temperature-dependent delay line (TDDL) for 
temperature sensing to generate a delay TD proportional to the 
measured temperature, a thermally compensated adjustable 
reference delay line (ARDL) to generate a delay TA according 
to the programmed set-point, a time comparator for detecting 
the time difference between TA and TD, and a 10-bit SAR 
control logic to provide successive digital set-point 
programming. With a nominal temperature range of 0~90°C to 
fully support commercial IC on-chip sensing, an effective 
resolution finer than 0.1°C is promised. All sub-circuits will 
be illustrated in detail as follows. 
A. Offset Time Cancellation Circuit 
The output delay TD of the temperature-dependent delay 
line at the lower temperature operation bound is usually much 
larger than zero. It is proven to cause large measurement offset, 
long conversion time and great power consumption [7]. One 
possible solution is to insert enough number of reference delay 
cells at the beginning of the reference delay line to 
compensate for this offset time [10]. As an expense, more chip 
area and dissipation power must be consumed. In order to 
solve the above problem, a simple but practical offset time 
cancellation circuit composed of only two D-type flip-flops 
(DFFs) is proposed as shown in Figure 2. At the beginning of 
each comparison, the pulse Start is fed into the clock inputs of 
both DFFs. The width of the pulse is designed to be equivalent 
to the offset time Toffset at the lower temperature operation 
bound. The flip-flop DFFp is triggered by the positive edge of 
Start, to generate the step signal T1 which is sent to the TDDL 
input. Similarly, the negative edge of Start triggers the flip-
flop DFFn to yield the step signal T2 for ARDL input. The 
delay difference between T1 and T2 will be identical to Toffset 
for offset compensation. The large chip area occupied by the 
offset-compensation delay cells can be saved, and the ARDL 
length can be shortened correspondingly. 
B. Adjustable Reference Delay Line 
As depicted in Figure 3, the ARDL with a binary-weighted 
structure suitable for SAR operation is adopted [11]. The 
delay line consists of multiple delay segments whose delays 
are scaled with binary weights. The temperature compensation 
circuit adopted in the former time-domain sensor [7] is utilized 
likewise to reduce the thermal sensitivity of the ARDL delay 
cell to make its delay act as a unit reference time. However, 
the conventional thermal compensation circuit consumes 
continuous power. Some switches are added to shut down its 
quiescent currents between measurements to reduce self-
heating effect. The 2-to-1 multiplexer in each segment is 
controlled by the corresponding input bit to include or bypass 
all unit delay cells of the segment in the signal transmission 
path of TA whose overall delay is proportional to the ARDL 
input value. 
M
U
X                  
TAT2
D0
Segment 0
20X
M
U
X                  
D1
Segment 1
21X
M
U
X                  
D2
Segment 2
22X
M
U
X                  
D9
Segment 9
29X
Figure 3. Adopted 10-bit ARDL with binary-weighted structure. 
Dk
In Out2
kX
1X
1X MUX
Slow path
Fast path
Dummy
 
Figure 4. Schematic of the ARDL k-th segment. 
Temperature
Dependent
Delay Line
Adjustable
Reference
Delay Line
Time
Comparator
TD
TA
Digital Output
Comp
SAR 
Control 
Logic
Offset Time
Cancellation
Circuit
T1
T2
[D9：D0]
CLK
TREF
Start
Set-Point
Digital Thermostat
Figure 1. Architecture of the proposed smart temperature sensor. 
QD
QD
Positive-Edge-Triggered
Negative-Edge-Triggered
Toffset
Toffset  
= TREF /2
T1
T2
Start
DFFn
DFFp
Vcc
 
Figure 2. Offset time cancellation circuit. 
