{
    "code": "module TopModule (\n    input logic clk,\n    input logic d,\n    input logic q\n);\n    logic q_reg;\n\n    always @(posedge clk) begin\n        q_reg <= d;\n    end\n\n    assign q = q_reg;\n\nendmodule",
    "test_results": {
        "num_mismatch": 118,
        "passfail": "R"
    }
}