ISim log file
Running: /home/josh/ComArch/FPGA_Study/Verilog_files/two_bit_decoder/stimulus_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/josh/ComArch/FPGA_Study/Verilog_files/two_bit_decoder/stimulus_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Q3: 1 Q2: 0 Q1: x Q0: 0 I1: 0 I0: 0
Q3: 0 Q2: 0 Q1: 0 Q0: 0 I1: 0 I0: 0
Q3: 0 Q2: 0 Q1: 0 Q0: x I1: 0 I0: 0
Q3: 0 Q2: 0 Q1: 0 Q0: x I1: 0 I0: 1
Q3: 0 Q2: 0 Q1: x Q0: x I1: 0 I0: 1
Q3: 0 Q2: 0 Q1: x Q0: 0 I1: 0 I0: 1
Q3: 0 Q2: 0 Q1: x Q0: 0 I1: 1 I0: 0
Q3: 0 Q2: 0 Q1: 0 Q0: 0 I1: 1 I0: 0
Q3: 1 Q2: 0 Q1: 0 Q0: x I1: 1 I0: 0
Q3: 1 Q2: 0 Q1: 0 Q0: x I1: 1 I0: 0
# exit 0
