Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Oct 31 17:29:34 2024
| Host         : DESKTOP-RJ15DL8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PUFFD1DD4_control_sets_placed.rpt
| Design       : PUFFD1DD4
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    81 |
|    Minimum number of control sets                        |    81 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    81 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    73 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           10 |
| Yes          | No                    | No                     |            2048 |         1164 |
| Yes          | No                    | Yes                    |             388 |           91 |
| Yes          | Yes                   | No                     |             290 |          104 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                       Enable Signal                      |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG              | DONE_i_1_n_0                                             | GO                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | GO_i_1_n_0                                               | puffy/GO_taken                            |                1 |              1 |         1.00 |
|  puffy/GO_taken_reg_i_1_n_0 |                                                          |                                           |                1 |              1 |         1.00 |
|  nolabel_line127/my_clk/CLK |                                                          |                                           |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG              |                                                          | RST_IBUF                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/state                        | RST_IBUF                                  |                2 |              5 |         2.50 |
|  puffy/store                |                                                          |                                           |                2 |              8 |         4.00 |
|  RO_en_reg[8]_i_2_n_0       |                                                          |                                           |                6 |              9 |         1.50 |
|  clk_IBUF_BUFG              |                                                          |                                           |               14 |             24 |         1.71 |
|  clk_IBUF_BUFG              | STD_cntr/DOUT[24]_i_1_n_0                                | puffy/ROSTD_clr                           |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG              |                                                          | nolabel_line127/my_clk/tmp_clk            |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[10][31]_i_1_n_0            |                                           |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[11][31]_i_1_n_0            |                                           |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[28][31]_i_1_n_0            |                                           |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[2][31]_i_1_n_0             |                                           |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[31][31]_i_1_n_0            |                                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[34][31]_i_1_n_0            |                                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[39][31]_i_1_n_0            |                                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[40][31]_i_1_n_0            |                                           |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[41][31]_i_1_n_0            |                                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[23][31]_i_1_n_0            |                                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[27][31]_i_1_n_0            |                                           |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[43][31]_i_1_n_0            |                                           |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[36][31]_i_1_n_0            |                                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[45][31]_i_1_n_0            |                                           |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[33][31]_i_1_n_0            |                                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[46][31]_i_1_n_0            |                                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[26][31]_i_1_n_0            |                                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[30][31]_i_1_n_0            |                                           |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[32][31]_i_1_n_0            |                                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[19][31]_i_1_n_0            |                                           |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[14][31]_i_1_n_0            |                                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[35][31]_i_1_n_0            |                                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[37][31]_i_1_n_0            |                                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[47][31]_i_1_n_0            |                                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[15][31]_i_1_n_0            |                                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[21][31]_i_1_n_0            |                                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[44][31]_i_1_n_0            |                                           |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[17][31]_i_1_n_0            |                                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[25][31]_i_1_n_0            |                                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[42][31]_i_1_n_0            |                                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[38][31]_i_1_n_0            |                                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[13][31]_i_1_n_0            |                                           |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[3][31]_i_1_n_0             |                                           |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[16][31]_i_1_n_0            |                                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[29][31]_i_1_n_0            |                                           |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[24][31]_i_1_n_0            |                                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[12][31]_i_1_n_0            |                                           |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[20][31]_i_1_n_0            |                                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[18][31]_i_1_n_0            |                                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[1][31]_i_1_n_0             |                                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[22][31]_i_1_n_0            |                                           |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[56][31]_i_1_n_0            |                                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[52][31]_i_1_n_0            |                                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[55][31]_i_1_n_0            |                                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[61][31]_i_1_n_0            |                                           |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[57][31]_i_1_n_0            |                                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[60][31]_i_1_n_0            |                                           |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[63][31]_i_1_n_0            |                                           |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[48][31]_i_1_n_0            |                                           |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[5][31]_i_1_n_0             |                                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[59][31]_i_1_n_0            |                                           |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[49][31]_i_1_n_0            |                                           |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[4][31]_i_1_n_0             |                                           |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[51][31]_i_1_n_0            |                                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[62][31]_i_1_n_0            |                                           |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[53][31]_i_1_n_0            |                                           |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[6][31]_i_1_n_0             |                                           |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[8][31]_i_1_n_0             |                                           |               25 |             32 |         1.28 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[54][31]_i_1_n_0            |                                           |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[58][31]_i_1_n_0            |                                           |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[50][31]_i_1_n_0            |                                           |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[7][31]_i_1_n_0             |                                           |               23 |             32 |         1.39 |
|  clk_IBUF_BUFG              | puffy/prev_RO_ld                                         | puffy/prev_RO_clr                         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG              | RO_sel_cntr/DOUT[31]_i_1_n_0                             | puffy/prev_RO_clr                         |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[0][31]_i_1_n_0             |                                           |               18 |             32 |         1.78 |
|  RO_mux/Out_BUFG            | RO_cntr/DOUT[31]_i_1_n_0                                 | puffy/ROSTD_clr                           |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/W[9][31]_i_1_n_0             |                                           |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/current_iteration[5]_i_1_n_0 | RST_IBUF                                  |               21 |             38 |         1.81 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/h4[31]_i_1_n_0               | RST_IBUF                                  |               45 |            256 |         5.69 |
|  clk_IBUF_BUFG              | nolabel_line126/sha256_comp/a[31]_i_2_n_0                | nolabel_line126/sha256_comp/a[31]_i_1_n_0 |               91 |            256 |         2.81 |
+-----------------------------+----------------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


